Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Tue Dec 23 14:34:10 2025
| Host         : highpoly running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    57          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: inst_pll/dco_inst/accumulator_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.635        0.000                      0                  194        0.045        0.000                      0                  194        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.635        0.000                      0                  194        0.045        0.000                      0                  194        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.661ns (49.558%)  route 2.709ns (50.442%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.597 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.597    inst_pll/lf_inst/out[29]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[29]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.232    inst_pll/lf_inst/dco_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.640ns (49.360%)  route 2.709ns (50.640%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.576 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.576    inst_pll/lf_inst/out[31]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[31]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.232    inst_pll/lf_inst/dco_ctrl_reg[31]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.566ns (48.649%)  route 2.709ns (51.351%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.502 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.502    inst_pll/lf_inst/out[30]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[30]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.232    inst_pll/lf_inst/dco_ctrl_reg[30]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.547ns (48.463%)  route 2.709ns (51.536%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.483 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.483    inst_pll/lf_inst/out[25]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[25]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.062    15.229    inst_pll/lf_inst/dco_ctrl_reg[25]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.550ns (48.493%)  route 2.709ns (51.507%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.486 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.486    inst_pll/lf_inst/out[28]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[28]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.062    15.232    inst_pll/lf_inst/dco_ctrl_reg[28]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.526ns (48.257%)  route 2.709ns (51.743%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.462 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.462    inst_pll/lf_inst/out[27]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[27]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.062    15.229    inst_pll/lf_inst/dco_ctrl_reg[27]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.452ns (47.515%)  route 2.709ns (52.485%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.388 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.388    inst_pll/lf_inst/out[26]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[26]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.062    15.229    inst_pll/lf_inst/dco_ctrl_reg[26]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.436ns (47.352%)  route 2.709ns (52.648%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.372 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.372    inst_pll/lf_inst/out[24]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504    14.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[24]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.062    15.229    inst_pll/lf_inst/dco_ctrl_reg[24]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.433ns (47.321%)  route 2.709ns (52.679%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.369 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.369    inst_pll/lf_inst/out[21]
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505    14.927    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[21]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)        0.062    15.230    inst_pll/lf_inst/dco_ctrl_reg[21]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 inst_pll/dynamic_ki_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.412ns (47.105%)  route 2.709ns (52.895%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.625     5.227    inst_pll/clk_in_IBUF_BUFG
    SLICE_X30Y104        FDSE                                         r  inst_pll/dynamic_ki_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  inst_pll/dynamic_ki_reg[2]/Q
                         net (fo=73, routed)          1.757     7.502    inst_pll/lf_inst/next_integrator_carry_0
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.626 r  inst_pll/lf_inst/next_integrator_carry_i_1/O
                         net (fo=1, routed)           0.000     7.626    inst_pll/lf_inst/next_integrator_carry_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.027 r  inst_pll/lf_inst/next_integrator_carry/CO[3]
                         net (fo=1, routed)           0.000     8.027    inst_pll/lf_inst/next_integrator_carry_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  inst_pll/lf_inst/next_integrator_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    inst_pll/lf_inst/next_integrator_carry__0_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.380 r  inst_pll/lf_inst/next_integrator_carry__1/O[2]
                         net (fo=1, routed)           0.952     9.332    inst_pll/pfd_inst/next_integrator[10]
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.302     9.634 r  inst_pll/pfd_inst/dco_ctrl[19]_i_6/O
                         net (fo=1, routed)           0.000     9.634    inst_pll/pfd_inst/dco_ctrl[19]_i_6_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.035 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.348 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.348    inst_pll/lf_inst/out[23]
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505    14.927    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[23]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)        0.062    15.230    inst_pll/lf_inst/dco_ctrl_reg[23]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  4.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.250ns (54.896%)  route 0.205ns (45.104%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.485    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_pll/lf_inst/dco_ctrl_reg[15]/Q
                         net (fo=2, routed)           0.205     1.832    inst_pll/lf_inst/in[15]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  inst_pll/lf_inst/accumulator[12]_i_2/O
                         net (fo=1, routed)           0.000     1.877    inst_pll/lf_inst/accumulator[12]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.941 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    inst_pll/dco_inst/accumulator_reg[15]_1[3]
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[15]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.134     1.896    inst_pll/dco_inst/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.144%)  route 0.221ns (46.856%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.485    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_pll/lf_inst/dco_ctrl_reg[14]/Q
                         net (fo=2, routed)           0.221     1.848    inst_pll/lf_inst/in[14]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  inst_pll/lf_inst/accumulator[12]_i_3/O
                         net (fo=1, routed)           0.000     1.893    inst_pll/lf_inst/accumulator[12]_i_3_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.958 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    inst_pll/dco_inst/accumulator_reg[15]_1[2]
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[14]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.134     1.896    inst_pll/dco_inst/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.351ns (74.564%)  route 0.120ns (25.436%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.962 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    inst_pll/dco_inst/accumulator_reg[19]_1[0]
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[16]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.364ns (75.248%)  route 0.120ns (24.752%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.975 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    inst_pll/dco_inst/accumulator_reg[19]_1[2]
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[18]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.270ns (52.902%)  route 0.240ns (47.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.485    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_pll/lf_inst/dco_ctrl_reg[12]/Q
                         net (fo=2, routed)           0.240     1.867    inst_pll/lf_inst/in[12]
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.996 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    inst_pll/dco_inst/accumulator_reg[15]_1[1]
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[13]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.134     1.896    inst_pll/dco_inst/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.387ns (76.371%)  route 0.120ns (23.629%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.998 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    inst_pll/dco_inst/accumulator_reg[19]_1[1]
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[17]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.389ns (76.464%)  route 0.120ns (23.536%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.000 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.000    inst_pll/dco_inst/accumulator_reg[19]_1[3]
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[19]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.556%)  route 0.120ns (23.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.949 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    inst_pll/lf_inst/accumulator_reg[16]_i_1_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  inst_pll/lf_inst/accumulator_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    inst_pll/dco_inst/accumulator_reg[23]_1[0]
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[20]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.256ns (48.448%)  route 0.272ns (51.552%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.566     1.485    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_pll/lf_inst/dco_ctrl_reg[12]/Q
                         net (fo=2, routed)           0.272     1.899    inst_pll/lf_inst/in[12]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.944 r  inst_pll/lf_inst/accumulator[12]_i_5/O
                         net (fo=1, routed)           0.000     1.944    inst_pll/lf_inst/accumulator[12]_i_5_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.014 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    inst_pll/dco_inst/accumulator_reg[15]_1[0]
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  inst_pll/dco_inst/accumulator_reg[12]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.134     1.896    inst_pll/dco_inst/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_pll/lf_inst/dco_ctrl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_pll/dco_inst/accumulator_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.404ns (77.138%)  route 0.120ns (22.862%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.572     1.491    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  inst_pll/lf_inst/dco_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    inst_pll/lf_inst/in[11]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.868 r  inst_pll/lf_inst/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.868    inst_pll/lf_inst/accumulator_reg[8]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  inst_pll/lf_inst/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    inst_pll/lf_inst/accumulator_reg[12]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.949 r  inst_pll/lf_inst/accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    inst_pll/lf_inst/accumulator_reg[16]_i_1_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  inst_pll/lf_inst/accumulator_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    inst_pll/dco_inst/accumulator_reg[23]_1[2]
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[22]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.134     1.890    inst_pll/dco_inst/accumulator_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    ref_clk_generated_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    ref_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    ref_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    ref_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    ref_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y91    ref_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y91    ref_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y91    ref_cnt_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y104   inst_pll/dynamic_ki_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_clk_generated_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_clk_generated_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_clk_generated_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_clk_generated_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    ref_cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 1.601ns (23.422%)  route 5.233ns (76.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.390     6.834    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  inst_pll/div_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 1.601ns (23.422%)  route 5.233ns (76.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.390     6.834    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  inst_pll/div_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 1.601ns (23.422%)  route 5.233ns (76.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.390     6.834    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  inst_pll/div_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 1.601ns (23.422%)  route 5.233ns (76.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.390     6.834    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  inst_pll/div_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 1.601ns (23.915%)  route 5.092ns (76.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.250     6.693    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  inst_pll/div_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 1.601ns (23.915%)  route 5.092ns (76.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.250     6.693    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  inst_pll/div_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 1.601ns (23.915%)  route 5.092ns (76.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.250     6.693    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  inst_pll/div_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 1.601ns (23.915%)  route 5.092ns (76.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.250     6.693    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  inst_pll/div_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 1.601ns (24.466%)  route 4.941ns (75.534%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.099     6.542    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  inst_pll/div_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/div_inst/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 1.601ns (24.466%)  route 4.941ns (75.534%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         3.843     5.319    inst_pll/div_inst/rst_btn_IBUF
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.443 r  inst_pll/div_inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.099     6.542    inst_pll/div_inst/counter[0]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  inst_pll/div_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[15]/C
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[15]/Q
                         net (fo=4, routed)           0.120     0.261    inst_pll/div_inst/counter_reg[15]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  inst_pll/div_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    inst_pll/div_inst/counter_reg[12]_i_1_n_4
    SLICE_X31Y92         FDRE                                         r  inst_pll/div_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[19]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[19]/Q
                         net (fo=4, routed)           0.120     0.261    inst_pll/div_inst/counter_reg[19]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  inst_pll/div_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    inst_pll/div_inst/counter_reg[16]_i_1_n_4
    SLICE_X31Y93         FDRE                                         r  inst_pll/div_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[23]/C
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[23]/Q
                         net (fo=4, routed)           0.120     0.261    inst_pll/div_inst/counter_reg[23]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  inst_pll/div_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    inst_pll/div_inst/counter_reg[20]_i_1_n_4
    SLICE_X31Y94         FDRE                                         r  inst_pll/div_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[12]/C
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[12]/Q
                         net (fo=4, routed)           0.117     0.258    inst_pll/div_inst/counter_reg[12]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_pll/div_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_pll/div_inst/counter_reg[12]_i_1_n_7
    SLICE_X31Y92         FDRE                                         r  inst_pll/div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[16]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[16]/Q
                         net (fo=4, routed)           0.117     0.258    inst_pll/div_inst/counter_reg[16]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_pll/div_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_pll/div_inst/counter_reg[16]_i_1_n_7
    SLICE_X31Y93         FDRE                                         r  inst_pll/div_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[20]/C
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[20]/Q
                         net (fo=4, routed)           0.117     0.258    inst_pll/div_inst/counter_reg[20]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_pll/div_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_pll/div_inst/counter_reg[20]_i_1_n_7
    SLICE_X31Y94         FDRE                                         r  inst_pll/div_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[28]/C
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[28]/Q
                         net (fo=4, routed)           0.117     0.258    inst_pll/div_inst/counter_reg[28]
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_pll/div_inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_pll/div_inst/counter_reg[28]_i_1_n_7
    SLICE_X31Y96         FDRE                                         r  inst_pll/div_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_pll/div_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/div_inst/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE                         0.000     0.000 r  inst_pll/div_inst/counter_reg[8]/C
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_pll/div_inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.117     0.258    inst_pll/div_inst/counter_reg[8]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_pll/div_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_pll/div_inst/counter_reg[8]_i_1_n_7
    SLICE_X31Y91         FDRE                                         r  inst_pll/div_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_div_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_div_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE                         0.000     0.000 r  led_div_reg[10]/C
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_div_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    led_div_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  led_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    led_div_reg[8]_i_1_n_5
    SLICE_X0Y99          FDCE                                         r  led_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_div_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_div_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  led_div_reg[14]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_div_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    led_div_reg_n_0_[14]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  led_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    led_div_reg[12]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  led_div_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_pll/lf_inst/lock_detect_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_locked
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 3.976ns (59.443%)  route 2.713ns (40.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.627     5.229    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  inst_pll/lf_inst/lock_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  inst_pll/lf_inst/lock_detect_reg/Q
                         net (fo=5, routed)           2.713     8.398    led_locked_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.919 r  led_locked_OBUF_inst/O
                         net (fo=0)                   0.000    11.919    led_locked
    H17                                                               r  led_locked (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_pll/lf_inst/lock_detect_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_locked
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.362ns (62.396%)  route 0.821ns (37.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.567     1.486    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  inst_pll/lf_inst/lock_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_pll/lf_inst/lock_detect_reg/Q
                         net (fo=5, routed)           0.821     2.448    led_locked_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.670 r  led_locked_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    led_locked
    H17                                                               r  led_locked (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.381ns  (logic 2.789ns (37.782%)  route 4.592ns (62.218%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.381    inst_pll/lf_inst/out[29]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[29]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 2.768ns (37.605%)  route 4.592ns (62.395%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.360 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.360    inst_pll/lf_inst/out[31]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[31]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 2.694ns (36.971%)  route 4.592ns (63.029%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.286 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.286    inst_pll/lf_inst/out[30]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[30]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 2.678ns (36.832%)  route 4.592ns (63.168%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.270 r  inst_pll/pfd_inst/dco_ctrl_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.270    inst_pll/lf_inst/out[28]
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[28]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.267ns  (logic 2.675ns (36.806%)  route 4.592ns (63.194%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.267 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.267    inst_pll/lf_inst/out[25]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[25]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 2.654ns (36.623%)  route 4.592ns (63.377%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.246 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.246    inst_pll/lf_inst/out[27]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[27]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.172ns  (logic 2.580ns (35.969%)  route 4.592ns (64.031%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.172 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.172    inst_pll/lf_inst/out[26]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[26]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 2.564ns (35.826%)  route 4.592ns (64.174%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.156 r  inst_pll/pfd_inst/dco_ctrl_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.156    inst_pll/lf_inst/out[24]
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.504     4.926    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y103        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[24]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 2.561ns (35.799%)  route 4.592ns (64.201%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.153 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.153    inst_pll/lf_inst/out[21]
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.927    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[21]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/dco_ctrl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 2.540ns (35.610%)  route 4.592ns (64.390%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         4.591     6.068    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  inst_pll/pfd_inst/dco_ctrl[11]_i_7/O
                         net (fo=1, routed)           0.000     6.192    inst_pll/pfd_inst/dco_ctrl[11]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.590 r  inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.591    inst_pll/pfd_inst/dco_ctrl_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.705    inst_pll/pfd_inst/dco_ctrl_reg[15]_i_1_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_pll/pfd_inst/dco_ctrl_reg[19]_i_1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.132 r  inst_pll/pfd_inst/dco_ctrl_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.132    inst_pll/lf_inst/out[23]
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.505     4.927    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  inst_pll/lf_inst/dco_ctrl_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_pll/div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_pll/pfd_inst/fb_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.300%)  route 0.344ns (67.700%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE                         0.000     0.000 r  inst_pll/div_inst/clk_out_reg/C
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_pll/div_inst/clk_out_reg/Q
                         net (fo=1, routed)           0.344     0.508    inst_pll/pfd_inst/D[0]
    SLICE_X32Y93         FDRE                                         r  inst_pll/pfd_inst/fb_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.842     2.007    inst_pll/pfd_inst/clk_in_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  inst_pll/pfd_inst/fb_sync_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/dco_inst/accumulator_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.244ns (16.727%)  route 1.217ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.217     1.461    inst_pll/dco_inst/rst_btn_IBUF
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[20]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/dco_inst/accumulator_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.244ns (16.727%)  route 1.217ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.217     1.461    inst_pll/dco_inst/rst_btn_IBUF
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[21]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/dco_inst/accumulator_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.244ns (16.727%)  route 1.217ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.217     1.461    inst_pll/dco_inst/rst_btn_IBUF
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[22]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/dco_inst/accumulator_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.244ns (16.727%)  route 1.217ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.217     1.461    inst_pll/dco_inst/rst_btn_IBUF
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/dco_inst/clk_in_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  inst_pll/dco_inst/accumulator_reg[23]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/lock_detect_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.244ns (16.338%)  route 1.252ns (83.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.252     1.496    inst_pll/lf_inst/rst_btn_IBUF
    SLICE_X29Y101        FDRE                                         r  inst_pll/lf_inst/lock_detect_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.837     2.002    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  inst_pll/lf_inst/lock_detect_reg/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/integrator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.355ns (22.380%)  route 1.233ns (77.620%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.233     1.477    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.522 r  inst_pll/pfd_inst/integrator[17]_i_7/O
                         net (fo=1, routed)           0.000     1.522    inst_pll/pfd_inst/integrator[17]_i_7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.588 r  inst_pll/pfd_inst/integrator_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.588    inst_pll/lf_inst/integrator_reg[20]_0[2]
    SLICE_X32Y99         FDRE                                         r  inst_pll/lf_inst/integrator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  inst_pll/lf_inst/integrator_reg[19]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/lf_inst/integrator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.388ns (23.959%)  route 1.233ns (76.041%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.233     1.477    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.522 r  inst_pll/pfd_inst/integrator[17]_i_7/O
                         net (fo=1, routed)           0.000     1.522    inst_pll/pfd_inst/integrator[17]_i_7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.621 r  inst_pll/pfd_inst/integrator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.621    inst_pll/lf_inst/integrator_reg[20]_0[3]
    SLICE_X32Y99         FDRE                                         r  inst_pll/lf_inst/integrator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.843     2.008    inst_pll/lf_inst/clk_in_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  inst_pll/lf_inst/integrator_reg[20]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/pfd_inst/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.244ns (15.044%)  route 1.381ns (84.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.381     1.625    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X34Y97         FDSE                                         r  inst_pll/pfd_inst/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.842     2.007    inst_pll/pfd_inst/clk_in_IBUF_BUFG
    SLICE_X34Y97         FDSE                                         r  inst_pll/pfd_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            inst_pll/pfd_inst/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.244ns (15.044%)  route 1.381ns (84.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_btn_IBUF_inst/O
                         net (fo=190, routed)         1.381     1.625    inst_pll/pfd_inst/rst_btn_IBUF
    SLICE_X34Y97         FDRE                                         r  inst_pll/pfd_inst/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.842     2.007    inst_pll/pfd_inst/clk_in_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  inst_pll/pfd_inst/FSM_onehot_state_reg[1]/C





