// Seed: 180839584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      .id_0(-1), .id_1(id_4 * id_4)
  );
  uwire id_8, id_9 = 1;
  assign id_5 = -1'b0;
endmodule
module module_1 ();
  tri id_1, id_2, id_3;
  logic [7:0] id_4, id_5, id_6, id_7;
  assign id_4 = id_7;
  wire id_8;
  assign id_7[-1'b0] = id_5;
  wire id_9;
  wire id_10;
  assign id_5['h0] = id_1;
  assign id_2 = ~^ -1'b0 + -1;
  wire  id_11;
  uwire id_12;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_8,
      id_3,
      id_2,
      id_13
  );
  assign modCall_1.id_5 = 0;
  parameter id_14 = id_12;
  wire id_15;
  id_16(
      .id_0(id_9)
  );
  wire id_17;
  wire id_18;
endmodule
