
---------- Begin Simulation Statistics ----------
final_tick                               138291064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858520                       # Number of bytes of host memory used
host_op_rate                                    89525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.09                       # Real time elapsed on the host
host_tick_rate                              341387433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    35880813                       # Number of instructions simulated
sim_ops                                      36265451                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.138291                       # Number of seconds simulated
sim_ticks                                138291064000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.935320                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8701851                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8707483                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21318                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8841032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              451                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8907768                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18464                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          706                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    35880813                       # Number of instructions committed
system.cpu.committedOps                      36265451                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.708357                       # CPI: cycles per instruction
system.cpu.discardedOps                        353006                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           18387268                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            521046                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          8720010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions               5035                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       182362394                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.129729                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        276582128                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 361      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                26791658     73.88%     73.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9075      0.03%     73.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     631      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     2      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   17      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    745      0.00%     73.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   1453      0.00%     73.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   1436      0.00%     73.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  1119      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 631786      1.74%     75.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               8827158     24.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 36265451                       # Class of committed instruction
system.cpu.tickCycles                        94219734                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8259047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16550998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8326046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16653372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            663                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8257958                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1089                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37535                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2718                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16591251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16591251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    531085504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               531085504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8291951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8291951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8291951                       # Request fanout histogram
system.membus.reqLayer0.occupancy         52840714000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              38.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212392500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16547390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36014                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37857                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         36270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1500                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251699                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       108554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24872144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24980698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4626176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    533042496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              537668672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8259708                       # Total snoops (count)
system.tol2bus.snoopTraffic                 528509312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16587034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16586370    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16587034                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16652132000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4184885499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          54405000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                34524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  850                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35374                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               34524                       # number of overall hits
system.l2.overall_hits::.cpu.data                 850                       # number of overall hits
system.l2.overall_hits::total                   35374                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38507                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40253                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1746                       # number of overall misses
system.l2.overall_misses::.cpu.data             38507                       # number of overall misses
system.l2.overall_misses::total                 40253                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3121919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3268791500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146872500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3121919000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3268791500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            36270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                75627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           36270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               75627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.048139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.978403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532257                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.048139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.978403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532257                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84119.415808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81074.064456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81206.158547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84119.415808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81074.064456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81206.158547                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8257958                       # number of writebacks
system.l2.writebacks::total                   8257958                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40253                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40253                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2736849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2866261500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2736849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2866261500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.978403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.978403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74119.415808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71074.064456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71206.158547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74119.415808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71074.064456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71206.158547                       # average overall mshr miss latency
system.l2.replacements                        8259708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8289432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8289432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8289432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8289432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        36014                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36014                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        36014                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36014                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   322                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37535                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3033596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3033596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80820.460903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80820.460903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2658246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2658246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70820.460903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70820.460903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          34524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        36270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          36270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84119.415808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84119.415808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129412500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129412500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74119.415808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74119.415808                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     88323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     88323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.648000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90867.283951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90867.283951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     78603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     78603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.648000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80867.283951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80867.283951                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251699                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251699                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 157063167500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 157063167500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19034.042145                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19034.042145                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32560.975357                       # Cycle average of tags in use
system.l2.tags.total_refs                     8401671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8292477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.013168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31677.083165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.567096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       870.325096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.966708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.026560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993682                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 141519445                       # Number of tag accesses
system.l2.tags.data_accesses                141519445                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         111744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2464448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2576192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    528509312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       528509312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8257958                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8257958                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            808035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17820732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18628767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       808035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           808035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     3821717013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           3821717013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     3821717013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           808035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         17820732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3840345780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8257958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000278602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       287049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       287049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5106389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8133979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40253                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8257958                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8257958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            516035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            515958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            515689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            515971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            516235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            516332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            516232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            516259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            516484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            516316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           516080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           516062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           516088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           516059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           516037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           516095                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    461733250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  201265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1216477000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11470.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30220.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7721370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40253                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8257958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 284693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 332057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 515319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 524406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 459762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 706738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 543021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 574507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 390077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 623942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 369516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 431747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 408929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 530755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 365454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 356112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  18208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  15192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       541425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    980.899752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   939.900867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.060095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7525      1.39%      1.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3815      0.70%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5512      1.02%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5943      1.10%      4.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5453      1.01%      5.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5237      0.97%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2366      0.44%      6.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6964      1.29%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498610     92.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       541425                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       287049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.140206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.334478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        287048    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        287049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       287049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.768371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.989114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.558027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2347      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           136      0.05%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            64      0.02%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         85158     29.67%     30.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          4110      1.43%     31.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         52428     18.26%     50.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9212      3.21%     53.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           805      0.28%     53.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        116768     40.68%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           392      0.14%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           179      0.06%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2175      0.76%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1261      0.44%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           992      0.35%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           990      0.34%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47          1013      0.35%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           871      0.30%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           346      0.12%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           194      0.07%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           340      0.12%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          1989      0.69%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           628      0.22%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1715      0.60%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           263      0.09%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           146      0.05%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67           957      0.33%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             6      0.00%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           789      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           620      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           139      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        287049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2576192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               528507648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2576192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            528509312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        18.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      3821.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3821.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   29.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  138290692000                       # Total gap between requests
system.mem_ctrls.avgGap                      16665.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2464448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    528507648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 808034.856106103864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 17820732.075645901263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3821704980.156924724579                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8257958                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57738500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1158738500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3649408971500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33069.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30091.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    441926.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1933433460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1027636665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           146062980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21554533620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10916006400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39171121620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20117561280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        94866356025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        685.990499                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51048517250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4617600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82624946750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1932362460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1027071210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141343440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21551871420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10916006400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39161618580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20125563840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        94855837350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        685.914437                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51065760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4617600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82607704000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     26254284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26254284                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26254284                       # number of overall hits
system.cpu.icache.overall_hits::total        26254284                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        36270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        36270                       # number of overall misses
system.cpu.icache.overall_misses::total         36270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    600064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    600064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    600064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    600064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26290554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26290554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26290554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26290554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16544.375517                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16544.375517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16544.375517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16544.375517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36014                       # number of writebacks
system.cpu.icache.writebacks::total             36014                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        36270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        36270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    563794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    563794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    563794500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    563794500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15544.375517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15544.375517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15544.375517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15544.375517                       # average overall mshr miss latency
system.cpu.icache.replacements                  36014                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26254284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26254284                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        36270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    600064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    600064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26290554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26290554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16544.375517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16544.375517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        36270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    563794500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    563794500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15544.375517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15544.375517                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.302743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26290554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            724.856741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.302743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52617378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52617378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1089114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1089114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1089131                       # number of overall hits
system.cpu.dcache.overall_hits::total         1089131                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8326366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8326366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8326369                       # number of overall misses
system.cpu.dcache.overall_misses::total       8326369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 267142171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 267142171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 267142171500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 267142171500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9415480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9415480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9415500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9415500                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.884327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.884327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.884326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.884326                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32083.885275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32083.885275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32083.873715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32083.873715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8289432                       # number of writebacks
system.cpu.dcache.writebacks::total           8289432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35314                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35314                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8291052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8291052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8291055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8291055                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 256038264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 256038264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 256038533500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 256038533500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.880577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.880577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.880575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.880575                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30881.275923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30881.275923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30881.297193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30881.297193                       # average overall mshr miss latency
system.cpu.dcache.replacements                8290032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       630706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          630706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     97390000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     97390000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       632204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       632204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65013.351135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65013.351135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     95766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     95766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64015.040107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64015.040107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       458401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         458401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        73169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        73169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5944364500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5944364500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       531570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       531570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.137647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.137647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81241.570884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81241.570884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3093780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3093780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.071217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81722.798954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81722.798954                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251699                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251699                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 261100417000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 261100417000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251706                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251706                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.019056                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.019056                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251699                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251699                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 252848718000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 252848718000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.019056                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.019056                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004505                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004505                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.249573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9380630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8291056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.131416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.249573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27122944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27122944                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138291064000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
