// Seed: 420568247
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input wor id_8,
    id_26,
    input wire id_9,
    output tri0 id_10,
    input wire id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output uwire id_16,
    output supply1 id_17,
    input wand id_18,
    input wand id_19,
    input tri id_20,
    input tri0 void id_21,
    input wire id_22,
    output wor id_23,
    input wor id_24
);
  assign id_12 = -1;
  wire id_27;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    output wand id_11,
    input tri0 id_12,
    input uwire id_13,
    id_28,
    input tri id_14,
    input wor id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    output wire id_19,
    input wand id_20,
    input tri id_21,
    input tri id_22,
    input wire id_23,
    input uwire id_24,
    input wor id_25,
    output wor id_26
);
  wire id_29, id_30, id_31, id_32;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_10,
      id_6,
      id_3,
      id_5,
      id_20,
      id_13,
      id_7,
      id_12,
      id_26,
      id_25,
      id_19,
      id_5,
      id_9,
      id_20,
      id_2,
      id_26,
      id_23,
      id_1,
      id_10,
      id_5,
      id_22,
      id_17,
      id_10
  );
  assign modCall_1.type_6 = 0;
  assign id_28 = -1 == id_5;
  id_33(
      -1
  );
  assign id_29 = (id_32);
endmodule
