$date
	Thu Nov 21 15:25:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder3to8 $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$var wire 1 % y4 $end
$var wire 1 & y5 $end
$var wire 1 ' y6 $end
$var wire 1 ( y7 $end
$var reg 1 ) a0 $end
$var reg 1 * a1 $end
$var reg 1 + a2 $end
$scope module uut $end
$var wire 1 , a0 $end
$var wire 1 - a1 $end
$var wire 1 . a2 $end
$var wire 1 / na0 $end
$var wire 1 0 na1 $end
$var wire 1 1 na2 $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$var wire 1 % y4 $end
$var wire 1 & y5 $end
$var wire 1 ' y6 $end
$var wire 1 ( y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
1/
0"
10
0#
0$
11
0%
0&
0'
0(
0)
0,
0*
0-
0+
0.
#20
0!
0/
1"
1)
1,
#30
1#
1/
0"
00
0)
0,
1*
1-
#40
0#
0/
1$
1)
1,
#50
1%
1/
10
0$
01
0)
0,
0*
0-
1+
1.
#60
0%
0/
1&
1)
1,
#70
1'
1/
0&
00
0)
0,
1*
1-
#80
0'
0/
1(
1)
1,
