// Seed: 944584690
module module_0 (
    input supply0 id_0,
    input supply0 id_1
    , id_4,
    input supply1 id_2
    , id_5
);
  wire id_6 = id_5;
  supply0 id_7;
  assign id_7 = 1;
  wire id_8, id_9, id_10;
  assign module_1.type_3 = 0;
  wire id_11;
  wire id_12;
  genvar id_13;
endmodule
module module_1 (
    output logic id_0
    , id_9,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wire id_6,
    input supply1 id_7
);
  initial id_0 <= 1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  always_ff id_0 = #1 1 - 1;
endmodule
