module td1 (a1,
    a2,
    a3,
    a4,
    a5,
    a6,
    clk,
    y1,
    y2);
 input a1;
 input a2;
 input a3;
 input a4;
 input a5;
 input a6;
 input clk;
 output y1;
 output y2;

 wire n1;
 wire net1;
 wire net2;

 NAND2_X4 U3 (.A1(a2),
    .A2(a1),
    .ZN(n1));
 AND4_X4 U4 (.A1(net1),
    .A2(a4),
    .A3(a5),
    .A4(a6),
    .ZN(y2));
 AND2_X4 U5 (.A1(a3),
    .A2(n1),
    .ZN(net1));
 BUF_X8 wire1 (.A(net2),
    .Z(y1));
 BUF_X4 rebuffer1 (.A(net1),
    .Z(net2));
endmodule
