{
  "module_name": "clk-starfive-jh7110-aon.c",
  "hash_id": "1cf368895e58a37273e5af5197c6c02b00fbf72a9b349c7086b0a80c755e4afc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/starfive/clk-starfive-jh7110-aon.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/starfive,jh7110-crg.h>\n\n#include \"clk-starfive-jh7110.h\"\n\n \n#define JH7110_AONCLK_OSC\t\t(JH7110_AONCLK_END + 0)\n#define JH7110_AONCLK_GMAC0_RMII_REFIN\t(JH7110_AONCLK_END + 1)\n#define JH7110_AONCLK_GMAC0_RGMII_RXIN\t(JH7110_AONCLK_END + 2)\n#define JH7110_AONCLK_STG_AXIAHB\t(JH7110_AONCLK_END + 3)\n#define JH7110_AONCLK_APB_BUS\t\t(JH7110_AONCLK_END + 4)\n#define JH7110_AONCLK_GMAC0_GTXCLK\t(JH7110_AONCLK_END + 5)\n#define JH7110_AONCLK_RTC_OSC\t\t(JH7110_AONCLK_END + 6)\n\nstatic const struct jh71x0_clk_data jh7110_aonclk_data[] = {\n\t \n\tJH71X0__DIV(JH7110_AONCLK_OSC_DIV4, \"osc_div4\", 4, JH7110_AONCLK_OSC),\n\tJH71X0__MUX(JH7110_AONCLK_APB_FUNC, \"apb_func\", 2,\n\t\t    JH7110_AONCLK_OSC_DIV4,\n\t\t    JH7110_AONCLK_OSC),\n\t \n\tJH71X0_GATE(JH7110_AONCLK_GMAC0_AHB, \"gmac0_ahb\", 0, JH7110_AONCLK_STG_AXIAHB),\n\tJH71X0_GATE(JH7110_AONCLK_GMAC0_AXI, \"gmac0_axi\", 0, JH7110_AONCLK_STG_AXIAHB),\n\tJH71X0__DIV(JH7110_AONCLK_GMAC0_RMII_RTX, \"gmac0_rmii_rtx\", 30,\n\t\t    JH7110_AONCLK_GMAC0_RMII_REFIN),\n\tJH71X0_GMUX(JH7110_AONCLK_GMAC0_TX, \"gmac0_tx\",\n\t\t    CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, 2,\n\t\t    JH7110_AONCLK_GMAC0_GTXCLK,\n\t\t    JH7110_AONCLK_GMAC0_RMII_RTX),\n\tJH71X0__INV(JH7110_AONCLK_GMAC0_TX_INV, \"gmac0_tx_inv\", JH7110_AONCLK_GMAC0_TX),\n\tJH71X0__MUX(JH7110_AONCLK_GMAC0_RX, \"gmac0_rx\", 2,\n\t\t    JH7110_AONCLK_GMAC0_RGMII_RXIN,\n\t\t    JH7110_AONCLK_GMAC0_RMII_RTX),\n\tJH71X0__INV(JH7110_AONCLK_GMAC0_RX_INV, \"gmac0_rx_inv\", JH7110_AONCLK_GMAC0_RX),\n\t \n\tJH71X0_GATE(JH7110_AONCLK_OTPC_APB, \"otpc_apb\", 0, JH7110_AONCLK_APB_BUS),\n\t \n\tJH71X0_GATE(JH7110_AONCLK_RTC_APB, \"rtc_apb\", 0, JH7110_AONCLK_APB_BUS),\n\tJH71X0__DIV(JH7110_AONCLK_RTC_INTERNAL, \"rtc_internal\", 1022, JH7110_AONCLK_OSC),\n\tJH71X0__MUX(JH7110_AONCLK_RTC_32K, \"rtc_32k\", 2,\n\t\t    JH7110_AONCLK_RTC_OSC,\n\t\t    JH7110_AONCLK_RTC_INTERNAL),\n\tJH71X0_GATE(JH7110_AONCLK_RTC_CAL, \"rtc_cal\", 0, JH7110_AONCLK_OSC),\n};\n\nstatic struct clk_hw *jh7110_aonclk_get(struct of_phandle_args *clkspec, void *data)\n{\n\tstruct jh71x0_clk_priv *priv = data;\n\tunsigned int idx = clkspec->args[0];\n\n\tif (idx < JH7110_AONCLK_END)\n\t\treturn &priv->reg[idx].hw;\n\n\treturn ERR_PTR(-EINVAL);\n}\n\nstatic int jh7110_aoncrg_probe(struct platform_device *pdev)\n{\n\tstruct jh71x0_clk_priv *priv;\n\tunsigned int idx;\n\tint ret;\n\n\tpriv = devm_kzalloc(&pdev->dev,\n\t\t\t    struct_size(priv, reg, JH7110_AONCLK_END),\n\t\t\t    GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tspin_lock_init(&priv->rmw_lock);\n\tpriv->dev = &pdev->dev;\n\tpriv->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(priv->base))\n\t\treturn PTR_ERR(priv->base);\n\n\tfor (idx = 0; idx < JH7110_AONCLK_END; idx++) {\n\t\tu32 max = jh7110_aonclk_data[idx].max;\n\t\tstruct clk_parent_data parents[4] = {};\n\t\tstruct clk_init_data init = {\n\t\t\t.name = jh7110_aonclk_data[idx].name,\n\t\t\t.ops = starfive_jh71x0_clk_ops(max),\n\t\t\t.parent_data = parents,\n\t\t\t.num_parents =\n\t\t\t\t((max & JH71X0_CLK_MUX_MASK) >> JH71X0_CLK_MUX_SHIFT) + 1,\n\t\t\t.flags = jh7110_aonclk_data[idx].flags,\n\t\t};\n\t\tstruct jh71x0_clk *clk = &priv->reg[idx];\n\t\tunsigned int i;\n\n\t\tfor (i = 0; i < init.num_parents; i++) {\n\t\t\tunsigned int pidx = jh7110_aonclk_data[idx].parents[i];\n\n\t\t\tif (pidx < JH7110_AONCLK_END)\n\t\t\t\tparents[i].hw = &priv->reg[pidx].hw;\n\t\t\telse if (pidx == JH7110_AONCLK_OSC)\n\t\t\t\tparents[i].fw_name = \"osc\";\n\t\t\telse if (pidx == JH7110_AONCLK_GMAC0_RMII_REFIN)\n\t\t\t\tparents[i].fw_name = \"gmac0_rmii_refin\";\n\t\t\telse if (pidx == JH7110_AONCLK_GMAC0_RGMII_RXIN)\n\t\t\t\tparents[i].fw_name = \"gmac0_rgmii_rxin\";\n\t\t\telse if (pidx == JH7110_AONCLK_STG_AXIAHB)\n\t\t\t\tparents[i].fw_name = \"stg_axiahb\";\n\t\t\telse if (pidx == JH7110_AONCLK_APB_BUS)\n\t\t\t\tparents[i].fw_name = \"apb_bus\";\n\t\t\telse if (pidx == JH7110_AONCLK_GMAC0_GTXCLK)\n\t\t\t\tparents[i].fw_name = \"gmac0_gtxclk\";\n\t\t\telse if (pidx == JH7110_AONCLK_RTC_OSC)\n\t\t\t\tparents[i].fw_name = \"rtc_osc\";\n\t\t}\n\n\t\tclk->hw.init = &init;\n\t\tclk->idx = idx;\n\t\tclk->max_div = max & JH71X0_CLK_DIV_MASK;\n\n\t\tret = devm_clk_hw_register(&pdev->dev, &clk->hw);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tret = devm_of_clk_add_hw_provider(&pdev->dev, jh7110_aonclk_get, priv);\n\tif (ret)\n\t\treturn ret;\n\n\treturn jh7110_reset_controller_register(priv, \"rst-aon\", 1);\n}\n\nstatic const struct of_device_id jh7110_aoncrg_match[] = {\n\t{ .compatible = \"starfive,jh7110-aoncrg\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, jh7110_aoncrg_match);\n\nstatic struct platform_driver jh7110_aoncrg_driver = {\n\t.probe = jh7110_aoncrg_probe,\n\t.driver = {\n\t\t.name = \"clk-starfive-jh7110-aon\",\n\t\t.of_match_table = jh7110_aoncrg_match,\n\t},\n};\nmodule_platform_driver(jh7110_aoncrg_driver);\n\nMODULE_AUTHOR(\"Emil Renner Berthing\");\nMODULE_DESCRIPTION(\"StarFive JH7110 always-on clock driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}