{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509690093122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509690093122 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "logical_RTL 10M04SCE144I7G " "Selected device 10M04SCE144I7G for design \"logical_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509690093149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509690093193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509690093193 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509690093256 ""}  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509690093256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509690093383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509690093388 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1509690093477 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144A7G " "Device 10M08SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144I7G " "Device 10M08SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144A7G " "Device 10M04SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCE144A7G " "Device 10M16SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCE144I7G " "Device 10M16SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144A7G " "Device 10M25SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144I7G " "Device 10M25SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509690093484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509690093484 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONFIG_SEL~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509690093492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCONFIG~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509690093492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nSTATUS~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509690093492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONF_DONE~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509690093492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509690093492 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509690093492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509690093492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509690093492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509690093492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509690093495 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509690093530 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509690094356 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509690094356 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509690094356 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509690094356 ""}
{ "Info" "ISTA_SDC_FOUND" "logical_RTL.out.sdc " "Reading SDC File: 'logical_RTL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509690094368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509690094384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1509690094384 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509690094399 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509690094399 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509690094399 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509690094399 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1509690094399 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509690094399 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509690094399 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509690094399 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509690094399 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      CLK_20M " "  10.000      CLK_20M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509690094399 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509690094399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509690094598 ""}  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 5360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509690094598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509690094598 ""}  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509690094598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509690094598 ""}  } { { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509690094598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509690094598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509690094598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509690094598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 3328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509690094598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509690094598 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509690094598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509690095189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509690095193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509690095193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509690095199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509690095207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509690095214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509690095214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509690095217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509690095306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1509690095310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509690095310 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509690095421 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509690095435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509690096104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509690096531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509690096561 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509690097084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509690097084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509690097881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "G:/verlog/logical_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509690098947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509690098947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509690099082 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509690099082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509690099082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509690099085 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509690099307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509690099332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509690100315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509690100316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509690101277 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509690102127 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "48 MAX 10 " "48 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Vout_CrossZero 3.3 V Schmitt Trigger 6 " "Pin Vout_CrossZero uses I/O standard 3.3 V Schmitt Trigger at 6" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Vout_CrossZero } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Vout_CrossZero" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SCIRX 3.3 V Schmitt Trigger 130 " "Pin Rec_SCIRX uses I/O standard 3.3 V Schmitt Trigger at 130" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SCIRX } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SCIRX" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_U 3.3 V Schmitt Trigger 135 " "Pin Inv_Pwm_U uses I/O standard 3.3 V Schmitt Trigger at 135" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_U } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_U" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTU 3.3 V Schmitt Trigger 10 " "Pin Inv_Pwm_LMTU uses I/O standard 3.3 V Schmitt Trigger at 10" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTU } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTU" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_U 3.3 V Schmitt Trigger 132 " "Pin Inv_CrossZero_U uses I/O standard 3.3 V Schmitt Trigger at 132" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_U } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_U" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTn 3.3 V Schmitt Trigger 111 " "Pin RSTn uses I/O standard 3.3 V Schmitt Trigger at 111" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RSTn } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_V 3.3 V Schmitt Trigger 141 " "Pin Inv_Pwm_V uses I/O standard 3.3 V Schmitt Trigger at 141" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_V } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_V" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTV 3.3 V Schmitt Trigger 8 " "Pin Inv_Pwm_LMTV uses I/O standard 3.3 V Schmitt Trigger at 8" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_V 3.3 V Schmitt Trigger 131 " "Pin Inv_CrossZero_V uses I/O standard 3.3 V Schmitt Trigger at 131" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_V } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_V" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_W 3.3 V Schmitt Trigger 140 " "Pin Inv_Pwm_W uses I/O standard 3.3 V Schmitt Trigger at 140" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_W } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_W" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTW 3.3 V Schmitt Trigger 7 " "Pin Inv_Pwm_LMTW uses I/O standard 3.3 V Schmitt Trigger at 7" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTW } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTW" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_W 3.3 V Schmitt Trigger 127 " "Pin Inv_CrossZero_W uses I/O standard 3.3 V Schmitt Trigger at 127" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_W } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_W" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPISTE 3.3 V Schmitt Trigger 124 " "Pin Inv_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 124" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPISTE } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPISTE" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPISTE 3.3 V Schmitt Trigger 33 " "Pin Rec_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 33" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPISTE } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPISTE" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHG_Pwm1 3.3 V Schmitt Trigger 66 " "Pin CHG_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 66" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CHG_Pwm1 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHG_Pwm1" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHG_Pwm2 3.3 V Schmitt Trigger 65 " "Pin CHG_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 65" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CHG_Pwm2 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHG_Pwm2" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3 V Schmitt Trigger 27 " "Pin CLK uses I/O standard 3.3 V Schmitt Trigger at 27" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm1 3.3 V Schmitt Trigger 60 " "Pin Rec_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 60" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm1 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm1" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm2 3.3 V Schmitt Trigger 58 " "Pin Rec_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 58" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm2 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm2" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm3 3.3 V Schmitt Trigger 59 " "Pin Rec_Pwm3 uses I/O standard 3.3 V Schmitt Trigger at 59" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm3 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm3" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm4 3.3 V Schmitt Trigger 61 " "Pin Rec_Pwm4 uses I/O standard 3.3 V Schmitt Trigger at 61" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm4 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm4" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm5 3.3 V Schmitt Trigger 62 " "Pin Rec_Pwm5 uses I/O standard 3.3 V Schmitt Trigger at 62" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm5 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm5" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm6 3.3 V Schmitt Trigger 64 " "Pin Rec_Pwm6 uses I/O standard 3.3 V Schmitt Trigger at 64" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm6 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm6" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUX_Fault 3.3 V Schmitt Trigger 110 " "Pin AUX_Fault uses I/O standard 3.3 V Schmitt Trigger at 110" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUX_Fault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUX_Fault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IGBT_Temp_OV 3.3 V Schmitt Trigger 30 " "Pin IGBT_Temp_OV uses I/O standard 3.3 V Schmitt Trigger at 30" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IGBT_Temp_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IGBT_Temp_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DCBUS_OV 3.3 V Schmitt Trigger 25 " "Pin DCBUS_OV uses I/O standard 3.3 V Schmitt Trigger at 25" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DCBUS_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCBUS_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPO 3.3 V Schmitt Trigger 114 " "Pin EPO uses I/O standard 3.3 V Schmitt Trigger at 114" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_FuseFault 3.3 V Schmitt Trigger 54 " "Pin Inv_FuseFault uses I/O standard 3.3 V Schmitt Trigger at 54" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_FuseFault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_FuseFault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Module_Ready 3.3 V Schmitt Trigger 80 " "Pin Module_Ready uses I/O standard 3.3 V Schmitt Trigger at 80" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Module_Ready } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Module_Ready" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_HeatSink_OVTemp 3.3 V Schmitt Trigger 57 " "Pin Inv_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 57" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_HeatSink_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_HeatSink_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPICLK 3.3 V Schmitt Trigger 123 " "Pin Inv_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 123" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPICLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPICLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPISIMO 3.3 V Schmitt Trigger 120 " "Pin Inv_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 120" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPISIMO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPISIMO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SER_BUS_RX 3.3 V Schmitt Trigger 119 " "Pin SER_BUS_RX uses I/O standard 3.3 V Schmitt Trigger at 119" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SER_BUS_RX } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SER_BUS_RX" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Charger_OVTemp 3.3 V Schmitt Trigger 22 " "Pin Rec_Charger_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 22" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Charger_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Charger_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RecCharger_OV 3.3 V Schmitt Trigger 48 " "Pin RecCharger_OV uses I/O standard 3.3 V Schmitt Trigger at 48" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RecCharger_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RecCharger_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_HeatSink_OVTemp 3.3 V Schmitt Trigger 56 " "Pin Rec_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 56" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_HeatSink_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_HeatSink_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN_Fault 3.3 V Schmitt Trigger 79 " "Pin FAN_Fault uses I/O standard 3.3 V Schmitt Trigger at 79" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FAN_Fault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_Fault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_BoostSCR_OVTemp 3.3 V Schmitt Trigger 55 " "Pin Rec_BoostSCR_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 55" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_BoostSCR_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_BoostSCR_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPICLK 3.3 V Schmitt Trigger 32 " "Pin Rec_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 32" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPICLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPICLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPISIMO 3.3 V Schmitt Trigger 45 " "Pin Rec_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 45" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPISIMO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPISIMO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IchgP_LMT 3.3 V Schmitt Trigger 38 " "Pin IchgP_LMT uses I/O standard 3.3 V Schmitt Trigger at 38" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IchgP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IchgP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IchgN_LMT 3.3 V Schmitt Trigger 29 " "Pin IchgN_LMT uses I/O standard 3.3 V Schmitt Trigger at 29" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IchgN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IchgN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IAP_LMT 3.3 V Schmitt Trigger 52 " "Pin IAP_LMT uses I/O standard 3.3 V Schmitt Trigger at 52" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IAP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IAP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IAN_LMT 3.3 V Schmitt Trigger 44 " "Pin IAN_LMT uses I/O standard 3.3 V Schmitt Trigger at 44" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IAN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IAN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IBP_LMT 3.3 V Schmitt Trigger 50 " "Pin IBP_LMT uses I/O standard 3.3 V Schmitt Trigger at 50" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IBP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IBP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IBN_LMT 3.3 V Schmitt Trigger 41 " "Pin IBN_LMT uses I/O standard 3.3 V Schmitt Trigger at 41" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IBN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IBN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ICP_LMT 3.3 V Schmitt Trigger 43 " "Pin ICP_LMT uses I/O standard 3.3 V Schmitt Trigger at 43" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ICP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ICP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ICN_LMT 3.3 V Schmitt Trigger 39 " "Pin ICN_LMT uses I/O standard 3.3 V Schmitt Trigger at 39" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ICN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ICN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509690102398 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1509690102398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg " "Generated suppressed messages file G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509690102596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1467 " "Peak virtual memory: 1467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509690103469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 14:21:43 2017 " "Processing ended: Fri Nov 03 14:21:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509690103469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509690103469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509690103469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509690103469 ""}
