{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529687754440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529687754441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 17:15:54 2018 " "Processing started: Fri Jun 22 17:15:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529687754441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529687754441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1 -c LVDS_echo_FPGA1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LVDS_echo_FPGA1 -c LVDS_echo_FPGA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529687754441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_6_1200mv_85c_slow.vho /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_6_1200mv_85c_slow.vho in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687757474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_6_1200mv_0c_slow.vho /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_6_1200mv_0c_slow.vho in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687758557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_min_1200mv_0c_fast.vho /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_min_1200mv_0c_fast.vho in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687759858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1.vho /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1.vho in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687761163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_6_1200mv_85c_vhd_slow.sdo /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_6_1200mv_85c_vhd_slow.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687762008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_6_1200mv_0c_vhd_slow.sdo /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_6_1200mv_0c_vhd_slow.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687762843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_min_1200mv_0c_vhd_fast.sdo /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687763669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LVDS_echo_FPGA1_vhd.sdo /home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/ simulation " "Generated file LVDS_echo_FPGA1_vhd.sdo in folder \"/home/mohil/LVDS/LVDS_echo_FPGA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529687764509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1407 " "Peak virtual memory: 1407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529687765885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 17:16:05 2018 " "Processing ended: Fri Jun 22 17:16:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529687765885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529687765885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529687765885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529687765885 ""}
