
robomas_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c098  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800c220  0800c220  0001c220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c298  0800c298  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800c298  0800c298  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c298  0800c298  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c298  0800c298  0001c298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2a0  0800c2a0  0001c2a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c2a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  200001dc  0800c480  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000163c  0800c480  0002163c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f5e  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045a1  00000000  00000000  0003a1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001288  00000000  00000000  0003e750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e00  00000000  00000000  0003f9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022f2d  00000000  00000000  000407d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aabf  00000000  00000000  00063705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b2a60  00000000  00000000  0007e1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c7c  00000000  00000000  00130c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001358a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c208 	.word	0x0800c208

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	0800c208 	.word	0x0800c208

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	0000      	movs	r0, r0
	...

08000a08 <_ZN9MotorCtrl6setAngEtm>:
 *      Author: ykc
 */

#include "MotorCtrl.hpp"

void MotorCtrl::setAng(uint16_t data, uint32_t receiveID){
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	460b      	mov	r3, r1
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	817b      	strh	r3, [r7, #10]
	param.mechanical_angle[receiveID-0x201] = 360.0*data/8191;
 8000a16:	897b      	ldrh	r3, [r7, #10]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fd27 	bl	800046c <__aeabi_i2d>
 8000a1e:	f04f 0200 	mov.w	r2, #0
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <_ZN9MotorCtrl6setAngEtm+0x68>)
 8000a24:	f7ff fd8c 	bl	8000540 <__aeabi_dmul>
 8000a28:	4602      	mov	r2, r0
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	4610      	mov	r0, r2
 8000a2e:	4619      	mov	r1, r3
 8000a30:	a30d      	add	r3, pc, #52	; (adr r3, 8000a68 <_ZN9MotorCtrl6setAngEtm+0x60>)
 8000a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a36:	f7ff fead 	bl	8000794 <__aeabi_ddiv>
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8000a48:	f7ff ff8c 	bl	8000964 <__aeabi_d2f>
 8000a4c:	4601      	mov	r1, r0
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	f104 0320 	add.w	r3, r4, #32
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	4413      	add	r3, r2
 8000a58:	6019      	str	r1, [r3, #0]
}
 8000a5a:	bf00      	nop
 8000a5c:	3714      	adds	r7, #20
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd90      	pop	{r4, r7, pc}
 8000a62:	bf00      	nop
 8000a64:	f3af 8000 	nop.w
 8000a68:	00000000 	.word	0x00000000
 8000a6c:	40bfff00 	.word	0x40bfff00
 8000a70:	40768000 	.word	0x40768000
 8000a74:	00000000 	.word	0x00000000

08000a78 <_ZN9MotorCtrl6setVelEtm>:

void MotorCtrl::setVel(uint16_t data, uint32_t receiveID){
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	460b      	mov	r3, r1
 8000a82:	607a      	str	r2, [r7, #4]
 8000a84:	817b      	strh	r3, [r7, #10]
	if(data < 0x8000){
 8000a86:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	db22      	blt.n	8000ad4 <_ZN9MotorCtrl6setVelEtm+0x5c>
		param.velocity[receiveID-0x201] = data*3.141592/60.0;
 8000a8e:	897b      	ldrh	r3, [r7, #10]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fceb 	bl	800046c <__aeabi_i2d>
 8000a96:	a324      	add	r3, pc, #144	; (adr r3, 8000b28 <_ZN9MotorCtrl6setVelEtm+0xb0>)
 8000a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a9c:	f7ff fd50 	bl	8000540 <__aeabi_dmul>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	4610      	mov	r0, r2
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f04f 0200 	mov.w	r2, #0
 8000aac:	4b20      	ldr	r3, [pc, #128]	; (8000b30 <_ZN9MotorCtrl6setVelEtm+0xb8>)
 8000aae:	f7ff fe71 	bl	8000794 <__aeabi_ddiv>
 8000ab2:	4602      	mov	r2, r0
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8000ac0:	f7ff ff50 	bl	8000964 <__aeabi_d2f>
 8000ac4:	4601      	mov	r1, r0
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	4413      	add	r3, r2
 8000ad0:	6019      	str	r1, [r3, #0]
	}else{
		data =~ data;
		param.velocity[receiveID-0x201] = -1*data*3.141592/60.0;
	}
}
 8000ad2:	e025      	b.n	8000b20 <_ZN9MotorCtrl6setVelEtm+0xa8>
		data =~ data;
 8000ad4:	897b      	ldrh	r3, [r7, #10]
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	817b      	strh	r3, [r7, #10]
		param.velocity[receiveID-0x201] = -1*data*3.141592/60.0;
 8000ada:	897b      	ldrh	r3, [r7, #10]
 8000adc:	425b      	negs	r3, r3
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fcc4 	bl	800046c <__aeabi_i2d>
 8000ae4:	a310      	add	r3, pc, #64	; (adr r3, 8000b28 <_ZN9MotorCtrl6setVelEtm+0xb0>)
 8000ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000aea:	f7ff fd29 	bl	8000540 <__aeabi_dmul>
 8000aee:	4602      	mov	r2, r0
 8000af0:	460b      	mov	r3, r1
 8000af2:	4610      	mov	r0, r2
 8000af4:	4619      	mov	r1, r3
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <_ZN9MotorCtrl6setVelEtm+0xb8>)
 8000afc:	f7ff fe4a 	bl	8000794 <__aeabi_ddiv>
 8000b00:	4602      	mov	r2, r0
 8000b02:	460b      	mov	r3, r1
 8000b04:	4610      	mov	r0, r2
 8000b06:	4619      	mov	r1, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8000b0e:	f7ff ff29 	bl	8000964 <__aeabi_d2f>
 8000b12:	4601      	mov	r1, r0
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	6019      	str	r1, [r3, #0]
}
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd90      	pop	{r4, r7, pc}
 8000b28:	fc8b007a 	.word	0xfc8b007a
 8000b2c:	400921fa 	.word	0x400921fa
 8000b30:	404e0000 	.word	0x404e0000

08000b34 <_ZN9MotorCtrl6setCurEtm>:

void MotorCtrl::setCur(uint16_t data, uint32_t receiveID){
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	607a      	str	r2, [r7, #4]
 8000b40:	817b      	strh	r3, [r7, #10]
	if((data & 0x8000) == 0x8000){
 8000b42:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	da1b      	bge.n	8000b82 <_ZN9MotorCtrl6setCurEtm+0x4e>
		data =~ data;
 8000b4a:	897b      	ldrh	r3, [r7, #10]
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	817b      	strh	r3, [r7, #10]
		param.current[receiveID-0x201] = -20*data/16384;
 8000b50:	897b      	ldrh	r3, [r7, #10]
 8000b52:	f06f 0213 	mvn.w	r2, #19
 8000b56:	fb02 f303 	mul.w	r3, r2, r3
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	da02      	bge.n	8000b64 <_ZN9MotorCtrl6setCurEtm+0x30>
 8000b5e:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8000b62:	333f      	adds	r3, #63	; 0x3f
 8000b64:	139b      	asrs	r3, r3, #14
 8000b66:	ee07 3a90 	vmov	s15, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	3330      	adds	r3, #48	; 0x30
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	edc3 7a00 	vstr	s15, [r3]
	}else{
		param.current[receiveID-0x201] = 20*data/16384;
	}
}
 8000b80:	e017      	b.n	8000bb2 <_ZN9MotorCtrl6setCurEtm+0x7e>
		param.current[receiveID-0x201] = 20*data/16384;
 8000b82:	897a      	ldrh	r2, [r7, #10]
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	da02      	bge.n	8000b96 <_ZN9MotorCtrl6setCurEtm+0x62>
 8000b90:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8000b94:	333f      	adds	r3, #63	; 0x3f
 8000b96:	139b      	asrs	r3, r3, #14
 8000b98:	ee07 3a90 	vmov	s15, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	3330      	adds	r3, #48	; 0x30
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	edc3 7a00 	vstr	s15, [r3]
}
 8000bb2:	bf00      	nop
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
	...

08000bc0 <_ZN9MotorCtrl6updateEmPh>:

bool MotorCtrl::update(uint32_t ReceiveID,uint8_t receiveData[8]){
 8000bc0:	b5b0      	push	{r4, r5, r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
	if(ReceiveID<0x201||ReceiveID>0x208){return false;}
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bd2:	d903      	bls.n	8000bdc <_ZN9MotorCtrl6updateEmPh+0x1c>
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8000bda:	d901      	bls.n	8000be0 <_ZN9MotorCtrl6updateEmPh+0x20>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	e1bc      	b.n	8000f5a <_ZN9MotorCtrl6updateEmPh+0x39a>
	setAng(((static_cast<uint16_t>(receiveData[0]) << 8) | receiveData[1]), ReceiveID);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	021b      	lsls	r3, r3, #8
 8000be6:	b21a      	sxth	r2, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3301      	adds	r3, #1
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b21b      	sxth	r3, r3
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	68f8      	ldr	r0, [r7, #12]
 8000bfc:	f7ff ff04 	bl	8000a08 <_ZN9MotorCtrl6setAngEtm>
	setVel(((static_cast<uint16_t>(receiveData[2]) << 8) | receiveData[3]), ReceiveID);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3302      	adds	r3, #2
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	021b      	lsls	r3, r3, #8
 8000c08:	b21a      	sxth	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	3303      	adds	r3, #3
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	4313      	orrs	r3, r2
 8000c14:	b21b      	sxth	r3, r3
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	68ba      	ldr	r2, [r7, #8]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	68f8      	ldr	r0, [r7, #12]
 8000c1e:	f7ff ff2b 	bl	8000a78 <_ZN9MotorCtrl6setVelEtm>
	setCur(((static_cast<uint16_t>(receiveData[4]) << 8) | receiveData[5]), ReceiveID);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	3304      	adds	r3, #4
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	021b      	lsls	r3, r3, #8
 8000c2a:	b21a      	sxth	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3305      	adds	r3, #5
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b21b      	sxth	r3, r3
 8000c34:	4313      	orrs	r3, r2
 8000c36:	b21b      	sxth	r3, r3
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f7ff ff78 	bl	8000b34 <_ZN9MotorCtrl6setCurEtm>
	param.temp[ReceiveID-0x201] = receiveData[6];
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	7991      	ldrb	r1, [r2, #6]
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4413      	add	r3, r2
 8000c52:	460a      	mov	r2, r1
 8000c54:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	//vel = ((static_cast<uint16_t>(receiveData[2]) << 8) | receiveData[3]);
	if(param.mode[ReceiveID-0x201] == Mode::dis){
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	f2a3 2201 	subw	r2, r3, #513	; 0x201
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d107      	bne.n	8000c78 <_ZN9MotorCtrl6updateEmPh+0xb8>
		reset(ReceiveID-0x201);
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	4619      	mov	r1, r3
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f000 f97c 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
	}
	if(param.mode[ReceiveID-0x201] == Mode::pos){
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	f2a3 2201 	subw	r2, r3, #513	; 0x201
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	f040 80af 	bne.w	8000de8 <_ZN9MotorCtrl6updateEmPh+0x228>
		e = param.target[ReceiveID-0x201] - param.mechanical_angle[ReceiveID-0x201];
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	3310      	adds	r3, #16
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	4413      	add	r3, r2
 8000c98:	ed93 7a00 	vldr	s14, [r3]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	3320      	adds	r3, #32
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	4413      	add	r3, r2
 8000caa:	edd3 7a00 	vldr	s15, [r3]
 8000cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	edc3 7a54 	vstr	s15, [r3, #336]	; 0x150
		param.gool[ReceiveID-0x201] = param.gool[ReceiveID-0x201]+param.Kp[ReceiveID-0x201]*e+param.Ki[ReceiveID-0x201]*(e+param.e_pre[ReceiveID-0x201])*0.001/2+param.Kd[ReceiveID-0x201]*(e-param.e_pre[ReceiveID-0x201])/0.001;
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	3308      	adds	r3, #8
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	ed93 7a00 	vldr	s14, [r3]
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	333c      	adds	r3, #60	; 0x3c
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	edd3 6a00 	vldr	s13, [r3]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8000ce2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ce6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cea:	ee17 0a90 	vmov	r0, s15
 8000cee:	f7ff fbcf 	bl	8000490 <__aeabi_f2d>
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	460d      	mov	r5, r1
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	3344      	adds	r3, #68	; 0x44
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	ed93 7a00 	vldr	s14, [r3]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000d14:	68fa      	ldr	r2, [r7, #12]
 8000d16:	3318      	adds	r3, #24
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4413      	add	r3, r2
 8000d1c:	edd3 7a00 	vldr	s15, [r3]
 8000d20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d28:	ee17 0a90 	vmov	r0, s15
 8000d2c:	f7ff fbb0 	bl	8000490 <__aeabi_f2d>
 8000d30:	a38d      	add	r3, pc, #564	; (adr r3, 8000f68 <_ZN9MotorCtrl6updateEmPh+0x3a8>)
 8000d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d36:	f7ff fc03 	bl	8000540 <__aeabi_dmul>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	4610      	mov	r0, r2
 8000d40:	4619      	mov	r1, r3
 8000d42:	f04f 0200 	mov.w	r2, #0
 8000d46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d4a:	f7ff fd23 	bl	8000794 <__aeabi_ddiv>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	460b      	mov	r3, r1
 8000d52:	4620      	mov	r0, r4
 8000d54:	4629      	mov	r1, r5
 8000d56:	f7ff fa3d 	bl	80001d4 <__adddf3>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	4614      	mov	r4, r2
 8000d60:	461d      	mov	r5, r3
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000d68:	68fa      	ldr	r2, [r7, #12]
 8000d6a:	334c      	adds	r3, #76	; 0x4c
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	ed93 7a00 	vldr	s14, [r3]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000d80:	68fa      	ldr	r2, [r7, #12]
 8000d82:	3318      	adds	r3, #24
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	edd3 7a00 	vldr	s15, [r3]
 8000d8c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d94:	ee17 0a90 	vmov	r0, s15
 8000d98:	f7ff fb7a 	bl	8000490 <__aeabi_f2d>
 8000d9c:	a372      	add	r3, pc, #456	; (adr r3, 8000f68 <_ZN9MotorCtrl6updateEmPh+0x3a8>)
 8000d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da2:	f7ff fcf7 	bl	8000794 <__aeabi_ddiv>
 8000da6:	4602      	mov	r2, r0
 8000da8:	460b      	mov	r3, r1
 8000daa:	4620      	mov	r0, r4
 8000dac:	4629      	mov	r1, r5
 8000dae:	f7ff fa11 	bl	80001d4 <__adddf3>
 8000db2:	4602      	mov	r2, r0
 8000db4:	460b      	mov	r3, r1
 8000db6:	4610      	mov	r0, r2
 8000db8:	4619      	mov	r1, r3
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8000dc0:	f7ff fdd0 	bl	8000964 <__aeabi_d2f>
 8000dc4:	4601      	mov	r1, r0
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	f104 0308 	add.w	r3, r4, #8
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	6019      	str	r1, [r3, #0]
		param.e_pre[ReceiveID-0x201] = e;
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8000dde:	68f9      	ldr	r1, [r7, #12]
 8000de0:	3318      	adds	r3, #24
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	440b      	add	r3, r1
 8000de6:	601a      	str	r2, [r3, #0]
	}
	if(param.mode[ReceiveID-0x201] == Mode::vel){
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	f2a3 2201 	subw	r2, r3, #513	; 0x201
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	f040 80af 	bne.w	8000f58 <_ZN9MotorCtrl6updateEmPh+0x398>
		e = param.target[ReceiveID-0x201] - param.velocity[ReceiveID-0x201];
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e00:	68fa      	ldr	r2, [r7, #12]
 8000e02:	3310      	adds	r3, #16
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	4413      	add	r3, r2
 8000e08:	ed93 7a00 	vldr	s14, [r3]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	3328      	adds	r3, #40	; 0x28
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	edd3 7a00 	vldr	s15, [r3]
 8000e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	edc3 7a54 	vstr	s15, [r3, #336]	; 0x150
		param.gool[ReceiveID-0x201] = param.gool[ReceiveID-0x201]+param.Kp[ReceiveID-0x201]*e+param.Ki[ReceiveID-0x201]*(e+param.e_pre[ReceiveID-0x201])*0.001/2+param.Kd[ReceiveID-0x201]*(e-param.e_pre[ReceiveID-0x201])/0.001;
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	3308      	adds	r3, #8
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	333c      	adds	r3, #60	; 0x3c
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	edd3 6a00 	vldr	s13, [r3]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8000e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e5a:	ee17 0a90 	vmov	r0, s15
 8000e5e:	f7ff fb17 	bl	8000490 <__aeabi_f2d>
 8000e62:	4604      	mov	r4, r0
 8000e64:	460d      	mov	r5, r1
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	3344      	adds	r3, #68	; 0x44
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	ed93 7a00 	vldr	s14, [r3]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	3318      	adds	r3, #24
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	edd3 7a00 	vldr	s15, [r3]
 8000e90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e98:	ee17 0a90 	vmov	r0, s15
 8000e9c:	f7ff faf8 	bl	8000490 <__aeabi_f2d>
 8000ea0:	a331      	add	r3, pc, #196	; (adr r3, 8000f68 <_ZN9MotorCtrl6updateEmPh+0x3a8>)
 8000ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea6:	f7ff fb4b 	bl	8000540 <__aeabi_dmul>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	460b      	mov	r3, r1
 8000eae:	4610      	mov	r0, r2
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000eba:	f7ff fc6b 	bl	8000794 <__aeabi_ddiv>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	4629      	mov	r1, r5
 8000ec6:	f7ff f985 	bl	80001d4 <__adddf3>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4614      	mov	r4, r2
 8000ed0:	461d      	mov	r5, r3
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	334c      	adds	r3, #76	; 0x4c
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	ed93 7a00 	vldr	s14, [r3]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000ef0:	68fa      	ldr	r2, [r7, #12]
 8000ef2:	3318      	adds	r3, #24
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	4413      	add	r3, r2
 8000ef8:	edd3 7a00 	vldr	s15, [r3]
 8000efc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f04:	ee17 0a90 	vmov	r0, s15
 8000f08:	f7ff fac2 	bl	8000490 <__aeabi_f2d>
 8000f0c:	a316      	add	r3, pc, #88	; (adr r3, 8000f68 <_ZN9MotorCtrl6updateEmPh+0x3a8>)
 8000f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f12:	f7ff fc3f 	bl	8000794 <__aeabi_ddiv>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	4629      	mov	r1, r5
 8000f1e:	f7ff f959 	bl	80001d4 <__adddf3>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8000f30:	f7ff fd18 	bl	8000964 <__aeabi_d2f>
 8000f34:	4601      	mov	r1, r0
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	f104 0308 	add.w	r3, r4, #8
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	6019      	str	r1, [r3, #0]
		param.e_pre[ReceiveID-0x201] = e;
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8000f4e:	68f9      	ldr	r1, [r7, #12]
 8000f50:	3318      	adds	r3, #24
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	440b      	add	r3, r1
 8000f56:	601a      	str	r2, [r3, #0]
	}
	if(param.mode[ReceiveID-0x201] == Mode::hom){

	}
	return true;
 8000f58:	2301      	movs	r3, #1
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bdb0      	pop	{r4, r5, r7, pc}
 8000f62:	bf00      	nop
 8000f64:	f3af 8000 	nop.w
 8000f68:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f6c:	3f50624d 	.word	0x3f50624d

08000f70 <_ZN9MotorCtrl5resetEh>:

void MotorCtrl::reset(uint8_t i){
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	70fb      	strb	r3, [r7, #3]
		value1[i]=0;
 8000f7c:	78fb      	ldrb	r3, [r7, #3]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
		value2[i]=0;
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		param.target[i]=0;
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	3310      	adds	r3, #16
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	f04f 0200 	mov.w	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
		param.mode[i]=Mode::dis;
 8000fa4:	78fa      	ldrb	r2, [r7, #3]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2100      	movs	r1, #0
 8000faa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		param.gool[i]=0;
 8000fae:	78fb      	ldrb	r3, [r7, #3]
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	3308      	adds	r3, #8
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	4413      	add	r3, r2
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
		param.e_pre[i]=0;
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	3318      	adds	r3, #24
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_ZN9MotorCtrl7setModeEPh>:

void MotorCtrl::setMode(uint8_t usb_msg[]){
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b084      	sub	sp, #16
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	e049      	b.n	800107e <_ZN9MotorCtrl7setModeEPh+0xa4>
		if(usb_msg[i]==0){
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10b      	bne.n	800100e <_ZN9MotorCtrl7setModeEPh+0x34>
			param.mode[i] = Mode::dis;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			reset(i);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	b2db      	uxtb	r3, r3
 8001004:	4619      	mov	r1, r3
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ffb2 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
 800100c:	e034      	b.n	8001078 <_ZN9MotorCtrl7setModeEPh+0x9e>
		}else if(usb_msg[i]==1){
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	4413      	add	r3, r2
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d10b      	bne.n	8001032 <_ZN9MotorCtrl7setModeEPh+0x58>
			param.mode[i] = Mode::vel;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	2101      	movs	r1, #1
 8001020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			reset(i);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	b2db      	uxtb	r3, r3
 8001028:	4619      	mov	r1, r3
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffa0 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
 8001030:	e022      	b.n	8001078 <_ZN9MotorCtrl7setModeEPh+0x9e>
		}else if(usb_msg[i]==2){
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	4413      	add	r3, r2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b02      	cmp	r3, #2
 800103c:	d10b      	bne.n	8001056 <_ZN9MotorCtrl7setModeEPh+0x7c>
			param.mode[i] = Mode::pos;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	2102      	movs	r1, #2
 8001044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			reset(i);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	4619      	mov	r1, r3
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ff8e 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
 8001054:	e010      	b.n	8001078 <_ZN9MotorCtrl7setModeEPh+0x9e>
		}else if(usb_msg[i]==3){
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	4413      	add	r3, r2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b03      	cmp	r3, #3
 8001060:	d10a      	bne.n	8001078 <_ZN9MotorCtrl7setModeEPh+0x9e>
			param.mode[i] = Mode::hom;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	2103      	movs	r1, #3
 8001068:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			reset(i);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	4619      	mov	r1, r3
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ff7c 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
	for(int i =0;i<8;i++){
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3301      	adds	r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2b07      	cmp	r3, #7
 8001082:	ddb2      	ble.n	8000fea <_ZN9MotorCtrl7setModeEPh+0x10>
		}
	}
	if(usb_msg[8] == 1){
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	3308      	adds	r3, #8
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d104      	bne.n	8001098 <_ZN9MotorCtrl7setModeEPh+0xbe>
		diag=1;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2201      	movs	r2, #1
 8001092:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
	}else if(usb_msg[8] == 1){
		diag=0;
	}
}
 8001096:	e008      	b.n	80010aa <_ZN9MotorCtrl7setModeEPh+0xd0>
	}else if(usb_msg[8] == 1){
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	3308      	adds	r3, #8
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d103      	bne.n	80010aa <_ZN9MotorCtrl7setModeEPh+0xd0>
		diag=0;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <_ZN9MotorCtrl12setLimitTempEPh>:

void MotorCtrl::setLimitTemp(uint8_t usb_msg[]){
 80010b2:	b480      	push	{r7}
 80010b4:	b085      	sub	sp, #20
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<8;i++){
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	e00c      	b.n	80010dc <_ZN9MotorCtrl12setLimitTempEPh+0x2a>
		param.limitTemp[i]=usb_msg[i];
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	4413      	add	r3, r2
 80010c8:	7819      	ldrb	r1, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	33e8      	adds	r3, #232	; 0xe8
 80010d2:	460a      	mov	r2, r1
 80010d4:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i<8;i++){
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3301      	adds	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	ddef      	ble.n	80010c2 <_ZN9MotorCtrl12setLimitTempEPh+0x10>
	}
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <_ZN9MotorCtrl9setTargetEPh>:

void MotorCtrl::setTarget(uint8_t usb_msg[]){
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	e028      	b.n	8001152 <_ZN9MotorCtrl9setTargetEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	3301      	adds	r3, #1
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	061a      	lsls	r2, r3, #24
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	3302      	adds	r3, #2
 8001114:	6839      	ldr	r1, [r7, #0]
 8001116:	440b      	add	r3, r1
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	041b      	lsls	r3, r3, #16
 800111c:	431a      	orrs	r2, r3
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	3303      	adds	r3, #3
 8001124:	6839      	ldr	r1, [r7, #0]
 8001126:	440b      	add	r3, r1
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	4313      	orrs	r3, r2
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	0092      	lsls	r2, r2, #2
 8001132:	3204      	adds	r2, #4
 8001134:	6839      	ldr	r1, [r7, #0]
 8001136:	440a      	add	r2, r1
 8001138:	7812      	ldrb	r2, [r2, #0]
 800113a:	4313      	orrs	r3, r2
 800113c:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.target[i],&buf,1);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3310      	adds	r3, #16
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	4413      	add	r3, r2
 8001148:	7a3a      	ldrb	r2, [r7, #8]
 800114a:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	3301      	adds	r3, #1
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b07      	cmp	r3, #7
 8001156:	ddd3      	ble.n	8001100 <_ZN9MotorCtrl9setTargetEPh+0x10>
	}
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <_ZN9MotorCtrl5setKpEPh>:

void MotorCtrl::setKp(uint8_t usb_msg[]){
 8001166:	b480      	push	{r7}
 8001168:	b085      	sub	sp, #20
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	e028      	b.n	80011c8 <_ZN9MotorCtrl5setKpEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	3301      	adds	r3, #1
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	061a      	lsls	r2, r3, #24
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	3302      	adds	r3, #2
 800118a:	6839      	ldr	r1, [r7, #0]
 800118c:	440b      	add	r3, r1
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	041b      	lsls	r3, r3, #16
 8001192:	431a      	orrs	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	3303      	adds	r3, #3
 800119a:	6839      	ldr	r1, [r7, #0]
 800119c:	440b      	add	r3, r1
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	4313      	orrs	r3, r2
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	0092      	lsls	r2, r2, #2
 80011a8:	3204      	adds	r2, #4
 80011aa:	6839      	ldr	r1, [r7, #0]
 80011ac:	440a      	add	r2, r1
 80011ae:	7812      	ldrb	r2, [r2, #0]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	333c      	adds	r3, #60	; 0x3c
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	7a3a      	ldrb	r2, [r7, #8]
 80011c0:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	3301      	adds	r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2b07      	cmp	r3, #7
 80011cc:	ddd3      	ble.n	8001176 <_ZN9MotorCtrl5setKpEPh+0x10>
	}
}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	3714      	adds	r7, #20
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_ZN9MotorCtrl5setKiEPh>:

void MotorCtrl::setKi(uint8_t usb_msg[]){
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	e028      	b.n	800123e <_ZN9MotorCtrl5setKiEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	3301      	adds	r3, #1
 80011f2:	683a      	ldr	r2, [r7, #0]
 80011f4:	4413      	add	r3, r2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	061a      	lsls	r2, r3, #24
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	3302      	adds	r3, #2
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	440b      	add	r3, r1
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	041b      	lsls	r3, r3, #16
 8001208:	431a      	orrs	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	3303      	adds	r3, #3
 8001210:	6839      	ldr	r1, [r7, #0]
 8001212:	440b      	add	r3, r1
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	021b      	lsls	r3, r3, #8
 8001218:	4313      	orrs	r3, r2
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	0092      	lsls	r2, r2, #2
 800121e:	3204      	adds	r2, #4
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	440a      	add	r2, r1
 8001224:	7812      	ldrb	r2, [r2, #0]
 8001226:	4313      	orrs	r3, r2
 8001228:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Ki[i],&buf,1);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3344      	adds	r3, #68	; 0x44
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4413      	add	r3, r2
 8001234:	7a3a      	ldrb	r2, [r7, #8]
 8001236:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	2b07      	cmp	r3, #7
 8001242:	ddd3      	ble.n	80011ec <_ZN9MotorCtrl5setKiEPh+0x10>
	}
}
 8001244:	bf00      	nop
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <_ZN9MotorCtrl5setKdEPh>:

void MotorCtrl::setKd(uint8_t usb_msg[]){
 8001252:	b480      	push	{r7}
 8001254:	b085      	sub	sp, #20
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	e028      	b.n	80012b4 <_ZN9MotorCtrl5setKdEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	3301      	adds	r3, #1
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	061a      	lsls	r2, r3, #24
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	3302      	adds	r3, #2
 8001276:	6839      	ldr	r1, [r7, #0]
 8001278:	440b      	add	r3, r1
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	041b      	lsls	r3, r3, #16
 800127e:	431a      	orrs	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	3303      	adds	r3, #3
 8001286:	6839      	ldr	r1, [r7, #0]
 8001288:	440b      	add	r3, r1
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	4313      	orrs	r3, r2
 8001290:	68fa      	ldr	r2, [r7, #12]
 8001292:	0092      	lsls	r2, r2, #2
 8001294:	3204      	adds	r2, #4
 8001296:	6839      	ldr	r1, [r7, #0]
 8001298:	440a      	add	r2, r1
 800129a:	7812      	ldrb	r2, [r2, #0]
 800129c:	4313      	orrs	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	333c      	adds	r3, #60	; 0x3c
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	4413      	add	r3, r2
 80012aa:	7a3a      	ldrb	r2, [r7, #8]
 80012ac:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	3301      	adds	r3, #1
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b07      	cmp	r3, #7
 80012b8:	ddd3      	ble.n	8001262 <_ZN9MotorCtrl5setKdEPh+0x10>
	}
}
 80012ba:	bf00      	nop
 80012bc:	bf00      	nop
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <_Z11changeValuef>:

uint16_t changeValue(float target){
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t value;
	if(target < 0.0){
 80012d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012de:	d528      	bpl.n	8001332 <_Z11changeValuef+0x6a>
		target = -target;
 80012e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e4:	eef1 7a67 	vneg.f32	s15, s15
 80012e8:	edc7 7a01 	vstr	s15, [r7, #4]
		if(target < 20.0){
 80012ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80012f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fc:	d512      	bpl.n	8001324 <_Z11changeValuef+0x5c>
			value = target/20*16384;
 80012fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001302:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001378 <_Z11changeValuef+0xb0>
 800130e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001312:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001316:	ee17 3a90 	vmov	r3, s15
 800131a:	81fb      	strh	r3, [r7, #14]
			value =~ value;
 800131c:	89fb      	ldrh	r3, [r7, #14]
 800131e:	43db      	mvns	r3, r3
 8001320:	81fb      	strh	r3, [r7, #14]
 8001322:	e022      	b.n	800136a <_Z11changeValuef+0xa2>
		}else{
			value = 16384;
 8001324:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001328:	81fb      	strh	r3, [r7, #14]
			value =~ value;
 800132a:	89fb      	ldrh	r3, [r7, #14]
 800132c:	43db      	mvns	r3, r3
 800132e:	81fb      	strh	r3, [r7, #14]
 8001330:	e01b      	b.n	800136a <_Z11changeValuef+0xa2>
		}
	}else{
		if(target < 20.0){
 8001332:	edd7 7a01 	vldr	s15, [r7, #4]
 8001336:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800133a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001342:	d50f      	bpl.n	8001364 <_Z11changeValuef+0x9c>
			value = target/20*16384;
 8001344:	ed97 7a01 	vldr	s14, [r7, #4]
 8001348:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800134c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001350:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001378 <_Z11changeValuef+0xb0>
 8001354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001358:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800135c:	ee17 3a90 	vmov	r3, s15
 8001360:	81fb      	strh	r3, [r7, #14]
 8001362:	e002      	b.n	800136a <_Z11changeValuef+0xa2>
		}else{
			value = 16384;
 8001364:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001368:	81fb      	strh	r3, [r7, #14]
		}
	}
	return value;
 800136a:	89fb      	ldrh	r3, [r7, #14]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	46800000 	.word	0x46800000

0800137c <_ZN9MotorCtrl9transmit1Ev>:

void MotorCtrl::transmit1(){
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	for(int i=0;i<4;i++){
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	e03a      	b.n	8001400 <_ZN9MotorCtrl9transmit1Ev+0x84>
		if(param.temp[i] < param.limitTemp[i]){
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	33e0      	adds	r3, #224	; 0xe0
 8001392:	781a      	ldrb	r2, [r3, #0]
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	440b      	add	r3, r1
 800139a:	33e8      	adds	r3, #232	; 0xe8
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d22b      	bcs.n	80013fa <_ZN9MotorCtrl9transmit1Ev+0x7e>
			value1[2*i] = static_cast<uint8_t>(changeValue(param.gool[i]) >> 8);
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3308      	adds	r3, #8
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	4413      	add	r3, r2
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	eeb0 0a67 	vmov.f32	s0, s15
 80013b4:	f7ff ff88 	bl	80012c8 <_Z11changeValuef>
 80013b8:	4603      	mov	r3, r0
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b29a      	uxth	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	b2d1      	uxtb	r1, r2
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	460a      	mov	r2, r1
 80013ca:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
			value1[2*i+1] = static_cast<uint8_t>(changeValue(param.gool[i]) & 0xFF);
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3308      	adds	r3, #8
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	eeb0 0a67 	vmov.f32	s0, s15
 80013e0:	f7ff ff72 	bl	80012c8 <_Z11changeValuef>
 80013e4:	4603      	mov	r3, r0
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	3301      	adds	r3, #1
 80013ee:	b2d1      	uxtb	r1, r2
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	460a      	mov	r2, r1
 80013f6:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
	for(int i=0;i<4;i++){
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	3301      	adds	r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b03      	cmp	r3, #3
 8001404:	ddc1      	ble.n	800138a <_ZN9MotorCtrl9transmit1Ev+0xe>
		}
	}
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 8001406:	480d      	ldr	r0, [pc, #52]	; (800143c <_ZN9MotorCtrl9transmit1Ev+0xc0>)
 8001408:	f001 fa9d 	bl	8002946 <HAL_CAN_GetTxMailboxesFreeLevel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	bf14      	ite	ne
 8001412:	2301      	movne	r3, #1
 8001414:	2300      	moveq	r3, #0
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00a      	beq.n	8001432 <_ZN9MotorCtrl9transmit1Ev+0xb6>
	    {
	        led_on(can);
 800141c:	2000      	movs	r0, #0
 800141e:	f000 fa29 	bl	8001874 <led_on>
	        HAL_CAN_AddTxMessage(&hcan, &TxHeader1, value1, &TxMailbox);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f503 72aa 	add.w	r2, r3, #340	; 0x154
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <_ZN9MotorCtrl9transmit1Ev+0xc4>)
 800142a:	4906      	ldr	r1, [pc, #24]	; (8001444 <_ZN9MotorCtrl9transmit1Ev+0xc8>)
 800142c:	4803      	ldr	r0, [pc, #12]	; (800143c <_ZN9MotorCtrl9transmit1Ev+0xc0>)
 800142e:	f001 f9ba 	bl	80027a6 <HAL_CAN_AddTxMessage>
	    }
}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000214 	.word	0x20000214
 8001440:	20000210 	.word	0x20000210
 8001444:	200003f0 	.word	0x200003f0

08001448 <_ZN9MotorCtrl9transmit2Ev>:

void MotorCtrl::transmit2(){
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	for(int i=4;i<8;i++){
 8001450:	2304      	movs	r3, #4
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	e030      	b.n	80014b8 <_ZN9MotorCtrl9transmit2Ev+0x70>
			value2[2*(i-4)] = static_cast<uint8_t>(changeValue(param.gool[i]) >> 8);
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	3308      	adds	r3, #8
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	edd3 7a00 	vldr	s15, [r3]
 8001464:	eeb0 0a67 	vmov.f32	s0, s15
 8001468:	f7ff ff2e 	bl	80012c8 <_Z11changeValuef>
 800146c:	4603      	mov	r3, r0
 800146e:	0a1b      	lsrs	r3, r3, #8
 8001470:	b29a      	uxth	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3b04      	subs	r3, #4
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	b2d1      	uxtb	r1, r2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	460a      	mov	r2, r1
 8001480:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
			value2[2*(i-4)+1] = static_cast<uint8_t>(changeValue(param.gool[i]) & 0xFF);
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	3308      	adds	r3, #8
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	edd3 7a00 	vldr	s15, [r3]
 8001492:	eeb0 0a67 	vmov.f32	s0, s15
 8001496:	f7ff ff17 	bl	80012c8 <_Z11changeValuef>
 800149a:	4603      	mov	r3, r0
 800149c:	461a      	mov	r2, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3b04      	subs	r3, #4
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	3301      	adds	r3, #1
 80014a6:	b2d1      	uxtb	r1, r2
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	460a      	mov	r2, r1
 80014ae:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	for(int i=4;i<8;i++){
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3301      	adds	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	ddcb      	ble.n	8001456 <_ZN9MotorCtrl9transmit2Ev+0xe>
		}
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 80014be:	480d      	ldr	r0, [pc, #52]	; (80014f4 <_ZN9MotorCtrl9transmit2Ev+0xac>)
 80014c0:	f001 fa41 	bl	8002946 <HAL_CAN_GetTxMailboxesFreeLevel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	bf14      	ite	ne
 80014ca:	2301      	movne	r3, #1
 80014cc:	2300      	moveq	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00a      	beq.n	80014ea <_ZN9MotorCtrl9transmit2Ev+0xa2>
	    {
	        led_on(can);
 80014d4:	2000      	movs	r0, #0
 80014d6:	f000 f9cd 	bl	8001874 <led_on>
	        HAL_CAN_AddTxMessage(&hcan, &TxHeader2, value2, &TxMailbox);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f503 72ae 	add.w	r2, r3, #348	; 0x15c
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <_ZN9MotorCtrl9transmit2Ev+0xb0>)
 80014e2:	4906      	ldr	r1, [pc, #24]	; (80014fc <_ZN9MotorCtrl9transmit2Ev+0xb4>)
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <_ZN9MotorCtrl9transmit2Ev+0xac>)
 80014e6:	f001 f95e 	bl	80027a6 <HAL_CAN_AddTxMessage>
	    }
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000214 	.word	0x20000214
 80014f8:	20000210 	.word	0x20000210
 80014fc:	20000408 	.word	0x20000408

08001500 <_ZN9MotorCtrl3emsEv>:

void MotorCtrl::ems(){
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	uint8_t value3[8] = {0,0,0,0,0,0,0,0};
 8001508:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <_ZN9MotorCtrl3emsEv+0x40>)
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001512:	e883 0003 	stmia.w	r3, {r0, r1}
	led_on(can);
 8001516:	2000      	movs	r0, #0
 8001518:	f000 f9ac 	bl	8001874 <led_on>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader1, value3, &TxMailbox);
 800151c:	f107 0208 	add.w	r2, r7, #8
 8001520:	4b08      	ldr	r3, [pc, #32]	; (8001544 <_ZN9MotorCtrl3emsEv+0x44>)
 8001522:	4909      	ldr	r1, [pc, #36]	; (8001548 <_ZN9MotorCtrl3emsEv+0x48>)
 8001524:	4809      	ldr	r0, [pc, #36]	; (800154c <_ZN9MotorCtrl3emsEv+0x4c>)
 8001526:	f001 f93e 	bl	80027a6 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader2, value3, &TxMailbox);
 800152a:	f107 0208 	add.w	r2, r7, #8
 800152e:	4b05      	ldr	r3, [pc, #20]	; (8001544 <_ZN9MotorCtrl3emsEv+0x44>)
 8001530:	4907      	ldr	r1, [pc, #28]	; (8001550 <_ZN9MotorCtrl3emsEv+0x50>)
 8001532:	4806      	ldr	r0, [pc, #24]	; (800154c <_ZN9MotorCtrl3emsEv+0x4c>)
 8001534:	f001 f937 	bl	80027a6 <HAL_CAN_AddTxMessage>
}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	0800c220 	.word	0x0800c220
 8001544:	20000210 	.word	0x20000210
 8001548:	200003f0 	.word	0x200003f0
 800154c:	20000214 	.word	0x20000214
 8001550:	20000408 	.word	0x20000408

08001554 <cobs_encode>:
#ifdef __cplusplus
extern "C"
{
#endif
    inline void cobs_encode(const uint8_t data[], uint8_t return_data[], int data_size)
    {
 8001554:	b480      	push	{r7}
 8001556:	b087      	sub	sp, #28
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
        int zero_index = data_size + 1; // this is return_data index
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3301      	adds	r3, #1
 8001564:	617b      	str	r3, [r7, #20]
        return_data[zero_index] = 0x00;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	4413      	add	r3, r2
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]
        for (int i = data_size; i > 0; i--)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	e01f      	b.n	80015b6 <cobs_encode+0x62>
        {
            if (data[i - 1] == 0x00)
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	3b01      	subs	r3, #1
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	4413      	add	r3, r2
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d10c      	bne.n	800159e <cobs_encode+0x4a>
            {
                return_data[i] = (uint8_t)(zero_index - i);
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	b2d9      	uxtb	r1, r3
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	68b8      	ldr	r0, [r7, #8]
 8001590:	4403      	add	r3, r0
 8001592:	1a8a      	subs	r2, r1, r2
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	701a      	strb	r2, [r3, #0]
                zero_index = i;
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	e008      	b.n	80015b0 <cobs_encode+0x5c>
            }
            else
            {
                return_data[i] = data[i - 1];
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	3b01      	subs	r3, #1
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	441a      	add	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	440b      	add	r3, r1
 80015ac:	7812      	ldrb	r2, [r2, #0]
 80015ae:	701a      	strb	r2, [r3, #0]
        for (int i = data_size; i > 0; i--)
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	dcdc      	bgt.n	8001576 <cobs_encode+0x22>
            }
        }
        return_data[0] = zero_index;
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	701a      	strb	r2, [r3, #0]
    }
 80015c4:	bf00      	nop
 80015c6:	371c      	adds	r7, #28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <usb_process>:
void usb_to_can(uint8_t usb_msg[], const uint8_t len);
void robomaster(uint8_t usb_msg[], const uint8_t len);

// it process  all usb messages
void usb_process(uint8_t usb_msg[], const uint8_t len)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
    ... : some data
    */

    // if you want to add new command, you can add it here
    // attention: it is called in interrupt, so it should be short
    switch (usb_msg[0] >> 4)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d010      	beq.n	800160a <usb_process+0x3a>
 80015e8:	2b03      	cmp	r3, #3
 80015ea:	dc13      	bgt.n	8001614 <usb_process+0x44>
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d002      	beq.n	80015f6 <usb_process+0x26>
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d006      	beq.n	8001602 <usb_process+0x32>
    case 0x03: //robomaster_set_parameter
    {
    	robomaster(usb_msg, len);
    }
    default:
        break;
 80015f4:	e00e      	b.n	8001614 <usb_process+0x44>
        usb_to_can(usb_msg, len);
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f888 	bl	8001710 <_Z10usb_to_canPhh>
    break;
 8001600:	e009      	b.n	8001616 <usb_process+0x46>
        CDC_Transmit_FS(HelloSLCAN_encoded, 11 + 2);
 8001602:	210d      	movs	r1, #13
 8001604:	4806      	ldr	r0, [pc, #24]	; (8001620 <usb_process+0x50>)
 8001606:	f00a f9af 	bl	800b968 <CDC_Transmit_FS>
    	robomaster(usb_msg, len);
 800160a:	78fb      	ldrb	r3, [r7, #3]
 800160c:	4619      	mov	r1, r3
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 f8f0 	bl	80017f4 <_Z10robomasterPhh>
        break;
 8001614:	bf00      	nop
    }
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000000 	.word	0x20000000

08001624 <can_process>:

// it process all can messages
// the Data is used for USB buffer. can_process set header information to Data[0~5].
// It is a terrible code. Sorry for hard work to read the code.
void can_process(const CAN_RxHeaderTypeDef *RxHeader, uint8_t Data[])
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data (it is pre-writtten.)
    */

    if (RxHeader->IDE == CAN_ID_STD)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d11e      	bne.n	8001674 <can_process+0x50>
    {
        // standard id
        Data[1] = (RxHeader->StdId >> 24) & 0xFF;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	0e1a      	lsrs	r2, r3, #24
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	701a      	strb	r2, [r3, #0]
        Data[2] = (RxHeader->StdId >> 16) & 0xFF;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0c1a      	lsrs	r2, r3, #16
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	3302      	adds	r3, #2
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	701a      	strb	r2, [r3, #0]
        Data[3] = (RxHeader->StdId >> 8) & 0xFF;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	0a1a      	lsrs	r2, r3, #8
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3303      	adds	r3, #3
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	701a      	strb	r2, [r3, #0]
        Data[4] = (RxHeader->StdId >> 0) & 0xFF;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	3304      	adds	r3, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	701a      	strb	r2, [r3, #0]

        // is_extended not set
        Data[0] = 0x00;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
 8001672:	e01d      	b.n	80016b0 <can_process+0x8c>
    }
    else
    {
        // extended id
        Data[1] = (RxHeader->ExtId >> 24) & 0xFF;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	0e1a      	lsrs	r2, r3, #24
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	701a      	strb	r2, [r3, #0]
        Data[2] = (RxHeader->ExtId >> 16) & 0xFF;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	0c1a      	lsrs	r2, r3, #16
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	3302      	adds	r3, #2
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	701a      	strb	r2, [r3, #0]
        Data[3] = (RxHeader->ExtId >> 8) & 0xFF;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	0a1a      	lsrs	r2, r3, #8
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	3303      	adds	r3, #3
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	701a      	strb	r2, [r3, #0]
        Data[4] = (RxHeader->ExtId >> 0) & 0xFF;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	3304      	adds	r3, #4
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	701a      	strb	r2, [r3, #0]

        // is_extended set
        Data[0] = 0x1 << 1;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2202      	movs	r2, #2
 80016ae:	701a      	strb	r2, [r3, #0]
    }

    // is_rtr
    if (RxHeader->RTR == CAN_RTR_REMOTE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d106      	bne.n	80016c6 <can_process+0xa2>
    {
        Data[0] |= 0x1 << 2;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	701a      	strb	r2, [r3, #0]

    // is_error
    //?

    // dlc
    Data[5] = RxHeader->DLC;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691a      	ldr	r2, [r3, #16]
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	3305      	adds	r3, #5
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]

    // encode data
    uint8_t encoded_data[14 + 2];

    cobs_encode(Data, encoded_data, 14);
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	220e      	movs	r2, #14
 80016d8:	4619      	mov	r1, r3
 80016da:	6838      	ldr	r0, [r7, #0]
 80016dc:	f7ff ff3a 	bl	8001554 <cobs_encode>
    led_on(green);
 80016e0:	2001      	movs	r0, #1
 80016e2:	f000 f8c7 	bl	8001874 <led_on>
    if (CDC_Transmit_FS(encoded_data, 14 + 2) == USBD_OK)
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	2110      	movs	r1, #16
 80016ec:	4618      	mov	r0, r3
 80016ee:	f00a f93b 	bl	800b968 <CDC_Transmit_FS>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	bf0c      	ite	eq
 80016f8:	2301      	moveq	r3, #1
 80016fa:	2300      	movne	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <can_process+0xe4>
    {
        led_on(green);
 8001702:	2001      	movs	r0, #1
 8001704:	f000 f8b6 	bl	8001874 <led_on>
    }
    else
    {
        // transmit fail
    }
}
 8001708:	bf00      	nop
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <_Z10usb_to_canPhh>:

CAN_TxHeaderTypeDef TxHeader;
uint32_t TxMailbox;
// it process usb messages to normal can messages
void usb_to_can(uint8_t usb_msg[], const uint8_t len)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	70fb      	strb	r3, [r7, #3]
    uint8_t command & frame_type: (command: if it is normal can frame, it is 0x00.)<<4 | is_rtr << 2 | is_extended << 1 | is_error
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data
    */
    if (usb_msg[0] & 0x02)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d018      	beq.n	800175a <_Z10usb_to_canPhh+0x4a>
    {
        // extended id
        TxHeader.IDE = CAN_ID_EXT;
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 800172a:	2204      	movs	r2, #4
 800172c:	609a      	str	r2, [r3, #8]
        TxHeader.ExtId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3301      	adds	r3, #1
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	061a      	lsls	r2, r3, #24
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3302      	adds	r3, #2
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3303      	adds	r3, #3
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	4313      	orrs	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	3204      	adds	r2, #4
 800174e:	7812      	ldrb	r2, [r2, #0]
 8001750:	4313      	orrs	r3, r2
 8001752:	461a      	mov	r2, r3
 8001754:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	e017      	b.n	800178a <_Z10usb_to_canPhh+0x7a>
    }
    else
    {
        // standard id
        TxHeader.IDE = CAN_ID_STD;
 800175a:	4b23      	ldr	r3, [pc, #140]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 800175c:	2200      	movs	r2, #0
 800175e:	609a      	str	r2, [r3, #8]
        TxHeader.StdId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3301      	adds	r3, #1
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	061a      	lsls	r2, r3, #24
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3302      	adds	r3, #2
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	041b      	lsls	r3, r3, #16
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3303      	adds	r3, #3
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	021b      	lsls	r3, r3, #8
 800177a:	4313      	orrs	r3, r2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	3204      	adds	r2, #4
 8001780:	7812      	ldrb	r2, [r2, #0]
 8001782:	4313      	orrs	r3, r2
 8001784:	461a      	mov	r2, r3
 8001786:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 8001788:	601a      	str	r2, [r3, #0]
    }

    // is_rtr
    if (usb_msg[0] & 0x04)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <_Z10usb_to_canPhh+0x8e>
    {
        TxHeader.RTR = CAN_RTR_REMOTE;
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 8001798:	2202      	movs	r2, #2
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	e002      	b.n	80017a4 <_Z10usb_to_canPhh+0x94>
    }
    else
    {
        TxHeader.RTR = CAN_RTR_DATA;
 800179e:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	60da      	str	r2, [r3, #12]
    }

    // is_error
    //?

    TxHeader.TransmitGlobalTime = DISABLE;
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	751a      	strb	r2, [r3, #20]
    // dlc
    TxHeader.DLC = usb_msg[5];
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3305      	adds	r3, #5
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 80017b4:	611a      	str	r2, [r3, #16]

    if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 80017b6:	480d      	ldr	r0, [pc, #52]	; (80017ec <_Z10usb_to_canPhh+0xdc>)
 80017b8:	f001 f8c5 	bl	8002946 <HAL_CAN_GetTxMailboxesFreeLevel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	bf14      	ite	ne
 80017c2:	2301      	movne	r3, #1
 80017c4:	2300      	moveq	r3, #0
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d009      	beq.n	80017e0 <_Z10usb_to_canPhh+0xd0>
    {
        led_on(can);
 80017cc:	2000      	movs	r0, #0
 80017ce:	f000 f851 	bl	8001874 <led_on>
        HAL_CAN_AddTxMessage(&hcan, &TxHeader, usb_msg + 6, &TxMailbox);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	1d9a      	adds	r2, r3, #6
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <_Z10usb_to_canPhh+0xe0>)
 80017d8:	4903      	ldr	r1, [pc, #12]	; (80017e8 <_Z10usb_to_canPhh+0xd8>)
 80017da:	4804      	ldr	r0, [pc, #16]	; (80017ec <_Z10usb_to_canPhh+0xdc>)
 80017dc:	f000 ffe3 	bl	80027a6 <HAL_CAN_AddTxMessage>
    }
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200001f8 	.word	0x200001f8
 80017ec:	20000214 	.word	0x20000214
 80017f0:	20000210 	.word	0x20000210

080017f4 <_Z10robomasterPhh>:

void robomaster(uint8_t usb_msg[], const uint8_t len){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
	// data structure
	/*
	uint8_t command & prosess_id: (command: if it is normal can frame,
	uint8_t data[8or9or32] : data
    */
	switch (usb_msg[0] & 0x0f){
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	f003 030f 	and.w	r3, r3, #15
 8001808:	2b05      	cmp	r3, #5
 800180a:	d82d      	bhi.n	8001868 <_Z10robomasterPhh+0x74>
 800180c:	a201      	add	r2, pc, #4	; (adr r2, 8001814 <_Z10robomasterPhh+0x20>)
 800180e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001812:	bf00      	nop
 8001814:	0800182d 	.word	0x0800182d
 8001818:	08001837 	.word	0x08001837
 800181c:	08001841 	.word	0x08001841
 8001820:	0800184b 	.word	0x0800184b
 8001824:	08001855 	.word	0x08001855
 8001828:	0800185f 	.word	0x0800185f
	case 0x00:{
		motor.setMode(usb_msg);
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	4810      	ldr	r0, [pc, #64]	; (8001870 <_Z10robomasterPhh+0x7c>)
 8001830:	f7ff fbd3 	bl	8000fda <_ZN9MotorCtrl7setModeEPh>
		break;
 8001834:	e018      	b.n	8001868 <_Z10robomasterPhh+0x74>
	}case 0x01:{
		motor.setLimitTemp(usb_msg);
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	480d      	ldr	r0, [pc, #52]	; (8001870 <_Z10robomasterPhh+0x7c>)
 800183a:	f7ff fc3a 	bl	80010b2 <_ZN9MotorCtrl12setLimitTempEPh>
		break;
 800183e:	e013      	b.n	8001868 <_Z10robomasterPhh+0x74>
	}case 0x02:{
		motor.setTarget(usb_msg);
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	480b      	ldr	r0, [pc, #44]	; (8001870 <_Z10robomasterPhh+0x7c>)
 8001844:	f7ff fc54 	bl	80010f0 <_ZN9MotorCtrl9setTargetEPh>
		break;
 8001848:	e00e      	b.n	8001868 <_Z10robomasterPhh+0x74>
	}case 0x03:{
		motor.setKp(usb_msg);
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	4808      	ldr	r0, [pc, #32]	; (8001870 <_Z10robomasterPhh+0x7c>)
 800184e:	f7ff fc8a 	bl	8001166 <_ZN9MotorCtrl5setKpEPh>
		break;
 8001852:	e009      	b.n	8001868 <_Z10robomasterPhh+0x74>
	}case 0x04:{
		motor.setKi(usb_msg);
 8001854:	6879      	ldr	r1, [r7, #4]
 8001856:	4806      	ldr	r0, [pc, #24]	; (8001870 <_Z10robomasterPhh+0x7c>)
 8001858:	f7ff fcc0 	bl	80011dc <_ZN9MotorCtrl5setKiEPh>
		break;
 800185c:	e004      	b.n	8001868 <_Z10robomasterPhh+0x74>
	}case 0x05:{
		motor.setKd(usb_msg);
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4803      	ldr	r0, [pc, #12]	; (8001870 <_Z10robomasterPhh+0x7c>)
 8001862:	f7ff fcf6 	bl	8001252 <_ZN9MotorCtrl5setKdEPh>
	}
	}
}
 8001866:	e7ff      	b.n	8001868 <_Z10robomasterPhh+0x74>
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000288 	.word	0x20000288

08001874 <led_on>:
        {LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0, 0},
        {LED_RED_GPIO_Port, LED_RED_Pin, 0, 0},
};

void led_on(led name)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
    // if the led is off.
    if (led_list[name].is_high == 0)
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <led_on+0x60>)
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	4413      	add	r3, r2
 8001886:	330c      	adds	r3, #12
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d11e      	bne.n	80018cc <led_on+0x58>
    {
        HAL_GPIO_WritePin(led_list[name].gpio, led_list[name].pin, GPIO_PIN_SET);
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <led_on+0x60>)
 8001892:	011b      	lsls	r3, r3, #4
 8001894:	4413      	add	r3, r2
 8001896:	6818      	ldr	r0, [r3, #0]
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <led_on+0x60>)
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	4413      	add	r3, r2
 80018a0:	3304      	adds	r3, #4
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	2201      	movs	r2, #1
 80018a6:	4619      	mov	r1, r3
 80018a8:	f001 fe9e 	bl	80035e8 <HAL_GPIO_WritePin>
        led_list[name].before_tick = HAL_GetTick();
 80018ac:	79fc      	ldrb	r4, [r7, #7]
 80018ae:	f000 fd65 	bl	800237c <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	4907      	ldr	r1, [pc, #28]	; (80018d4 <led_on+0x60>)
 80018b6:	0123      	lsls	r3, r4, #4
 80018b8:	440b      	add	r3, r1
 80018ba:	3308      	adds	r3, #8
 80018bc:	601a      	str	r2, [r3, #0]
        led_list[name].is_high = 1;
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	4a04      	ldr	r2, [pc, #16]	; (80018d4 <led_on+0x60>)
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	4413      	add	r3, r2
 80018c6:	330c      	adds	r3, #12
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
    }
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd90      	pop	{r4, r7, pc}
 80018d4:	20000010 	.word	0x20000010

080018d8 <led_process>:

void led_process(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_LIST_SIZE; i++)
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	e02d      	b.n	8001940 <led_process+0x68>
    {
        if (led_list[i].is_high && ((HAL_GetTick() - led_list[i].before_tick) > LED_INTERVAL))
 80018e4:	4a1a      	ldr	r2, [pc, #104]	; (8001950 <led_process+0x78>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	011b      	lsls	r3, r3, #4
 80018ea:	4413      	add	r3, r2
 80018ec:	330c      	adds	r3, #12
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d022      	beq.n	800193a <led_process+0x62>
 80018f4:	f000 fd42 	bl	800237c <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	4915      	ldr	r1, [pc, #84]	; (8001950 <led_process+0x78>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	011b      	lsls	r3, r3, #4
 8001900:	440b      	add	r3, r1
 8001902:	3308      	adds	r3, #8
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800190c:	d915      	bls.n	800193a <led_process+0x62>
        {
            HAL_GPIO_WritePin(led_list[i].gpio, led_list[i].pin, GPIO_PIN_RESET);
 800190e:	4a10      	ldr	r2, [pc, #64]	; (8001950 <led_process+0x78>)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	4413      	add	r3, r2
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	4a0d      	ldr	r2, [pc, #52]	; (8001950 <led_process+0x78>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	011b      	lsls	r3, r3, #4
 800191e:	4413      	add	r3, r2
 8001920:	3304      	adds	r3, #4
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	2200      	movs	r2, #0
 8001926:	4619      	mov	r1, r3
 8001928:	f001 fe5e 	bl	80035e8 <HAL_GPIO_WritePin>
            led_list[i].is_high = 0;
 800192c:	4a08      	ldr	r2, [pc, #32]	; (8001950 <led_process+0x78>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	011b      	lsls	r3, r3, #4
 8001932:	4413      	add	r3, r2
 8001934:	330c      	adds	r3, #12
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < LED_LIST_SIZE; i++)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3301      	adds	r3, #1
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b03      	cmp	r3, #3
 8001944:	ddce      	ble.n	80018e4 <led_process+0xc>
        }
    }
}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000010 	.word	0x20000010

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195a:	f000 fcb5 	bl	80022c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195e:	f000 f841 	bl	80019e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001962:	f000 f945 	bl	8001bf0 <MX_GPIO_Init>
  MX_CAN_Init();
 8001966:	f000 f899 	bl	8001a9c <MX_CAN_Init>
  MX_TIM3_Init();
 800196a:	f000 f8cd 	bl	8001b08 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 800196e:	f009 fe83 	bl	800b678 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  led_on(green);
 8001972:	2001      	movs	r0, #1
 8001974:	f7ff ff7e 	bl	8001874 <led_on>
  led_on(yellow);
 8001978:	2002      	movs	r0, #2
 800197a:	f7ff ff7b 	bl	8001874 <led_on>
  led_on(red);
 800197e:	2003      	movs	r0, #3
 8001980:	f7ff ff78 	bl	8001874 <led_on>
  led_on(can);
 8001984:	2000      	movs	r0, #0
 8001986:	f7ff ff75 	bl	8001874 <led_on>
  CAN_FilterTypeDef filter;
  filter.FilterIdHigh         = 0;                        // ID(?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow          = 0;                        // ID(?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 800198e:	2300      	movs	r3, #0
 8001990:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh     = 0;                        // (?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 8001992:	2300      	movs	r3, #0
 8001994:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow      = 0;                        // (?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
  filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // 
 800199a:	2301      	movs	r3, #1
 800199c:	61fb      	str	r3, [r7, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // FIFO
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
  filter.FilterBank           = 0;                        // No
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // ????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 80019a6:	2300      	movs	r3, #0
 80019a8:	61bb      	str	r3, [r7, #24]
  filter.SlaveStartFilterBank = 14;                       // CANNo
 80019aa:	230e      	movs	r3, #14
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  filter.FilterActivation     = ENABLE;                   // ???????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 80019ae:	2301      	movs	r3, #1
 80019b0:	623b      	str	r3, [r7, #32]
  if(HAL_CAN_ConfigFilter(&hcan, &filter)!=HAL_OK ){
 80019b2:	463b      	mov	r3, r7
 80019b4:	4619      	mov	r1, r3
 80019b6:	480a      	ldr	r0, [pc, #40]	; (80019e0 <main+0x8c>)
 80019b8:	f000 fde7 	bl	800258a <HAL_CAN_ConfigFilter>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <main+0x72>
    Error_Handler();
 80019c2:	f000 f98d 	bl	8001ce0 <Error_Handler>
  }

  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK){
 80019c6:	2102      	movs	r1, #2
 80019c8:	4805      	ldr	r0, [pc, #20]	; (80019e0 <main+0x8c>)
 80019ca:	f001 f913 	bl	8002bf4 <HAL_CAN_ActivateNotification>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <main+0x84>
    Error_Handler();
 80019d4:	f000 f984 	bl	8001ce0 <Error_Handler>
  }

  main_cpp();
 80019d8:	f000 fb08 	bl	8001fec <main_cpp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <main+0x88>
 80019de:	bf00      	nop
 80019e0:	20000214 	.word	0x20000214

080019e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b09c      	sub	sp, #112	; 0x70
 80019e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019ee:	2228      	movs	r2, #40	; 0x28
 80019f0:	2100      	movs	r1, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f00a fbdc 	bl	800c1b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a08:	463b      	mov	r3, r7
 8001a0a:	2234      	movs	r2, #52	; 0x34
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f00a fbce 	bl	800c1b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a14:	2301      	movs	r3, #1
 8001a16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a22:	2301      	movs	r3, #1
 8001a24:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a26:	2302      	movs	r3, #2
 8001a28:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a2e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a30:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a34:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f003 fade 	bl	8004ffc <HAL_RCC_OscConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a46:	f000 f94b 	bl	8001ce0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a52:	2300      	movs	r3, #0
 8001a54:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a60:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a64:	2102      	movs	r1, #2
 8001a66:	4618      	mov	r0, r3
 8001a68:	f004 fb06 	bl	8006078 <HAL_RCC_ClockConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001a72:	f000 f935 	bl	8001ce0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a7a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4618      	mov	r0, r3
 8001a84:	f004 fcde 	bl	8006444 <HAL_RCCEx_PeriphCLKConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001a8e:	f000 f927 	bl	8001ce0 <Error_Handler>
  }
}
 8001a92:	bf00      	nop
 8001a94:	3770      	adds	r7, #112	; 0x70
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001aa0:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aa2:	4a18      	ldr	r2, [pc, #96]	; (8001b04 <MX_CAN_Init+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8001aa6:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001abe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ac2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ac6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_CAN_Init+0x64>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_CAN_Init+0x64>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001aec:	4804      	ldr	r0, [pc, #16]	; (8001b00 <MX_CAN_Init+0x64>)
 8001aee:	f000 fc51 	bl	8002394 <HAL_CAN_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001af8:	f000 f8f2 	bl	8001ce0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000214 	.word	0x20000214
 8001b04:	40006400 	.word	0x40006400

08001b08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08e      	sub	sp, #56	; 0x38
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b28:	463b      	mov	r3, r7
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]
 8001b36:	615a      	str	r2, [r3, #20]
 8001b38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b3c:	4a2b      	ldr	r2, [pc, #172]	; (8001bec <MX_TIM3_Init+0xe4>)
 8001b3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 35999;
 8001b4c:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b4e:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8001b52:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b54:	4b24      	ldr	r3, [pc, #144]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b5a:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b60:	4821      	ldr	r0, [pc, #132]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b62:	f004 fe01 	bl	8006768 <HAL_TIM_Base_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b6c:	f000 f8b8 	bl	8001ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	481a      	ldr	r0, [pc, #104]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b7e:	f005 f941 	bl	8006e04 <HAL_TIM_ConfigClockSource>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b88:	f000 f8aa 	bl	8001ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b8c:	4816      	ldr	r0, [pc, #88]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001b8e:	f004 fea5 	bl	80068dc <HAL_TIM_PWM_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b98:	f000 f8a2 	bl	8001ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480f      	ldr	r0, [pc, #60]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001bac:	f005 fdde 	bl	800776c <HAL_TIMEx_MasterConfigSynchronization>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bb6:	f000 f893 	bl	8001ce0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bba:	2360      	movs	r3, #96	; 0x60
 8001bbc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bca:	463b      	mov	r3, r7
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_TIM3_Init+0xe0>)
 8001bd2:	f005 f803 	bl	8006bdc <HAL_TIM_PWM_ConfigChannel>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bdc:	f000 f880 	bl	8001ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001be0:	bf00      	nop
 8001be2:	3738      	adds	r7, #56	; 0x38
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	2000023c 	.word	0x2000023c
 8001bec:	40000400 	.word	0x40000400

08001bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
 8001c04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c06:	4b34      	ldr	r3, [pc, #208]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	4a33      	ldr	r2, [pc, #204]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c10:	6153      	str	r3, [r2, #20]
 8001c12:	4b31      	ldr	r3, [pc, #196]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1e:	4b2e      	ldr	r3, [pc, #184]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	4a2d      	ldr	r2, [pc, #180]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c28:	6153      	str	r3, [r2, #20]
 8001c2a:	4b2b      	ldr	r3, [pc, #172]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c36:	4b28      	ldr	r3, [pc, #160]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	4a27      	ldr	r2, [pc, #156]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c40:	6153      	str	r3, [r2, #20]
 8001c42:	4b25      	ldr	r3, [pc, #148]	; (8001cd8 <MX_GPIO_Init+0xe8>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port, USB_PULLUP_Pin, GPIO_PIN_RESET);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c58:	f001 fcc6 	bl	80035e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	21f0      	movs	r1, #240	; 0xf0
 8001c60:	481e      	ldr	r0, [pc, #120]	; (8001cdc <MX_GPIO_Init+0xec>)
 8001c62:	f001 fcc1 	bl	80035e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EMS_Pin */
  GPIO_InitStruct.Pin = EMS_Pin;
 8001c66:	2302      	movs	r3, #2
 8001c68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c6a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c70:	2302      	movs	r3, #2
 8001c72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EMS_GPIO_Port, &GPIO_InitStruct);
 8001c74:	f107 030c 	add.w	r3, r7, #12
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c7e:	f001 fb21 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PULLUP_Pin */
  GPIO_InitStruct.Pin = USB_PULLUP_Pin;
 8001c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USB_PULLUP_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 030c 	add.w	r3, r7, #12
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9e:	f001 fb11 	bl	80032c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin LED_GREEN_Pin LED_YELLOW_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin;
 8001ca2:	23f0      	movs	r3, #240	; 0xf0
 8001ca4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4808      	ldr	r0, [pc, #32]	; (8001cdc <MX_GPIO_Init+0xec>)
 8001cba:	f001 fb03 	bl	80032c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2007      	movs	r0, #7
 8001cc4:	f001 fac7 	bl	8003256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001cc8:	2007      	movs	r0, #7
 8001cca:	f001 fae0 	bl	800328e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cce:	bf00      	nop
 8001cd0:	3720      	adds	r7, #32
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	48000400 	.word	0x48000400

08001ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce4:	b672      	cpsid	i
}
 8001ce6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	2180      	movs	r1, #128	; 0x80
 8001cec:	4801      	ldr	r0, [pc, #4]	; (8001cf4 <Error_Handler+0x14>)
 8001cee:	f001 fc7b 	bl	80035e8 <HAL_GPIO_WritePin>
 8001cf2:	e7f9      	b.n	8001ce8 <Error_Handler+0x8>
 8001cf4:	48000400 	.word	0x48000400

08001cf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfe:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <HAL_MspInit+0x44>)
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	4a0e      	ldr	r2, [pc, #56]	; (8001d3c <HAL_MspInit+0x44>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	6193      	str	r3, [r2, #24]
 8001d0a:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <HAL_MspInit+0x44>)
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_MspInit+0x44>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <HAL_MspInit+0x44>)
 8001d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d20:	61d3      	str	r3, [r2, #28]
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_MspInit+0x44>)
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d2a:	603b      	str	r3, [r7, #0]
 8001d2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000

08001d40 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a1b      	ldr	r2, [pc, #108]	; (8001dcc <HAL_CAN_MspInit+0x8c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d130      	bne.n	8001dc4 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d62:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	4a1a      	ldr	r2, [pc, #104]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d6c:	61d3      	str	r3, [r2, #28]
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	4a14      	ldr	r2, [pc, #80]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d84:	6153      	str	r3, [r2, #20]
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_CAN_MspInit+0x90>)
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001da4:	2309      	movs	r3, #9
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4619      	mov	r1, r3
 8001dae:	4809      	ldr	r0, [pc, #36]	; (8001dd4 <HAL_CAN_MspInit+0x94>)
 8001db0:	f001 fa88 	bl	80032c4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2101      	movs	r1, #1
 8001db8:	2014      	movs	r0, #20
 8001dba:	f001 fa4c 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001dbe:	2014      	movs	r0, #20
 8001dc0:	f001 fa65 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001dc4:	bf00      	nop
 8001dc6:	3728      	adds	r7, #40	; 0x28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40006400 	.word	0x40006400
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	48000400 	.word	0x48000400

08001dd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	; (8001e1c <HAL_TIM_Base_MspInit+0x44>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d113      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dea:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2102      	movs	r1, #2
 8001e06:	201d      	movs	r0, #29
 8001e08:	f001 fa25 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e0c:	201d      	movs	r0, #29
 8001e0e:	f001 fa3e 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40000400 	.word	0x40000400
 8001e20:	40021000 	.word	0x40021000

08001e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <NMI_Handler+0x4>

08001e2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <HardFault_Handler+0x4>

08001e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <MemManage_Handler+0x4>

08001e36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e3a:	e7fe      	b.n	8001e3a <BusFault_Handler+0x4>

08001e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <UsageFault_Handler+0x4>

08001e42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e70:	f000 fa70 	bl	8002354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMS_Pin);
 8001e7c:	2002      	movs	r0, #2
 8001e7e:	f001 fbcb 	bl	8003618 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001e8e:	f000 fed7 	bl	8002c40 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000214 	.word	0x20000214

08001e9c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ea0:	4802      	ldr	r0, [pc, #8]	; (8001eac <TIM3_IRQHandler+0x10>)
 8001ea2:	f004 fd7c 	bl	800699e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000023c 	.word	0x2000023c

08001eb0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001eb4:	4802      	ldr	r0, [pc, #8]	; (8001ec0 <USB_LP_IRQHandler+0x10>)
 8001eb6:	f001 fcbf 	bl	8003838 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20001130 	.word	0x20001130

08001ec4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <SystemInit+0x20>)
 8001eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <SystemInit+0x20>)
 8001ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <_ZN10MotorParamC1Ev>:
	vel,
	pos,
	hom,
};

struct MotorParam{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	2320      	movs	r3, #32
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	2100      	movs	r1, #0
 8001efa:	f00a f959 	bl	800c1b0 <memset>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3320      	adds	r3, #32
 8001f02:	2220      	movs	r2, #32
 8001f04:	2100      	movs	r1, #0
 8001f06:	4618      	mov	r0, r3
 8001f08:	f00a f952 	bl	800c1b0 <memset>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3340      	adds	r3, #64	; 0x40
 8001f10:	2220      	movs	r2, #32
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f00a f94b 	bl	800c1b0 <memset>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3360      	adds	r3, #96	; 0x60
 8001f1e:	2220      	movs	r2, #32
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f00a f944 	bl	800c1b0 <memset>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3380      	adds	r3, #128	; 0x80
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4618      	mov	r0, r3
 8001f32:	f00a f93d 	bl	800c1b0 <memset>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	33a0      	adds	r3, #160	; 0xa0
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f00a f936 	bl	800c1b0 <memset>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	33c0      	adds	r3, #192	; 0xc0
 8001f48:	2220      	movs	r2, #32
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f00a f92f 	bl	800c1b0 <memset>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	33e0      	adds	r3, #224	; 0xe0
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a15      	ldr	r2, [pc, #84]	; (8001fb4 <_ZN10MotorParamC1Ev+0xcc>)
 8001f60:	33e8      	adds	r3, #232	; 0xe8
 8001f62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f66:	e883 0003 	stmia.w	r3, {r0, r1}
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	33f0      	adds	r3, #240	; 0xf0
 8001f6e:	2220      	movs	r2, #32
 8001f70:	2100      	movs	r1, #0
 8001f72:	4618      	mov	r0, r3
 8001f74:	f00a f91c 	bl	800c1b0 <memset>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a0f      	ldr	r2, [pc, #60]	; (8001fb8 <_ZN10MotorParamC1Ev+0xd0>)
 8001f7c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001f86:	2220      	movs	r2, #32
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f00a f910 	bl	800c1b0 <memset>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001f96:	2220      	movs	r2, #32
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f00a f908 	bl	800c1b0 <memset>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a06      	ldr	r2, [pc, #24]	; (8001fbc <_ZN10MotorParamC1Ev+0xd4>)
 8001fa4:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	0800c228 	.word	0x0800c228
 8001fb8:	38d1b717 	.word	0x38d1b717
 8001fbc:	3a03126f 	.word	0x3a03126f

08001fc0 <_ZN9MotorCtrlC1Ev>:
	float Kp[8] = {0.0,0.0,0.0001,0.0,0.0,0.0,0.0,0.0};
	float Ki[8] = {0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0};
	float Kd[8] = {0.0,0.0,0.0005,0.0,0.0,0.0,0.0,0.0};
};

class MotorCtrl{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff ff8c 	bl	8001ee8 <_ZN10MotorParamC1Ev>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <main_cpp>:

CAN_TxHeaderTypeDef TxHeader1;
CAN_TxHeaderTypeDef TxHeader2;

void main_cpp()
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
	TxHeader1.IDE = CAN_ID_STD;
 8001ff2:	4b3d      	ldr	r3, [pc, #244]	; (80020e8 <main_cpp+0xfc>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
	TxHeader1.RTR = CAN_RTR_DATA;
 8001ff8:	4b3b      	ldr	r3, [pc, #236]	; (80020e8 <main_cpp+0xfc>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
	TxHeader1.StdId = 0x200;
 8001ffe:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <main_cpp+0xfc>)
 8002000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002004:	601a      	str	r2, [r3, #0]
	TxHeader1.DLC = 8;
 8002006:	4b38      	ldr	r3, [pc, #224]	; (80020e8 <main_cpp+0xfc>)
 8002008:	2208      	movs	r2, #8
 800200a:	611a      	str	r2, [r3, #16]
	TxHeader1.TransmitGlobalTime = DISABLE;
 800200c:	4b36      	ldr	r3, [pc, #216]	; (80020e8 <main_cpp+0xfc>)
 800200e:	2200      	movs	r2, #0
 8002010:	751a      	strb	r2, [r3, #20]
	TxHeader2.IDE = CAN_ID_STD;
 8002012:	4b36      	ldr	r3, [pc, #216]	; (80020ec <main_cpp+0x100>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
	TxHeader2.RTR = CAN_RTR_DATA;
 8002018:	4b34      	ldr	r3, [pc, #208]	; (80020ec <main_cpp+0x100>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
	TxHeader2.StdId = 0x1ff;
 800201e:	4b33      	ldr	r3, [pc, #204]	; (80020ec <main_cpp+0x100>)
 8002020:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002024:	601a      	str	r2, [r3, #0]
	TxHeader2.DLC = 8;
 8002026:	4b31      	ldr	r3, [pc, #196]	; (80020ec <main_cpp+0x100>)
 8002028:	2208      	movs	r2, #8
 800202a:	611a      	str	r2, [r3, #16]
	TxHeader2.TransmitGlobalTime = DISABLE;
 800202c:	4b2f      	ldr	r3, [pc, #188]	; (80020ec <main_cpp+0x100>)
 800202e:	2200      	movs	r2, #0
 8002030:	751a      	strb	r2, [r3, #20]

	HAL_CAN_Start(&hcan);
 8002032:	482f      	ldr	r0, [pc, #188]	; (80020f0 <main_cpp+0x104>)
 8002034:	f000 fb73 	bl	800271e <HAL_CAN_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8002038:	482e      	ldr	r0, [pc, #184]	; (80020f4 <main_cpp+0x108>)
 800203a:	f004 fbed 	bl	8006818 <HAL_TIM_Base_Start_IT>

	uint8_t debug_state = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	71fb      	strb	r3, [r7, #7]
	while (true)
	{
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8002042:	4b2d      	ldr	r3, [pc, #180]	; (80020f8 <main_cpp+0x10c>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b01      	cmp	r3, #1
 800204c:	bf0c      	ite	eq
 800204e:	2301      	moveq	r3, #1
 8002050:	2300      	movne	r3, #0
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d008      	beq.n	800206a <main_cpp+0x7e>
		{
			// can start
			CLEAR_BIT(CAN->MCR, CAN_MCR_INRQ);
 8002058:	4b27      	ldr	r3, [pc, #156]	; (80020f8 <main_cpp+0x10c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a26      	ldr	r2, [pc, #152]	; (80020f8 <main_cpp+0x10c>)
 800205e:	f023 0301 	bic.w	r3, r3, #1
 8002062:	6013      	str	r3, [r2, #0]
			led_on(green);
 8002064:	2001      	movs	r0, #1
 8002066:	f7ff fc05 	bl	8001874 <led_on>
		}
		if (debug_state == 0)
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d126      	bne.n	80020be <main_cpp+0xd2>
		{
			switch (hUsbDeviceFS.dev_state)
 8002070:	4b22      	ldr	r3, [pc, #136]	; (80020fc <main_cpp+0x110>)
 8002072:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8002076:	3b01      	subs	r3, #1
 8002078:	2b03      	cmp	r3, #3
 800207a:	d832      	bhi.n	80020e2 <main_cpp+0xf6>
 800207c:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <main_cpp+0x98>)
 800207e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002082:	bf00      	nop
 8002084:	08002095 	.word	0x08002095
 8002088:	0800209d 	.word	0x0800209d
 800208c:	080020b3 	.word	0x080020b3
 8002090:	080020a5 	.word	0x080020a5
			{
			case USBD_STATE_DEFAULT:
				led_on(red);
 8002094:	2003      	movs	r0, #3
 8002096:	f7ff fbed 	bl	8001874 <led_on>
				break;
 800209a:	e022      	b.n	80020e2 <main_cpp+0xf6>
			case USBD_STATE_ADDRESSED:
				led_on(yellow);
 800209c:	2002      	movs	r0, #2
 800209e:	f7ff fbe9 	bl	8001874 <led_on>
				break;
 80020a2:	e01e      	b.n	80020e2 <main_cpp+0xf6>
			case USBD_STATE_SUSPENDED:
				led_on(yellow);
 80020a4:	2002      	movs	r0, #2
 80020a6:	f7ff fbe5 	bl	8001874 <led_on>
				led_on(red);
 80020aa:	2003      	movs	r0, #3
 80020ac:	f7ff fbe2 	bl	8001874 <led_on>
				break;
 80020b0:	e017      	b.n	80020e2 <main_cpp+0xf6>
			case USBD_STATE_CONFIGURED:
				led_on(green);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f7ff fbde 	bl	8001874 <led_on>
				debug_state = 1;
 80020b8:	2301      	movs	r3, #1
 80020ba:	71fb      	strb	r3, [r7, #7]
				break;
 80020bc:	e011      	b.n	80020e2 <main_cpp+0xf6>
			}
		}
		else if (debug_state == 1)
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d10e      	bne.n	80020e2 <main_cpp+0xf6>
		{
			switch (hcan.ErrorCode)
 80020c4:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <main_cpp+0x104>)
 80020c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c8:	2b20      	cmp	r3, #32
 80020ca:	d005      	beq.n	80020d8 <main_cpp+0xec>
 80020cc:	2b80      	cmp	r3, #128	; 0x80
 80020ce:	d107      	bne.n	80020e0 <main_cpp+0xf4>
			{
			case HAL_CAN_ERROR_BD: // bit dominant error
				led_on(red);
 80020d0:	2003      	movs	r0, #3
 80020d2:	f7ff fbcf 	bl	8001874 <led_on>
				break;
 80020d6:	e004      	b.n	80020e2 <main_cpp+0xf6>
			case HAL_CAN_ERROR_ACK: // acknowledge error
				led_on(yellow);
 80020d8:	2002      	movs	r0, #2
 80020da:	f7ff fbcb 	bl	8001874 <led_on>
				break;
 80020de:	e000      	b.n	80020e2 <main_cpp+0xf6>
			default:
				break;
 80020e0:	bf00      	nop
			}
		}

		led_process(); //turn off all led
 80020e2:	f7ff fbf9 	bl	80018d8 <led_process>
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 80020e6:	e7ac      	b.n	8002042 <main_cpp+0x56>
 80020e8:	200003f0 	.word	0x200003f0
 80020ec:	20000408 	.word	0x20000408
 80020f0:	20000214 	.word	0x20000214
 80020f4:	2000023c 	.word	0x2000023c
 80020f8:	40006400 	.word	0x40006400
 80020fc:	20000428 	.word	0x20000428

08002100 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d107      	bne.n	8002120 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002116:	4293      	cmp	r3, r2
 8002118:	d102      	bne.n	8002120 <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl motor;
 800211a:	4803      	ldr	r0, [pc, #12]	; (8002128 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800211c:	f7ff ff50 	bl	8001fc0 <_ZN9MotorCtrlC1Ev>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000288 	.word	0x20000288

0800212c <_GLOBAL__sub_I_motor>:
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
 8002130:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002134:	2001      	movs	r0, #1
 8002136:	f7ff ffe3 	bl	8002100 <_Z41__static_initialization_and_destruction_0ii>
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_CAN_RxFifo0MsgPendingCallback>:
extern CAN_TxHeaderTypeDef TxHeader2;
extern uint32_t TxMailbox;
extern CAN_HandleTypeDef hcan;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08e      	sub	sp, #56	; 0x38
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
    */
    uint8_t Data[14];
    CAN_RxHeaderTypeDef RxHeader;
    // the Data is used for USB buffer. can_process set header infomation to Data[0~5].
    // It is a terrible code. Sorry for hard work to read the code.
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, Data + 6) == HAL_OK)
 8002144:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002148:	3306      	adds	r3, #6
 800214a:	f107 020c 	add.w	r2, r7, #12
 800214e:	2100      	movs	r1, #0
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 fc2d 	bl	80029b0 <HAL_CAN_GetRxMessage>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	bf0c      	ite	eq
 800215c:	2301      	moveq	r3, #1
 800215e:	2300      	movne	r3, #0
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d020      	beq.n	80021a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
    {
    	if(motor.update(RxHeader.StdId,Data + 6)){
 8002166:	68f9      	ldr	r1, [r7, #12]
 8002168:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800216c:	3306      	adds	r3, #6
 800216e:	461a      	mov	r2, r3
 8002170:	480f      	ldr	r0, [pc, #60]	; (80021b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8002172:	f7fe fd25 	bl	8000bc0 <_ZN9MotorCtrl6updateEmPh>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00d      	beq.n	8002198 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
    		if(motor.diag == 1){can_process(&RxHeader, Data);}
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800217e:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8002182:	2b01      	cmp	r3, #1
 8002184:	d110      	bne.n	80021a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
 8002186:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800218a:	f107 030c 	add.w	r3, r7, #12
 800218e:	4611      	mov	r1, r2
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fa47 	bl	8001624 <can_process>
    	}else{
    		can_process(&RxHeader, Data);
    	}
    }
}
 8002196:	e007      	b.n	80021a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
    		can_process(&RxHeader, Data);
 8002198:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fa3e 	bl	8001624 <can_process>
}
 80021a8:	bf00      	nop
 80021aa:	3738      	adds	r7, #56	; 0x38
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000288 	.word	0x20000288

080021b4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EMS_Pin){
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d118      	bne.n	80021f6 <HAL_GPIO_EXTI_Callback+0x42>
		led_on(red);
 80021c4:	2003      	movs	r0, #3
 80021c6:	f7ff fb55 	bl	8001874 <led_on>
		if(HAL_GPIO_ReadPin(EMS_GPIO_Port, EMS_Pin)){
 80021ca:	2102      	movs	r1, #2
 80021cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d0:	f001 f9f2 	bl	80035b8 <HAL_GPIO_ReadPin>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	bf14      	ite	ne
 80021da:	2301      	movne	r3, #1
 80021dc:	2300      	moveq	r3, #0
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <HAL_GPIO_EXTI_Callback+0x3a>
	        static uint8_t HelloSLCAN_encoded[] = {0x03, 0x02 << 4,'H', 0x00};
	        CDC_Transmit_FS(HelloSLCAN_encoded, 2 + 2);
 80021e4:	2104      	movs	r1, #4
 80021e6:	4806      	ldr	r0, [pc, #24]	; (8002200 <HAL_GPIO_EXTI_Callback+0x4c>)
 80021e8:	f009 fbbe 	bl	800b968 <CDC_Transmit_FS>
		}else{
	        static uint8_t HelloSLCAN_encoded[] = {0x03, 0x02 << 4,'L', 0x00};
	        CDC_Transmit_FS(HelloSLCAN_encoded, 2 + 2);
		}
	}
}
 80021ec:	e003      	b.n	80021f6 <HAL_GPIO_EXTI_Callback+0x42>
	        CDC_Transmit_FS(HelloSLCAN_encoded, 2 + 2);
 80021ee:	2104      	movs	r1, #4
 80021f0:	4804      	ldr	r0, [pc, #16]	; (8002204 <HAL_GPIO_EXTI_Callback+0x50>)
 80021f2:	f009 fbb9 	bl	800b968 <CDC_Transmit_FS>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000054 	.word	0x20000054
 8002204:	20000058 	.word	0x20000058

08002208 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a15      	ldr	r2, [pc, #84]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d124      	bne.n	8002264 <HAL_TIM_PeriodElapsedCallback+0x5c>
	//TIM_ClearITPendingBit(TIM3, TIM_IT_CC4);
		if(HAL_GPIO_ReadPin(EMS_GPIO_Port, EMS_Pin)){
 800221a:	2102      	movs	r1, #2
 800221c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002220:	f001 f9ca 	bl	80035b8 <HAL_GPIO_ReadPin>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf14      	ite	ne
 800222a:	2301      	movne	r3, #1
 800222c:	2300      	moveq	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d006      	beq.n	8002242 <HAL_TIM_PeriodElapsedCallback+0x3a>
			motor.transmit1();
 8002234:	480e      	ldr	r0, [pc, #56]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002236:	f7ff f8a1 	bl	800137c <_ZN9MotorCtrl9transmit1Ev>
			motor.transmit2();
 800223a:	480d      	ldr	r0, [pc, #52]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800223c:	f7ff f904 	bl	8001448 <_ZN9MotorCtrl9transmit2Ev>
			for(uint8_t i = 0;i<8;i++){
				motor.reset(i);
			}
		}
	}
}
 8002240:	e010      	b.n	8002264 <HAL_TIM_PeriodElapsedCallback+0x5c>
			motor.ems();
 8002242:	480b      	ldr	r0, [pc, #44]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002244:	f7ff f95c 	bl	8001500 <_ZN9MotorCtrl3emsEv>
			for(uint8_t i = 0;i<8;i++){
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]
 800224c:	e007      	b.n	800225e <HAL_TIM_PeriodElapsedCallback+0x56>
				motor.reset(i);
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	4619      	mov	r1, r3
 8002252:	4807      	ldr	r0, [pc, #28]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002254:	f7fe fe8c 	bl	8000f70 <_ZN9MotorCtrl5resetEh>
			for(uint8_t i = 0;i<8;i++){
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	3301      	adds	r3, #1
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b07      	cmp	r3, #7
 8002262:	d9f4      	bls.n	800224e <HAL_TIM_PeriodElapsedCallback+0x46>
}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40000400 	.word	0x40000400
 8002270:	20000288 	.word	0x20000288

08002274 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002274:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022ac <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002278:	f7ff fe24 	bl	8001ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800227c:	480c      	ldr	r0, [pc, #48]	; (80022b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800227e:	490d      	ldr	r1, [pc, #52]	; (80022b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002280:	4a0d      	ldr	r2, [pc, #52]	; (80022b8 <LoopForever+0xe>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002284:	e002      	b.n	800228c <LoopCopyDataInit>

08002286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800228a:	3304      	adds	r3, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800228c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002290:	d3f9      	bcc.n	8002286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002292:	4a0a      	ldr	r2, [pc, #40]	; (80022bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002294:	4c0a      	ldr	r4, [pc, #40]	; (80022c0 <LoopForever+0x16>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002298:	e001      	b.n	800229e <LoopFillZerobss>

0800229a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800229a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800229c:	3204      	adds	r2, #4

0800229e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a0:	d3fb      	bcc.n	800229a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022a2:	f009 ff8d 	bl	800c1c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022a6:	f7ff fb55 	bl	8001954 <main>

080022aa <LoopForever>:

LoopForever:
    b LoopForever
 80022aa:	e7fe      	b.n	80022aa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022ac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80022b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80022b8:	0800c2a4 	.word	0x0800c2a4
  ldr r2, =_sbss
 80022bc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80022c0:	2000163c 	.word	0x2000163c

080022c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022c4:	e7fe      	b.n	80022c4 <ADC1_2_IRQHandler>
	...

080022c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022cc:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <HAL_Init+0x28>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a07      	ldr	r2, [pc, #28]	; (80022f0 <HAL_Init+0x28>)
 80022d2:	f043 0310 	orr.w	r3, r3, #16
 80022d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d8:	2003      	movs	r0, #3
 80022da:	f000 ffb1 	bl	8003240 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022de:	200f      	movs	r0, #15
 80022e0:	f000 f808 	bl	80022f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e4:	f7ff fd08 	bl	8001cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40022000 	.word	0x40022000

080022f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022fc:	4b12      	ldr	r3, [pc, #72]	; (8002348 <HAL_InitTick+0x54>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b12      	ldr	r3, [pc, #72]	; (800234c <HAL_InitTick+0x58>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800230a:	fbb3 f3f1 	udiv	r3, r3, r1
 800230e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002312:	4618      	mov	r0, r3
 8002314:	f000 ffc9 	bl	80032aa <HAL_SYSTICK_Config>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e00e      	b.n	8002340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b0f      	cmp	r3, #15
 8002326:	d80a      	bhi.n	800233e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002328:	2200      	movs	r2, #0
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	f04f 30ff 	mov.w	r0, #4294967295
 8002330:	f000 ff91 	bl	8003256 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002334:	4a06      	ldr	r2, [pc, #24]	; (8002350 <HAL_InitTick+0x5c>)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
 800233c:	e000      	b.n	8002340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000050 	.word	0x20000050
 800234c:	20000060 	.word	0x20000060
 8002350:	2000005c 	.word	0x2000005c

08002354 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <HAL_IncTick+0x20>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	461a      	mov	r2, r3
 800235e:	4b06      	ldr	r3, [pc, #24]	; (8002378 <HAL_IncTick+0x24>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4413      	add	r3, r2
 8002364:	4a04      	ldr	r2, [pc, #16]	; (8002378 <HAL_IncTick+0x24>)
 8002366:	6013      	str	r3, [r2, #0]
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000060 	.word	0x20000060
 8002378:	20000420 	.word	0x20000420

0800237c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002380:	4b03      	ldr	r3, [pc, #12]	; (8002390 <HAL_GetTick+0x14>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20000420 	.word	0x20000420

08002394 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e0ed      	b.n	8002582 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d102      	bne.n	80023b8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff fcc4 	bl	8001d40 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023c8:	f7ff ffd8 	bl	800237c <HAL_GetTick>
 80023cc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023ce:	e012      	b.n	80023f6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023d0:	f7ff ffd4 	bl	800237c <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b0a      	cmp	r3, #10
 80023dc:	d90b      	bls.n	80023f6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2205      	movs	r2, #5
 80023ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e0c5      	b.n	8002582 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0e5      	beq.n	80023d0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f022 0202 	bic.w	r2, r2, #2
 8002412:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002414:	f7ff ffb2 	bl	800237c <HAL_GetTick>
 8002418:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800241a:	e012      	b.n	8002442 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800241c:	f7ff ffae 	bl	800237c <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b0a      	cmp	r3, #10
 8002428:	d90b      	bls.n	8002442 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2205      	movs	r2, #5
 800243a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e09f      	b.n	8002582 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1e5      	bne.n	800241c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	7e1b      	ldrb	r3, [r3, #24]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d108      	bne.n	800246a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e007      	b.n	800247a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002478:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	7e5b      	ldrb	r3, [r3, #25]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d108      	bne.n	8002494 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	e007      	b.n	80024a4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7e9b      	ldrb	r3, [r3, #26]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d108      	bne.n	80024be <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0220 	orr.w	r2, r2, #32
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	e007      	b.n	80024ce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0220 	bic.w	r2, r2, #32
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	7edb      	ldrb	r3, [r3, #27]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d108      	bne.n	80024e8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0210 	bic.w	r2, r2, #16
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	e007      	b.n	80024f8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0210 	orr.w	r2, r2, #16
 80024f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7f1b      	ldrb	r3, [r3, #28]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d108      	bne.n	8002512 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0208 	orr.w	r2, r2, #8
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	e007      	b.n	8002522 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 0208 	bic.w	r2, r2, #8
 8002520:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	7f5b      	ldrb	r3, [r3, #29]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d108      	bne.n	800253c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0204 	orr.w	r2, r2, #4
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	e007      	b.n	800254c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0204 	bic.w	r2, r2, #4
 800254a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	ea42 0103 	orr.w	r1, r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	1e5a      	subs	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80025a2:	7cfb      	ldrb	r3, [r7, #19]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d003      	beq.n	80025b0 <HAL_CAN_ConfigFilter+0x26>
 80025a8:	7cfb      	ldrb	r3, [r7, #19]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	f040 80aa 	bne.w	8002704 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025b6:	f043 0201 	orr.w	r2, r3, #1
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f003 031f 	and.w	r3, r3, #31
 80025c8:	2201      	movs	r2, #1
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	43db      	mvns	r3, r3
 80025da:	401a      	ands	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d123      	bne.n	8002632 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800260c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3248      	adds	r2, #72	; 0x48
 8002612:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002626:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002628:	6979      	ldr	r1, [r7, #20]
 800262a:	3348      	adds	r3, #72	; 0x48
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	440b      	add	r3, r1
 8002630:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d122      	bne.n	8002680 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	431a      	orrs	r2, r3
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800265a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3248      	adds	r2, #72	; 0x48
 8002660:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002674:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002676:	6979      	ldr	r1, [r7, #20]
 8002678:	3348      	adds	r3, #72	; 0x48
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	440b      	add	r3, r1
 800267e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	43db      	mvns	r3, r3
 8002692:	401a      	ands	r2, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800269a:	e007      	b.n	80026ac <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d109      	bne.n	80026c8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	43db      	mvns	r3, r3
 80026be:	401a      	ands	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80026c6:	e007      	b.n	80026d8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	431a      	orrs	r2, r3
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d107      	bne.n	80026f0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026f6:	f023 0201 	bic.w	r2, r3, #1
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	e006      	b.n	8002712 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
  }
}
 8002712:	4618      	mov	r0, r3
 8002714:	371c      	adds	r7, #28
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b01      	cmp	r3, #1
 8002730:	d12e      	bne.n	8002790 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2202      	movs	r2, #2
 8002736:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0201 	bic.w	r2, r2, #1
 8002748:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800274a:	f7ff fe17 	bl	800237c <HAL_GetTick>
 800274e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002750:	e012      	b.n	8002778 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002752:	f7ff fe13 	bl	800237c <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b0a      	cmp	r3, #10
 800275e:	d90b      	bls.n	8002778 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002764:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2205      	movs	r2, #5
 8002770:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e012      	b.n	800279e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1e5      	bne.n	8002752 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	e006      	b.n	800279e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
  }
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b089      	sub	sp, #36	; 0x24
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	60f8      	str	r0, [r7, #12]
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
 80027b2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80027c4:	7ffb      	ldrb	r3, [r7, #31]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d003      	beq.n	80027d2 <HAL_CAN_AddTxMessage+0x2c>
 80027ca:	7ffb      	ldrb	r3, [r7, #31]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	f040 80ad 	bne.w	800292c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10a      	bne.n	80027f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d105      	bne.n	80027f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 8095 	beq.w	800291c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	0e1b      	lsrs	r3, r3, #24
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027fc:	2201      	movs	r2, #1
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	409a      	lsls	r2, r3
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10d      	bne.n	800282a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002818:	68f9      	ldr	r1, [r7, #12]
 800281a:	6809      	ldr	r1, [r1, #0]
 800281c:	431a      	orrs	r2, r3
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	3318      	adds	r3, #24
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	440b      	add	r3, r1
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e00f      	b.n	800284a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002834:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800283a:	68f9      	ldr	r1, [r7, #12]
 800283c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800283e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	3318      	adds	r3, #24
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	440b      	add	r3, r1
 8002848:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6819      	ldr	r1, [r3, #0]
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	691a      	ldr	r2, [r3, #16]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	3318      	adds	r3, #24
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	440b      	add	r3, r1
 800285a:	3304      	adds	r3, #4
 800285c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	7d1b      	ldrb	r3, [r3, #20]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d111      	bne.n	800288a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3318      	adds	r3, #24
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	4413      	add	r3, r2
 8002872:	3304      	adds	r3, #4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	6811      	ldr	r1, [r2, #0]
 800287a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	3318      	adds	r3, #24
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	440b      	add	r3, r1
 8002886:	3304      	adds	r3, #4
 8002888:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3307      	adds	r3, #7
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	061a      	lsls	r2, r3, #24
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3306      	adds	r3, #6
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	041b      	lsls	r3, r3, #16
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	3305      	adds	r3, #5
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	021b      	lsls	r3, r3, #8
 80028a4:	4313      	orrs	r3, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	3204      	adds	r2, #4
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	4610      	mov	r0, r2
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	6811      	ldr	r1, [r2, #0]
 80028b2:	ea43 0200 	orr.w	r2, r3, r0
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	440b      	add	r3, r1
 80028bc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80028c0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3303      	adds	r3, #3
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	061a      	lsls	r2, r3, #24
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3302      	adds	r3, #2
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	041b      	lsls	r3, r3, #16
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3301      	adds	r3, #1
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	021b      	lsls	r3, r3, #8
 80028dc:	4313      	orrs	r3, r2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	7812      	ldrb	r2, [r2, #0]
 80028e2:	4610      	mov	r0, r2
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	6811      	ldr	r1, [r2, #0]
 80028e8:	ea43 0200 	orr.w	r2, r3, r0
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	440b      	add	r3, r1
 80028f2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80028f6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	3318      	adds	r3, #24
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	4413      	add	r3, r2
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	6811      	ldr	r1, [r2, #0]
 800290a:	f043 0201 	orr.w	r2, r3, #1
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	3318      	adds	r3, #24
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	440b      	add	r3, r1
 8002916:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	e00e      	b.n	800293a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e006      	b.n	800293a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002930:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
  }
}
 800293a:	4618      	mov	r0, r3
 800293c:	3724      	adds	r7, #36	; 0x24
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002946:	b480      	push	{r7}
 8002948:	b085      	sub	sp, #20
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002958:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800295a:	7afb      	ldrb	r3, [r7, #11]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d002      	beq.n	8002966 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002960:	7afb      	ldrb	r3, [r7, #11]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d11d      	bne.n	80029a2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3301      	adds	r3, #1
 8002978:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3301      	adds	r3, #1
 800298c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	3301      	adds	r3, #1
 80029a0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80029a2:	68fb      	ldr	r3, [r7, #12]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80029b0:	b480      	push	{r7}
 80029b2:	b087      	sub	sp, #28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80029c6:	7dfb      	ldrb	r3, [r7, #23]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d003      	beq.n	80029d4 <HAL_CAN_GetRxMessage+0x24>
 80029cc:	7dfb      	ldrb	r3, [r7, #23]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	f040 8103 	bne.w	8002bda <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10e      	bne.n	80029f8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d116      	bne.n	8002a16 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0f7      	b.n	8002be8 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d107      	bne.n	8002a16 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e0e8      	b.n	8002be8 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	331b      	adds	r3, #27
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	4413      	add	r3, r2
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0204 	and.w	r2, r3, #4
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10c      	bne.n	8002a4e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	331b      	adds	r3, #27
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	4413      	add	r3, r2
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	0d5b      	lsrs	r3, r3, #21
 8002a44:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	e00b      	b.n	8002a66 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	331b      	adds	r3, #27
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	4413      	add	r3, r2
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	08db      	lsrs	r3, r3, #3
 8002a5e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	331b      	adds	r3, #27
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	4413      	add	r3, r2
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0202 	and.w	r2, r3, #2
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	331b      	adds	r3, #27
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	4413      	add	r3, r2
 8002a88:	3304      	adds	r3, #4
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2208      	movs	r2, #8
 8002a98:	611a      	str	r2, [r3, #16]
 8002a9a:	e00b      	b.n	8002ab4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	331b      	adds	r3, #27
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	4413      	add	r3, r2
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 020f 	and.w	r2, r3, #15
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	331b      	adds	r3, #27
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	4413      	add	r3, r2
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	331b      	adds	r3, #27
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	4413      	add	r3, r2
 8002ad8:	3304      	adds	r3, #4
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4413      	add	r3, r2
 8002b04:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	0a1a      	lsrs	r2, r3, #8
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	4413      	add	r3, r2
 8002b1e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	0c1a      	lsrs	r2, r3, #16
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	3302      	adds	r3, #2
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	4413      	add	r3, r2
 8002b38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	0e1a      	lsrs	r2, r3, #24
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	3303      	adds	r3, #3
 8002b44:	b2d2      	uxtb	r2, r2
 8002b46:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	4413      	add	r3, r2
 8002b52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	4413      	add	r3, r2
 8002b6a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	0a1a      	lsrs	r2, r3, #8
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	3305      	adds	r3, #5
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	011b      	lsls	r3, r3, #4
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	0c1a      	lsrs	r2, r3, #16
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	3306      	adds	r3, #6
 8002b90:	b2d2      	uxtb	r2, r2
 8002b92:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	0e1a      	lsrs	r2, r3, #24
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	3307      	adds	r3, #7
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d108      	bne.n	8002bc6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0220 	orr.w	r2, r2, #32
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	e007      	b.n	8002bd6 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691a      	ldr	r2, [r3, #16]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f042 0220 	orr.w	r2, r2, #32
 8002bd4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e006      	b.n	8002be8 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bde:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
  }
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c04:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c06:	7bfb      	ldrb	r3, [r7, #15]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d002      	beq.n	8002c12 <HAL_CAN_ActivateNotification+0x1e>
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d109      	bne.n	8002c26 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6959      	ldr	r1, [r3, #20]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e006      	b.n	8002c34 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
  }
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	; 0x28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c7c:	6a3b      	ldr	r3, [r7, #32]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d07c      	beq.n	8002d80 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d023      	beq.n	8002cd8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2201      	movs	r2, #1
 8002c96:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 f983 	bl	8002fae <HAL_CAN_TxMailbox0CompleteCallback>
 8002ca8:	e016      	b.n	8002cd8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d004      	beq.n	8002cbe <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002cba:	627b      	str	r3, [r7, #36]	; 0x24
 8002cbc:	e00c      	b.n	8002cd8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d004      	beq.n	8002cd2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cce:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd0:	e002      	b.n	8002cd8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 f989 	bl	8002fea <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d024      	beq.n	8002d2c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f963 	bl	8002fc2 <HAL_CAN_TxMailbox1CompleteCallback>
 8002cfc:	e016      	b.n	8002d2c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d004      	beq.n	8002d12 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d10:	e00c      	b.n	8002d2c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d004      	beq.n	8002d26 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d22:	627b      	str	r3, [r7, #36]	; 0x24
 8002d24:	e002      	b.n	8002d2c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f969 	bl	8002ffe <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d024      	beq.n	8002d80 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d3e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f943 	bl	8002fd6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d50:	e016      	b.n	8002d80 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d62:	627b      	str	r3, [r7, #36]	; 0x24
 8002d64:	e00c      	b.n	8002d80 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d004      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
 8002d78:	e002      	b.n	8002d80 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f949 	bl	8003012 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00c      	beq.n	8002da4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d007      	beq.n	8002da4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d9a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2210      	movs	r2, #16
 8002da2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	f003 0308 	and.w	r3, r3, #8
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d006      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2208      	movs	r2, #8
 8002dbe:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 f930 	bl	8003026 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d009      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff f9ac 	bl	800213c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002de4:	6a3b      	ldr	r3, [r7, #32]
 8002de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2210      	movs	r2, #16
 8002e06:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	f003 0320 	and.w	r3, r3, #32
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00b      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d006      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2208      	movs	r2, #8
 8002e22:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f912 	bl	800304e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d009      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d002      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f8f9 	bl	800303a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00b      	beq.n	8002e6a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d006      	beq.n	8002e6a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2210      	movs	r2, #16
 8002e62:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f8fc 	bl	8003062 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00b      	beq.n	8002e8c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d006      	beq.n	8002e8c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2208      	movs	r2, #8
 8002e84:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f8f5 	bl	8003076 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d07b      	beq.n	8002f8e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d072      	beq.n	8002f86 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d008      	beq.n	8002ebc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	f043 0301 	orr.w	r3, r3, #1
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d008      	beq.n	8002ed8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	f043 0302 	orr.w	r3, r3, #2
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d008      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eee:	f043 0304 	orr.w	r3, r3, #4
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d043      	beq.n	8002f86 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d03e      	beq.n	8002f86 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f0e:	2b60      	cmp	r3, #96	; 0x60
 8002f10:	d02b      	beq.n	8002f6a <HAL_CAN_IRQHandler+0x32a>
 8002f12:	2b60      	cmp	r3, #96	; 0x60
 8002f14:	d82e      	bhi.n	8002f74 <HAL_CAN_IRQHandler+0x334>
 8002f16:	2b50      	cmp	r3, #80	; 0x50
 8002f18:	d022      	beq.n	8002f60 <HAL_CAN_IRQHandler+0x320>
 8002f1a:	2b50      	cmp	r3, #80	; 0x50
 8002f1c:	d82a      	bhi.n	8002f74 <HAL_CAN_IRQHandler+0x334>
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	d019      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x316>
 8002f22:	2b40      	cmp	r3, #64	; 0x40
 8002f24:	d826      	bhi.n	8002f74 <HAL_CAN_IRQHandler+0x334>
 8002f26:	2b30      	cmp	r3, #48	; 0x30
 8002f28:	d010      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x30c>
 8002f2a:	2b30      	cmp	r3, #48	; 0x30
 8002f2c:	d822      	bhi.n	8002f74 <HAL_CAN_IRQHandler+0x334>
 8002f2e:	2b10      	cmp	r3, #16
 8002f30:	d002      	beq.n	8002f38 <HAL_CAN_IRQHandler+0x2f8>
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	d005      	beq.n	8002f42 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f36:	e01d      	b.n	8002f74 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3a:	f043 0308 	orr.w	r3, r3, #8
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f40:	e019      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	f043 0310 	orr.w	r3, r3, #16
 8002f48:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f4a:	e014      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	f043 0320 	orr.w	r3, r3, #32
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f54:	e00f      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f5e:	e00a      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f68:	e005      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f72:	e000      	b.n	8002f76 <HAL_CAN_IRQHandler+0x336>
            break;
 8002f74:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699a      	ldr	r2, [r3, #24]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002f84:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2204      	movs	r2, #4
 8002f8c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d008      	beq.n	8002fa6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f872 	bl	800308a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002fa6:	bf00      	nop
 8002fa8:	3728      	adds	r7, #40	; 0x28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <__NVIC_SetPriorityGrouping+0x44>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030bc:	4013      	ands	r3, r2
 80030be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030d2:	4a04      	ldr	r2, [pc, #16]	; (80030e4 <__NVIC_SetPriorityGrouping+0x44>)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	60d3      	str	r3, [r2, #12]
}
 80030d8:	bf00      	nop
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	e000ed00 	.word	0xe000ed00

080030e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030ec:	4b04      	ldr	r3, [pc, #16]	; (8003100 <__NVIC_GetPriorityGrouping+0x18>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	0a1b      	lsrs	r3, r3, #8
 80030f2:	f003 0307 	and.w	r3, r3, #7
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	e000ed00 	.word	0xe000ed00

08003104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	2b00      	cmp	r3, #0
 8003114:	db0b      	blt.n	800312e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	f003 021f 	and.w	r2, r3, #31
 800311c:	4907      	ldr	r1, [pc, #28]	; (800313c <__NVIC_EnableIRQ+0x38>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	095b      	lsrs	r3, r3, #5
 8003124:	2001      	movs	r0, #1
 8003126:	fa00 f202 	lsl.w	r2, r0, r2
 800312a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000e100 	.word	0xe000e100

08003140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	6039      	str	r1, [r7, #0]
 800314a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800314c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003150:	2b00      	cmp	r3, #0
 8003152:	db0a      	blt.n	800316a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	b2da      	uxtb	r2, r3
 8003158:	490c      	ldr	r1, [pc, #48]	; (800318c <__NVIC_SetPriority+0x4c>)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	0112      	lsls	r2, r2, #4
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	440b      	add	r3, r1
 8003164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003168:	e00a      	b.n	8003180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	b2da      	uxtb	r2, r3
 800316e:	4908      	ldr	r1, [pc, #32]	; (8003190 <__NVIC_SetPriority+0x50>)
 8003170:	79fb      	ldrb	r3, [r7, #7]
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	3b04      	subs	r3, #4
 8003178:	0112      	lsls	r2, r2, #4
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	440b      	add	r3, r1
 800317e:	761a      	strb	r2, [r3, #24]
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	e000e100 	.word	0xe000e100
 8003190:	e000ed00 	.word	0xe000ed00

08003194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003194:	b480      	push	{r7}
 8003196:	b089      	sub	sp, #36	; 0x24
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f1c3 0307 	rsb	r3, r3, #7
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	bf28      	it	cs
 80031b2:	2304      	movcs	r3, #4
 80031b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3304      	adds	r3, #4
 80031ba:	2b06      	cmp	r3, #6
 80031bc:	d902      	bls.n	80031c4 <NVIC_EncodePriority+0x30>
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	3b03      	subs	r3, #3
 80031c2:	e000      	b.n	80031c6 <NVIC_EncodePriority+0x32>
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c8:	f04f 32ff 	mov.w	r2, #4294967295
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43da      	mvns	r2, r3
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	401a      	ands	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031dc:	f04f 31ff 	mov.w	r1, #4294967295
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	fa01 f303 	lsl.w	r3, r1, r3
 80031e6:	43d9      	mvns	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031ec:	4313      	orrs	r3, r2
         );
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3724      	adds	r7, #36	; 0x24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3b01      	subs	r3, #1
 8003208:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800320c:	d301      	bcc.n	8003212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800320e:	2301      	movs	r3, #1
 8003210:	e00f      	b.n	8003232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003212:	4a0a      	ldr	r2, [pc, #40]	; (800323c <SysTick_Config+0x40>)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3b01      	subs	r3, #1
 8003218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800321a:	210f      	movs	r1, #15
 800321c:	f04f 30ff 	mov.w	r0, #4294967295
 8003220:	f7ff ff8e 	bl	8003140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003224:	4b05      	ldr	r3, [pc, #20]	; (800323c <SysTick_Config+0x40>)
 8003226:	2200      	movs	r2, #0
 8003228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800322a:	4b04      	ldr	r3, [pc, #16]	; (800323c <SysTick_Config+0x40>)
 800322c:	2207      	movs	r2, #7
 800322e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	e000e010 	.word	0xe000e010

08003240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff ff29 	bl	80030a0 <__NVIC_SetPriorityGrouping>
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b086      	sub	sp, #24
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
 8003262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003268:	f7ff ff3e 	bl	80030e8 <__NVIC_GetPriorityGrouping>
 800326c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	68b9      	ldr	r1, [r7, #8]
 8003272:	6978      	ldr	r0, [r7, #20]
 8003274:	f7ff ff8e 	bl	8003194 <NVIC_EncodePriority>
 8003278:	4602      	mov	r2, r0
 800327a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327e:	4611      	mov	r1, r2
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff ff5d 	bl	8003140 <__NVIC_SetPriority>
}
 8003286:	bf00      	nop
 8003288:	3718      	adds	r7, #24
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b082      	sub	sp, #8
 8003292:	af00      	add	r7, sp, #0
 8003294:	4603      	mov	r3, r0
 8003296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff ff31 	bl	8003104 <__NVIC_EnableIRQ>
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b082      	sub	sp, #8
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7ff ffa2 	bl	80031fc <SysTick_Config>
 80032b8:	4603      	mov	r3, r0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d2:	e154      	b.n	800357e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	2101      	movs	r1, #1
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	fa01 f303 	lsl.w	r3, r1, r3
 80032e0:	4013      	ands	r3, r2
 80032e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 8146 	beq.w	8003578 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d005      	beq.n	8003304 <HAL_GPIO_Init+0x40>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d130      	bne.n	8003366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	2203      	movs	r2, #3
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4013      	ands	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	4313      	orrs	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800333a:	2201      	movs	r2, #1
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4013      	ands	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	f003 0201 	and.w	r2, r3, #1
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b03      	cmp	r3, #3
 8003370:	d017      	beq.n	80033a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	2203      	movs	r2, #3
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	4013      	ands	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689a      	ldr	r2, [r3, #8]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d123      	bne.n	80033f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	08da      	lsrs	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3208      	adds	r2, #8
 80033b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	220f      	movs	r2, #15
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43db      	mvns	r3, r3
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	4013      	ands	r3, r2
 80033d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	08da      	lsrs	r2, r3, #3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3208      	adds	r2, #8
 80033f0:	6939      	ldr	r1, [r7, #16]
 80033f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	2203      	movs	r2, #3
 8003402:	fa02 f303 	lsl.w	r3, r2, r3
 8003406:	43db      	mvns	r3, r3
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4013      	ands	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f003 0203 	and.w	r2, r3, #3
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 80a0 	beq.w	8003578 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003438:	4b58      	ldr	r3, [pc, #352]	; (800359c <HAL_GPIO_Init+0x2d8>)
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	4a57      	ldr	r2, [pc, #348]	; (800359c <HAL_GPIO_Init+0x2d8>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	6193      	str	r3, [r2, #24]
 8003444:	4b55      	ldr	r3, [pc, #340]	; (800359c <HAL_GPIO_Init+0x2d8>)
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003450:	4a53      	ldr	r2, [pc, #332]	; (80035a0 <HAL_GPIO_Init+0x2dc>)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	3302      	adds	r3, #2
 8003458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800345c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	220f      	movs	r2, #15
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4013      	ands	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800347a:	d019      	beq.n	80034b0 <HAL_GPIO_Init+0x1ec>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a49      	ldr	r2, [pc, #292]	; (80035a4 <HAL_GPIO_Init+0x2e0>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d013      	beq.n	80034ac <HAL_GPIO_Init+0x1e8>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a48      	ldr	r2, [pc, #288]	; (80035a8 <HAL_GPIO_Init+0x2e4>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d00d      	beq.n	80034a8 <HAL_GPIO_Init+0x1e4>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a47      	ldr	r2, [pc, #284]	; (80035ac <HAL_GPIO_Init+0x2e8>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d007      	beq.n	80034a4 <HAL_GPIO_Init+0x1e0>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a46      	ldr	r2, [pc, #280]	; (80035b0 <HAL_GPIO_Init+0x2ec>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d101      	bne.n	80034a0 <HAL_GPIO_Init+0x1dc>
 800349c:	2304      	movs	r3, #4
 800349e:	e008      	b.n	80034b2 <HAL_GPIO_Init+0x1ee>
 80034a0:	2305      	movs	r3, #5
 80034a2:	e006      	b.n	80034b2 <HAL_GPIO_Init+0x1ee>
 80034a4:	2303      	movs	r3, #3
 80034a6:	e004      	b.n	80034b2 <HAL_GPIO_Init+0x1ee>
 80034a8:	2302      	movs	r3, #2
 80034aa:	e002      	b.n	80034b2 <HAL_GPIO_Init+0x1ee>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <HAL_GPIO_Init+0x1ee>
 80034b0:	2300      	movs	r3, #0
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	f002 0203 	and.w	r2, r2, #3
 80034b8:	0092      	lsls	r2, r2, #2
 80034ba:	4093      	lsls	r3, r2
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4313      	orrs	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034c2:	4937      	ldr	r1, [pc, #220]	; (80035a0 <HAL_GPIO_Init+0x2dc>)
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	089b      	lsrs	r3, r3, #2
 80034c8:	3302      	adds	r3, #2
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034d0:	4b38      	ldr	r3, [pc, #224]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	43db      	mvns	r3, r3
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034f4:	4a2f      	ldr	r2, [pc, #188]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034fa:	4b2e      	ldr	r3, [pc, #184]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	43db      	mvns	r3, r3
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	4013      	ands	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4313      	orrs	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800351e:	4a25      	ldr	r2, [pc, #148]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003524:	4b23      	ldr	r3, [pc, #140]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	43db      	mvns	r3, r3
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4013      	ands	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4313      	orrs	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003548:	4a1a      	ldr	r2, [pc, #104]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800354e:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	43db      	mvns	r3, r3
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4013      	ands	r3, r2
 800355c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4313      	orrs	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003572:	4a10      	ldr	r2, [pc, #64]	; (80035b4 <HAL_GPIO_Init+0x2f0>)
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	3301      	adds	r3, #1
 800357c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	fa22 f303 	lsr.w	r3, r2, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	f47f aea3 	bne.w	80032d4 <HAL_GPIO_Init+0x10>
  }
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	371c      	adds	r7, #28
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	40021000 	.word	0x40021000
 80035a0:	40010000 	.word	0x40010000
 80035a4:	48000400 	.word	0x48000400
 80035a8:	48000800 	.word	0x48000800
 80035ac:	48000c00 	.word	0x48000c00
 80035b0:	48001000 	.word	0x48001000
 80035b4:	40010400 	.word	0x40010400

080035b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	887b      	ldrh	r3, [r7, #2]
 80035ca:	4013      	ands	r3, r2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d002      	beq.n	80035d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
 80035d4:	e001      	b.n	80035da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035d6:	2300      	movs	r3, #0
 80035d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035da:	7bfb      	ldrb	r3, [r7, #15]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3714      	adds	r7, #20
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	460b      	mov	r3, r1
 80035f2:	807b      	strh	r3, [r7, #2]
 80035f4:	4613      	mov	r3, r2
 80035f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035f8:	787b      	ldrb	r3, [r7, #1]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035fe:	887a      	ldrh	r2, [r7, #2]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003604:	e002      	b.n	800360c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003606:	887a      	ldrh	r2, [r7, #2]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003622:	4b08      	ldr	r3, [pc, #32]	; (8003644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003624:	695a      	ldr	r2, [r3, #20]
 8003626:	88fb      	ldrh	r3, [r7, #6]
 8003628:	4013      	ands	r3, r2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d006      	beq.n	800363c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800362e:	4a05      	ldr	r2, [pc, #20]	; (8003644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003630:	88fb      	ldrh	r3, [r7, #6]
 8003632:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe fdbc 	bl	80021b4 <HAL_GPIO_EXTI_Callback>
  }
}
 800363c:	bf00      	nop
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40010400 	.word	0x40010400

08003648 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800364a:	b08b      	sub	sp, #44	; 0x2c
 800364c:	af06      	add	r7, sp, #24
 800364e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e0c4      	b.n	80037e4 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f008 fab0 	bl	800bbd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2203      	movs	r2, #3
 8003678:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4618      	mov	r0, r3
 8003682:	f004 f91c 	bl	80078be <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003686:	2300      	movs	r3, #0
 8003688:	73fb      	strb	r3, [r7, #15]
 800368a:	e040      	b.n	800370e <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800368c:	7bfb      	ldrb	r3, [r7, #15]
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	440b      	add	r3, r1
 800369c:	3301      	adds	r3, #1
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	6879      	ldr	r1, [r7, #4]
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	4613      	mov	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4413      	add	r3, r2
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	440b      	add	r3, r1
 80036b2:	7bfa      	ldrb	r2, [r7, #15]
 80036b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	6879      	ldr	r1, [r7, #4]
 80036ba:	1c5a      	adds	r2, r3, #1
 80036bc:	4613      	mov	r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	440b      	add	r3, r1
 80036c6:	3303      	adds	r3, #3
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036cc:	7bfa      	ldrb	r2, [r7, #15]
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	4613      	mov	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4413      	add	r3, r2
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	440b      	add	r3, r1
 80036da:	3338      	adds	r3, #56	; 0x38
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036e0:	7bfa      	ldrb	r2, [r7, #15]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	440b      	add	r3, r1
 80036ee:	333c      	adds	r3, #60	; 0x3c
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	440b      	add	r3, r1
 8003702:	3340      	adds	r3, #64	; 0x40
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	3301      	adds	r3, #1
 800370c:	73fb      	strb	r3, [r7, #15]
 800370e:	7bfa      	ldrb	r2, [r7, #15]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	429a      	cmp	r2, r3
 8003716:	d3b9      	bcc.n	800368c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003718:	2300      	movs	r3, #0
 800371a:	73fb      	strb	r3, [r7, #15]
 800371c:	e044      	b.n	80037a8 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	440b      	add	r3, r1
 800372c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003730:	2200      	movs	r2, #0
 8003732:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	440b      	add	r3, r1
 8003742:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003746:	7bfa      	ldrb	r2, [r7, #15]
 8003748:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800374a:	7bfa      	ldrb	r2, [r7, #15]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	440b      	add	r3, r1
 8003758:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003760:	7bfa      	ldrb	r2, [r7, #15]
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	4413      	add	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	440b      	add	r3, r1
 800376e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003772:	2200      	movs	r2, #0
 8003774:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003776:	7bfa      	ldrb	r2, [r7, #15]
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	4613      	mov	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4413      	add	r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	440b      	add	r3, r1
 8003784:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800378c:	7bfa      	ldrb	r2, [r7, #15]
 800378e:	6879      	ldr	r1, [r7, #4]
 8003790:	4613      	mov	r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	4413      	add	r3, r2
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	440b      	add	r3, r1
 800379a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	3301      	adds	r3, #1
 80037a6:	73fb      	strb	r3, [r7, #15]
 80037a8:	7bfa      	ldrb	r2, [r7, #15]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d3b5      	bcc.n	800371e <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	687e      	ldr	r6, [r7, #4]
 80037ba:	466d      	mov	r5, sp
 80037bc:	f106 0410 	add.w	r4, r6, #16
 80037c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037c4:	6823      	ldr	r3, [r4, #0]
 80037c6:	602b      	str	r3, [r5, #0]
 80037c8:	1d33      	adds	r3, r6, #4
 80037ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037cc:	6838      	ldr	r0, [r7, #0]
 80037ce:	f004 f891 	bl	80078f4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080037ec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_PCD_Start+0x16>
 80037fe:	2302      	movs	r3, #2
 8003800:	e016      	b.n	8003830 <HAL_PCD_Start+0x44>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f004 f83e 	bl	8007890 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003814:	2101      	movs	r1, #1
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f008 fc82 	bl	800c120 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f006 fafe 	bl	8009e22 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f006 faf7 	bl	8009e38 <USB_ReadInterrupts>
 800384a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fab2 	bl	8003dc0 <PCD_EP_ISR_Handler>

    return;
 800385c:	e0bd      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003864:	2b00      	cmp	r3, #0
 8003866:	d013      	beq.n	8003890 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003870:	b29a      	uxth	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800387a:	b292      	uxth	r2, r2
 800387c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f008 fa50 	bl	800bd26 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003886:	2100      	movs	r1, #0
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 f8a9 	bl	80039e0 <HAL_PCD_SetAddress>

    return;
 800388e:	e0a4      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00c      	beq.n	80038b4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80038ac:	b292      	uxth	r2, r2
 80038ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80038b2:	e092      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00c      	beq.n	80038d8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038d0:	b292      	uxth	r2, r2
 80038d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80038d6:	e080      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d027      	beq.n	8003932 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0204 	bic.w	r2, r2, #4
 80038f4:	b292      	uxth	r2, r2
 80038f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003902:	b29a      	uxth	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0208 	bic.w	r2, r2, #8
 800390c:	b292      	uxth	r2, r2
 800390e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f008 fa40 	bl	800bd98 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003920:	b29a      	uxth	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800392a:	b292      	uxth	r2, r2
 800392c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003930:	e053      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003938:	2b00      	cmp	r3, #0
 800393a:	d027      	beq.n	800398c <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003944:	b29a      	uxth	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0208 	orr.w	r2, r2, #8
 800394e:	b292      	uxth	r2, r2
 8003950:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800395c:	b29a      	uxth	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003966:	b292      	uxth	r2, r2
 8003968:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003974:	b29a      	uxth	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0204 	orr.w	r2, r2, #4
 800397e:	b292      	uxth	r2, r2
 8003980:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f008 f9ed 	bl	800bd64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800398a:	e026      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00f      	beq.n	80039b6 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800399e:	b29a      	uxth	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039a8:	b292      	uxth	r2, r2
 80039aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f008 f9ab 	bl	800bd0a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80039b4:	e011      	b.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00c      	beq.n	80039da <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039d2:	b292      	uxth	r2, r2
 80039d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80039d8:	bf00      	nop
  }
}
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_PCD_SetAddress+0x1a>
 80039f6:	2302      	movs	r3, #2
 80039f8:	e013      	b.n	8003a22 <HAL_PCD_SetAddress+0x42>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	78fa      	ldrb	r2, [r7, #3]
 8003a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	4611      	mov	r1, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f006 f9f1 	bl	8009dfa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	4608      	mov	r0, r1
 8003a34:	4611      	mov	r1, r2
 8003a36:	461a      	mov	r2, r3
 8003a38:	4603      	mov	r3, r0
 8003a3a:	70fb      	strb	r3, [r7, #3]
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	803b      	strh	r3, [r7, #0]
 8003a40:	4613      	mov	r3, r2
 8003a42:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	da0e      	bge.n	8003a6e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a50:	78fb      	ldrb	r3, [r7, #3]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	4413      	add	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	705a      	strb	r2, [r3, #1]
 8003a6c:	e00e      	b.n	8003a8c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a6e:	78fb      	ldrb	r3, [r7, #3]
 8003a70:	f003 0207 	and.w	r2, r3, #7
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	4413      	add	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003a8c:	78fb      	ldrb	r3, [r7, #3]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003a98:	883a      	ldrh	r2, [r7, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	78ba      	ldrb	r2, [r7, #2]
 8003aa2:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003aa4:	78bb      	ldrb	r3, [r7, #2]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d102      	bne.n	8003ab0 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <HAL_PCD_EP_Open+0x94>
 8003aba:	2302      	movs	r3, #2
 8003abc:	e00e      	b.n	8003adc <HAL_PCD_EP_Open+0xb2>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68f9      	ldr	r1, [r7, #12]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f003 ff33 	bl	8007938 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003ada:	7afb      	ldrb	r3, [r7, #11]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003af0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	da0e      	bge.n	8003b16 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2201      	movs	r2, #1
 8003b12:	705a      	strb	r2, [r3, #1]
 8003b14:	e00e      	b.n	8003b34 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b16:	78fb      	ldrb	r3, [r7, #3]
 8003b18:	f003 0207 	and.w	r2, r3, #7
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b34:	78fb      	ldrb	r3, [r7, #3]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_PCD_EP_Close+0x6a>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e00e      	b.n	8003b6c <HAL_PCD_EP_Close+0x88>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68f9      	ldr	r1, [r7, #12]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f004 faaf 	bl	80080c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	460b      	mov	r3, r1
 8003b82:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b84:	7afb      	ldrb	r3, [r7, #11]
 8003b86:	f003 0207 	and.w	r2, r3, #7
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4413      	add	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	4413      	add	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	2200      	movs	r2, #0
 8003bac:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bb4:	7afb      	ldrb	r3, [r7, #11]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6979      	ldr	r1, [r7, #20]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f004 fc67 	bl	800849a <USB_EPStartXfer>

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003be2:	78fb      	ldrb	r3, [r7, #3]
 8003be4:	f003 0207 	and.w	r2, r3, #7
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	440b      	add	r3, r1
 8003bf4:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003bf8:	681b      	ldr	r3, [r3, #0]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr

08003c06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b086      	sub	sp, #24
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	603b      	str	r3, [r7, #0]
 8003c12:	460b      	mov	r3, r1
 8003c14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c16:	7afb      	ldrb	r3, [r7, #11]
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	4413      	add	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c52:	7afb      	ldrb	r3, [r7, #11]
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6979      	ldr	r1, [r7, #20]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f004 fc18 	bl	800849a <USB_EPStartXfer>

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003c80:	78fb      	ldrb	r3, [r7, #3]
 8003c82:	f003 0207 	and.w	r2, r3, #7
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d901      	bls.n	8003c92 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e03e      	b.n	8003d10 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	da0e      	bge.n	8003cb8 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c9a:	78fb      	ldrb	r3, [r7, #3]
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	4413      	add	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	705a      	strb	r2, [r3, #1]
 8003cb6:	e00c      	b.n	8003cd2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	4413      	add	r3, r2
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4413      	add	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cd8:	78fb      	ldrb	r3, [r7, #3]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	b2da      	uxtb	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_PCD_EP_SetStall+0x7e>
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e00e      	b.n	8003d10 <HAL_PCD_EP_SetStall+0x9c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68f9      	ldr	r1, [r7, #12]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f005 ff7b 	bl	8009bfc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003d24:	78fb      	ldrb	r3, [r7, #3]
 8003d26:	f003 020f 	and.w	r2, r3, #15
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d901      	bls.n	8003d36 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e040      	b.n	8003db8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	da0e      	bge.n	8003d5c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	705a      	strb	r2, [r3, #1]
 8003d5a:	e00e      	b.n	8003d7a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d5c:	78fb      	ldrb	r3, [r7, #3]
 8003d5e:	f003 0207 	and.w	r2, r3, #7
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d80:	78fb      	ldrb	r3, [r7, #3]
 8003d82:	f003 0307 	and.w	r3, r3, #7
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_PCD_EP_ClrStall+0x82>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e00e      	b.n	8003db8 <HAL_PCD_EP_ClrStall+0xa0>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68f9      	ldr	r1, [r7, #12]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f005 ff78 	bl	8009c9e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3710      	adds	r7, #16
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b096      	sub	sp, #88	; 0x58
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003dc8:	e3bf      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003dd2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003dd6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	f003 030f 	and.w	r3, r3, #15
 8003de0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8003de4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f040 8179 	bne.w	80040e0 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003dee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d152      	bne.n	8003ea0 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	881b      	ldrh	r3, [r3, #0]
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e0a:	81fb      	strh	r3, [r7, #14]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3328      	adds	r3, #40	; 0x28
 8003e22:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	461a      	mov	r2, r3
 8003e30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	00db      	lsls	r3, r3, #3
 8003e36:	4413      	add	r3, r2
 8003e38:	3302      	adds	r3, #2
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e4e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003e50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	441a      	add	r2, r3
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e5c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003e5e:	2100      	movs	r1, #0
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f007 ff38 	bl	800bcd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 836b 	beq.w	800454a <PCD_EP_ISR_Handler+0x78a>
 8003e74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f040 8366 	bne.w	800454a <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e8a:	b2da      	uxtb	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	b292      	uxth	r2, r2
 8003e92:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003e9e:	e354      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ea6:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003eb2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003eb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d034      	beq.n	8003f28 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	461a      	mov	r2, r3
 8003eca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	3306      	adds	r3, #6
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6812      	ldr	r2, [r2, #0]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ee0:	881b      	ldrh	r3, [r3, #0]
 8003ee2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003ef4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ef6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003ef8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003efa:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	f005 fff1 	bl	8009ee4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f0e:	4013      	ands	r3, r2
 8003f10:	823b      	strh	r3, [r7, #16]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	8a3a      	ldrh	r2, [r7, #16]
 8003f18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f1c:	b292      	uxth	r2, r2
 8003f1e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f007 feab 	bl	800bc7c <HAL_PCD_SetupStageCallback>
 8003f26:	e310      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f28:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f280 830c 	bge.w	800454a <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f3e:	4013      	ands	r3, r2
 8003f40:	83fb      	strh	r3, [r7, #30]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	8bfa      	ldrh	r2, [r7, #30]
 8003f48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f4c:	b292      	uxth	r2, r2
 8003f4e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	3306      	adds	r3, #6
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f72:	881b      	ldrh	r3, [r3, #0]
 8003f74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f7a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003f7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d019      	beq.n	8003fb8 <PCD_EP_ISR_Handler+0x1f8>
 8003f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d015      	beq.n	8003fb8 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f92:	6959      	ldr	r1, [r3, #20]
 8003f94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f96:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003f98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	f005 ffa1 	bl	8009ee4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003fa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fa4:	695a      	ldr	r2, [r3, #20]
 8003fa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	441a      	add	r2, r3
 8003fac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fae:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f007 fe74 	bl	800bca0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003fc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003fc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f040 82bd 	bne.w	800454a <PCD_EP_ISR_Handler+0x78a>
 8003fd0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003fd4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003fd8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fdc:	f000 82b5 	beq.w	800454a <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	61bb      	str	r3, [r7, #24]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	b29b      	uxth	r3, r3
 8004006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800400a:	b29a      	uxth	r2, r3
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	801a      	strh	r2, [r3, #0]
 8004010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	2b3e      	cmp	r3, #62	; 0x3e
 8004016:	d91d      	bls.n	8004054 <PCD_EP_ISR_Handler+0x294>
 8004018:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	095b      	lsrs	r3, r3, #5
 800401e:	647b      	str	r3, [r7, #68]	; 0x44
 8004020:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	f003 031f 	and.w	r3, r3, #31
 8004028:	2b00      	cmp	r3, #0
 800402a:	d102      	bne.n	8004032 <PCD_EP_ISR_Handler+0x272>
 800402c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402e:	3b01      	subs	r3, #1
 8004030:	647b      	str	r3, [r7, #68]	; 0x44
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	b29a      	uxth	r2, r3
 8004038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403a:	b29b      	uxth	r3, r3
 800403c:	029b      	lsls	r3, r3, #10
 800403e:	b29b      	uxth	r3, r3
 8004040:	4313      	orrs	r3, r2
 8004042:	b29b      	uxth	r3, r3
 8004044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800404c:	b29a      	uxth	r2, r3
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	801a      	strh	r2, [r3, #0]
 8004052:	e026      	b.n	80040a2 <PCD_EP_ISR_Handler+0x2e2>
 8004054:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <PCD_EP_ISR_Handler+0x2b2>
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800406a:	b29a      	uxth	r2, r3
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	801a      	strh	r2, [r3, #0]
 8004070:	e017      	b.n	80040a2 <PCD_EP_ISR_Handler+0x2e2>
 8004072:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	085b      	lsrs	r3, r3, #1
 8004078:	647b      	str	r3, [r7, #68]	; 0x44
 800407a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <PCD_EP_ISR_Handler+0x2cc>
 8004086:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004088:	3301      	adds	r3, #1
 800408a:	647b      	str	r3, [r7, #68]	; 0x44
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	881b      	ldrh	r3, [r3, #0]
 8004090:	b29a      	uxth	r2, r3
 8004092:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004094:	b29b      	uxth	r3, r3
 8004096:	029b      	lsls	r3, r3, #10
 8004098:	b29b      	uxth	r3, r3
 800409a:	4313      	orrs	r3, r2
 800409c:	b29a      	uxth	r2, r3
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	827b      	strh	r3, [r7, #18]
 80040b4:	8a7b      	ldrh	r3, [r7, #18]
 80040b6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80040ba:	827b      	strh	r3, [r7, #18]
 80040bc:	8a7b      	ldrh	r3, [r7, #18]
 80040be:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80040c2:	827b      	strh	r3, [r7, #18]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	8a7b      	ldrh	r3, [r7, #18]
 80040ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040da:	b29b      	uxth	r3, r3
 80040dc:	8013      	strh	r3, [r2, #0]
 80040de:	e234      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	461a      	mov	r2, r3
 80040e6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	881b      	ldrh	r3, [r3, #0]
 80040f0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80040f4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f280 80fc 	bge.w	80042f6 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4413      	add	r3, r2
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	b29a      	uxth	r2, r3
 8004110:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004114:	4013      	ands	r3, r2
 8004116:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	461a      	mov	r2, r3
 8004120:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800412c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004130:	b292      	uxth	r2, r2
 8004132:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004134:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	4413      	add	r3, r2
 8004148:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800414a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800414c:	7b1b      	ldrb	r3, [r3, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d125      	bne.n	800419e <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800415a:	b29b      	uxth	r3, r3
 800415c:	461a      	mov	r2, r3
 800415e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	4413      	add	r3, r2
 8004166:	3306      	adds	r3, #6
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6812      	ldr	r2, [r2, #0]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800417a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800417e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 8092 	beq.w	80042ac <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6818      	ldr	r0, [r3, #0]
 800418c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800418e:	6959      	ldr	r1, [r3, #20]
 8004190:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004192:	88da      	ldrh	r2, [r3, #6]
 8004194:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004198:	f005 fea4 	bl	8009ee4 <USB_ReadPMA>
 800419c:	e086      	b.n	80042ac <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800419e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041a0:	78db      	ldrb	r3, [r3, #3]
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d10a      	bne.n	80041bc <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80041a6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80041aa:	461a      	mov	r2, r3
 80041ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f9d9 	bl	8004566 <HAL_PCD_EP_DB_Receive>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80041ba:	e077      	b.n	80042ac <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041d6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	461a      	mov	r2, r3
 80041e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	441a      	add	r2, r3
 80041e8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80041ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	b29b      	uxth	r3, r3
 8004212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d024      	beq.n	8004264 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004222:	b29b      	uxth	r3, r3
 8004224:	461a      	mov	r2, r3
 8004226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	4413      	add	r3, r2
 800422e:	3302      	adds	r3, #2
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	4413      	add	r3, r2
 8004238:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004242:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004246:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800424a:	2b00      	cmp	r3, #0
 800424c:	d02e      	beq.n	80042ac <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004254:	6959      	ldr	r1, [r3, #20]
 8004256:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004258:	891a      	ldrh	r2, [r3, #8]
 800425a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800425e:	f005 fe41 	bl	8009ee4 <USB_ReadPMA>
 8004262:	e023      	b.n	80042ac <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4413      	add	r3, r2
 8004278:	3306      	adds	r3, #6
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800428c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004290:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004294:	2b00      	cmp	r3, #0
 8004296:	d009      	beq.n	80042ac <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6818      	ldr	r0, [r3, #0]
 800429c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800429e:	6959      	ldr	r1, [r3, #20]
 80042a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a2:	895a      	ldrh	r2, [r3, #10]
 80042a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80042a8:	f005 fe1c 	bl	8009ee4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80042ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042ae:	69da      	ldr	r2, [r3, #28]
 80042b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80042b4:	441a      	add	r2, r3
 80042b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80042ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80042c2:	441a      	add	r2, r3
 80042c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042c6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80042c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <PCD_EP_ISR_Handler+0x51c>
 80042d0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80042d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d206      	bcs.n	80042ea <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80042dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	4619      	mov	r1, r3
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f007 fcdc 	bl	800bca0 <HAL_PCD_DataOutStageCallback>
 80042e8:	e005      	b.n	80042f6 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80042f0:	4618      	mov	r0, r3
 80042f2:	f004 f8d2 	bl	800849a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80042f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80042fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 8123 	beq.w	800454a <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8004304:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004308:	1c5a      	adds	r2, r3, #1
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	461a      	mov	r2, r3
 800431e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	b29b      	uxth	r3, r3
 800432a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800432e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004332:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	461a      	mov	r2, r3
 800433c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	441a      	add	r2, r3
 8004344:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800434c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004350:	b29b      	uxth	r3, r3
 8004352:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004354:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004356:	78db      	ldrb	r3, [r3, #3]
 8004358:	2b01      	cmp	r3, #1
 800435a:	f040 80a2 	bne.w	80044a2 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 800435e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004360:	2200      	movs	r2, #0
 8004362:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004366:	7b1b      	ldrb	r3, [r3, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 8093 	beq.w	8004494 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800436e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004376:	2b00      	cmp	r3, #0
 8004378:	d046      	beq.n	8004408 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800437a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800437c:	785b      	ldrb	r3, [r3, #1]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d126      	bne.n	80043d0 <PCD_EP_ISR_Handler+0x610>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	627b      	str	r3, [r7, #36]	; 0x24
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004390:	b29b      	uxth	r3, r3
 8004392:	461a      	mov	r2, r3
 8004394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004396:	4413      	add	r3, r2
 8004398:	627b      	str	r3, [r7, #36]	; 0x24
 800439a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	011a      	lsls	r2, r3, #4
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	4413      	add	r3, r2
 80043a4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80043a8:	623b      	str	r3, [r7, #32]
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	801a      	strh	r2, [r3, #0]
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	b29b      	uxth	r3, r3
 80043c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	801a      	strh	r2, [r3, #0]
 80043ce:	e061      	b.n	8004494 <PCD_EP_ISR_Handler+0x6d4>
 80043d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043d2:	785b      	ldrb	r3, [r3, #1]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d15d      	bne.n	8004494 <PCD_EP_ISR_Handler+0x6d4>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	4413      	add	r3, r2
 80043ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	011a      	lsls	r2, r3, #4
 80043f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f8:	4413      	add	r3, r2
 80043fa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80043fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8004400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004402:	2200      	movs	r2, #0
 8004404:	801a      	strh	r2, [r3, #0]
 8004406:	e045      	b.n	8004494 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800440e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004410:	785b      	ldrb	r3, [r3, #1]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d126      	bne.n	8004464 <PCD_EP_ISR_Handler+0x6a4>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	637b      	str	r3, [r7, #52]	; 0x34
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004424:	b29b      	uxth	r3, r3
 8004426:	461a      	mov	r2, r3
 8004428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442a:	4413      	add	r3, r2
 800442c:	637b      	str	r3, [r7, #52]	; 0x34
 800442e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	011a      	lsls	r2, r3, #4
 8004434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004436:	4413      	add	r3, r2
 8004438:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800443c:	633b      	str	r3, [r7, #48]	; 0x30
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	881b      	ldrh	r3, [r3, #0]
 8004442:	b29b      	uxth	r3, r3
 8004444:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004448:	b29a      	uxth	r2, r3
 800444a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444c:	801a      	strh	r2, [r3, #0]
 800444e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	b29b      	uxth	r3, r3
 8004454:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004458:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800445c:	b29a      	uxth	r2, r3
 800445e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004460:	801a      	strh	r2, [r3, #0]
 8004462:	e017      	b.n	8004494 <PCD_EP_ISR_Handler+0x6d4>
 8004464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004466:	785b      	ldrb	r3, [r3, #1]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d113      	bne.n	8004494 <PCD_EP_ISR_Handler+0x6d4>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004474:	b29b      	uxth	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800447a:	4413      	add	r3, r2
 800447c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800447e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	011a      	lsls	r2, r3, #4
 8004484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004486:	4413      	add	r3, r2
 8004488:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800448c:	63bb      	str	r3, [r7, #56]	; 0x38
 800448e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004490:	2200      	movs	r2, #0
 8004492:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	4619      	mov	r1, r3
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f007 fc1b 	bl	800bcd6 <HAL_PCD_DataInStageCallback>
 80044a0:	e053      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80044a2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80044a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d146      	bne.n	800453c <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	461a      	mov	r2, r3
 80044ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4413      	add	r3, r2
 80044c2:	3302      	adds	r3, #2
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6812      	ldr	r2, [r2, #0]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80044da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d907      	bls.n	80044f6 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80044e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80044ee:	1ad2      	subs	r2, r2, r3
 80044f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044f2:	619a      	str	r2, [r3, #24]
 80044f4:	e002      	b.n	80044fc <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80044f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044f8:	2200      	movs	r2, #0
 80044fa:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80044fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d106      	bne.n	8004512 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004504:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	4619      	mov	r1, r3
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f007 fbe3 	bl	800bcd6 <HAL_PCD_DataInStageCallback>
 8004510:	e01b      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800451a:	441a      	add	r2, r3
 800451c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800451e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004520:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004528:	441a      	add	r2, r3
 800452a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800452c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004534:	4618      	mov	r0, r3
 8004536:	f003 ffb0 	bl	800849a <USB_EPStartXfer>
 800453a:	e006      	b.n	800454a <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800453c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004540:	461a      	mov	r2, r3
 8004542:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f91b 	bl	8004780 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004552:	b29b      	uxth	r3, r3
 8004554:	b21b      	sxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	f6ff ac37 	blt.w	8003dca <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3758      	adds	r7, #88	; 0x58
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b088      	sub	sp, #32
 800456a:	af00      	add	r7, sp, #0
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	4613      	mov	r3, r2
 8004572:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004574:	88fb      	ldrh	r3, [r7, #6]
 8004576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d07e      	beq.n	800467c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004586:	b29b      	uxth	r3, r3
 8004588:	461a      	mov	r2, r3
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4413      	add	r3, r2
 8004592:	3302      	adds	r3, #2
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	4413      	add	r3, r2
 800459c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045a6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	699a      	ldr	r2, [r3, #24]
 80045ac:	8b7b      	ldrh	r3, [r7, #26]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d306      	bcc.n	80045c0 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	699a      	ldr	r2, [r3, #24]
 80045b6:	8b7b      	ldrh	r3, [r7, #26]
 80045b8:	1ad2      	subs	r2, r2, r3
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	619a      	str	r2, [r3, #24]
 80045be:	e002      	b.n	80045c6 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2200      	movs	r2, #0
 80045c4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d123      	bne.n	8004616 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	4413      	add	r3, r2
 80045dc:	881b      	ldrh	r3, [r3, #0]
 80045de:	b29b      	uxth	r3, r3
 80045e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e8:	833b      	strh	r3, [r7, #24]
 80045ea:	8b3b      	ldrh	r3, [r7, #24]
 80045ec:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80045f0:	833b      	strh	r3, [r7, #24]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	461a      	mov	r2, r3
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	441a      	add	r2, r3
 8004600:	8b3b      	ldrh	r3, [r7, #24]
 8004602:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004606:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800460a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800460e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004612:	b29b      	uxth	r3, r3
 8004614:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01f      	beq.n	8004660 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	461a      	mov	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	b29b      	uxth	r3, r3
 8004632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463a:	82fb      	strh	r3, [r7, #22]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	461a      	mov	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	441a      	add	r2, r3
 800464a:	8afb      	ldrh	r3, [r7, #22]
 800464c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004650:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004654:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004658:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800465c:	b29b      	uxth	r3, r3
 800465e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004660:	8b7b      	ldrh	r3, [r7, #26]
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8087 	beq.w	8004776 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6818      	ldr	r0, [r3, #0]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	6959      	ldr	r1, [r3, #20]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	891a      	ldrh	r2, [r3, #8]
 8004674:	8b7b      	ldrh	r3, [r7, #26]
 8004676:	f005 fc35 	bl	8009ee4 <USB_ReadPMA>
 800467a:	e07c      	b.n	8004776 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004684:	b29b      	uxth	r3, r3
 8004686:	461a      	mov	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	4413      	add	r3, r2
 8004690:	3306      	adds	r3, #6
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	6812      	ldr	r2, [r2, #0]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046a4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	8b7b      	ldrh	r3, [r7, #26]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d306      	bcc.n	80046be <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	699a      	ldr	r2, [r3, #24]
 80046b4:	8b7b      	ldrh	r3, [r7, #26]
 80046b6:	1ad2      	subs	r2, r2, r3
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	619a      	str	r2, [r3, #24]
 80046bc:	e002      	b.n	80046c4 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2200      	movs	r2, #0
 80046c2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d123      	bne.n	8004714 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	881b      	ldrh	r3, [r3, #0]
 80046dc:	b29b      	uxth	r3, r3
 80046de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e6:	83fb      	strh	r3, [r7, #30]
 80046e8:	8bfb      	ldrh	r3, [r7, #30]
 80046ea:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80046ee:	83fb      	strh	r3, [r7, #30]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	441a      	add	r2, r3
 80046fe:	8bfb      	ldrh	r3, [r7, #30]
 8004700:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004704:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004708:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800470c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004710:	b29b      	uxth	r3, r3
 8004712:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004714:	88fb      	ldrh	r3, [r7, #6]
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	d11f      	bne.n	800475e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	461a      	mov	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004738:	83bb      	strh	r3, [r7, #28]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	441a      	add	r2, r3
 8004748:	8bbb      	ldrh	r3, [r7, #28]
 800474a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800474e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004756:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800475a:	b29b      	uxth	r3, r3
 800475c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800475e:	8b7b      	ldrh	r3, [r7, #26]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6818      	ldr	r0, [r3, #0]
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	6959      	ldr	r1, [r3, #20]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	895a      	ldrh	r2, [r3, #10]
 8004770:	8b7b      	ldrh	r3, [r7, #26]
 8004772:	f005 fbb7 	bl	8009ee4 <USB_ReadPMA>
    }
  }

  return count;
 8004776:	8b7b      	ldrh	r3, [r7, #26]
}
 8004778:	4618      	mov	r0, r3
 800477a:	3720      	adds	r7, #32
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b0a4      	sub	sp, #144	; 0x90
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	4613      	mov	r3, r2
 800478c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800478e:	88fb      	ldrh	r3, [r7, #6]
 8004790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 81dd 	beq.w	8004b54 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	461a      	mov	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	4413      	add	r3, r2
 80047ae:	3302      	adds	r3, #2
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	6812      	ldr	r2, [r2, #0]
 80047b6:	4413      	add	r3, r2
 80047b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047bc:	881b      	ldrh	r3, [r3, #0]
 80047be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047c2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d907      	bls.n	80047e2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80047da:	1ad2      	subs	r2, r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	619a      	str	r2, [r3, #24]
 80047e0:	e002      	b.n	80047e8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	2200      	movs	r2, #0
 80047e6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f040 80b9 	bne.w	8004964 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	785b      	ldrb	r3, [r3, #1]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d126      	bne.n	8004848 <HAL_PCD_EP_DB_Transmit+0xc8>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004808:	b29b      	uxth	r3, r3
 800480a:	461a      	mov	r2, r3
 800480c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800480e:	4413      	add	r3, r2
 8004810:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	011a      	lsls	r2, r3, #4
 8004818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481a:	4413      	add	r3, r2
 800481c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004820:	62bb      	str	r3, [r7, #40]	; 0x28
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	881b      	ldrh	r3, [r3, #0]
 8004826:	b29b      	uxth	r3, r3
 8004828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800482c:	b29a      	uxth	r2, r3
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	801a      	strh	r2, [r3, #0]
 8004832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	b29b      	uxth	r3, r3
 8004838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800483c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004840:	b29a      	uxth	r2, r3
 8004842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004844:	801a      	strh	r2, [r3, #0]
 8004846:	e01a      	b.n	800487e <HAL_PCD_EP_DB_Transmit+0xfe>
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	785b      	ldrb	r3, [r3, #1]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d116      	bne.n	800487e <HAL_PCD_EP_DB_Transmit+0xfe>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	637b      	str	r3, [r7, #52]	; 0x34
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800485e:	b29b      	uxth	r3, r3
 8004860:	461a      	mov	r2, r3
 8004862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004864:	4413      	add	r3, r2
 8004866:	637b      	str	r3, [r7, #52]	; 0x34
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	011a      	lsls	r2, r3, #4
 800486e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004870:	4413      	add	r3, r2
 8004872:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004876:	633b      	str	r3, [r7, #48]	; 0x30
 8004878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487a:	2200      	movs	r2, #0
 800487c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	627b      	str	r3, [r7, #36]	; 0x24
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	785b      	ldrb	r3, [r3, #1]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d126      	bne.n	80048da <HAL_PCD_EP_DB_Transmit+0x15a>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	61fb      	str	r3, [r7, #28]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800489a:	b29b      	uxth	r3, r3
 800489c:	461a      	mov	r2, r3
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	4413      	add	r3, r2
 80048a2:	61fb      	str	r3, [r7, #28]
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	011a      	lsls	r2, r3, #4
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	4413      	add	r3, r2
 80048ae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80048b2:	61bb      	str	r3, [r7, #24]
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048be:	b29a      	uxth	r2, r3
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	801a      	strh	r2, [r3, #0]
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	801a      	strh	r2, [r3, #0]
 80048d8:	e017      	b.n	800490a <HAL_PCD_EP_DB_Transmit+0x18a>
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	785b      	ldrb	r3, [r3, #1]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d113      	bne.n	800490a <HAL_PCD_EP_DB_Transmit+0x18a>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	461a      	mov	r2, r3
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	4413      	add	r3, r2
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	011a      	lsls	r2, r3, #4
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	4413      	add	r3, r2
 80048fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004902:	623b      	str	r3, [r7, #32]
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	2200      	movs	r2, #0
 8004908:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	4619      	mov	r1, r3
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f007 f9e0 	bl	800bcd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004916:	88fb      	ldrh	r3, [r7, #6]
 8004918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800491c:	2b00      	cmp	r3, #0
 800491e:	f000 82fc 	beq.w	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4413      	add	r3, r2
 8004930:	881b      	ldrh	r3, [r3, #0]
 8004932:	b29b      	uxth	r3, r3
 8004934:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493c:	82fb      	strh	r3, [r7, #22]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	441a      	add	r2, r3
 800494c:	8afb      	ldrh	r3, [r7, #22]
 800494e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004952:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004956:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800495a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800495e:	b29b      	uxth	r3, r3
 8004960:	8013      	strh	r3, [r2, #0]
 8004962:	e2da      	b.n	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004964:	88fb      	ldrh	r3, [r7, #6]
 8004966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d021      	beq.n	80049b2 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	461a      	mov	r2, r3
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4413      	add	r3, r2
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	b29b      	uxth	r3, r3
 8004980:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004988:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	461a      	mov	r2, r3
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	441a      	add	r2, r3
 800499a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800499e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80049aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	f040 82ae 	bne.w	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	695a      	ldr	r2, [r3, #20]
 80049c2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80049c6:	441a      	add	r2, r3
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	69da      	ldr	r2, [r3, #28]
 80049d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80049d4:	441a      	add	r2, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	6a1a      	ldr	r2, [r3, #32]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d30b      	bcc.n	80049fe <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	6a1a      	ldr	r2, [r3, #32]
 80049f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049f6:	1ad2      	subs	r2, r2, r3
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	621a      	str	r2, [r3, #32]
 80049fc:	e017      	b.n	8004a2e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d108      	bne.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004a06:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004a0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004a16:	e00a      	b.n	8004a2e <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	785b      	ldrb	r3, [r3, #1]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d165      	bne.n	8004b02 <HAL_PCD_EP_DB_Transmit+0x382>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	461a      	mov	r2, r3
 8004a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4a:	4413      	add	r3, r2
 8004a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	011a      	lsls	r2, r3, #4
 8004a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a56:	4413      	add	r3, r2
 8004a58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a60:	881b      	ldrh	r3, [r3, #0]
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a6c:	801a      	strh	r2, [r3, #0]
 8004a6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a72:	2b3e      	cmp	r3, #62	; 0x3e
 8004a74:	d91d      	bls.n	8004ab2 <HAL_PCD_EP_DB_Transmit+0x332>
 8004a76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a82:	f003 031f 	and.w	r3, r3, #31
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d102      	bne.n	8004a90 <HAL_PCD_EP_DB_Transmit+0x310>
 8004a8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	029b      	lsls	r3, r3, #10
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aae:	801a      	strh	r2, [r3, #0]
 8004ab0:	e044      	b.n	8004b3c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10a      	bne.n	8004ad0 <HAL_PCD_EP_DB_Transmit+0x350>
 8004aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ac4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004acc:	801a      	strh	r2, [r3, #0]
 8004ace:	e035      	b.n	8004b3c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ad4:	085b      	lsrs	r3, r3, #1
 8004ad6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ad8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <HAL_PCD_EP_DB_Transmit+0x36a>
 8004ae4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aec:	881b      	ldrh	r3, [r3, #0]
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	029b      	lsls	r3, r3, #10
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	4313      	orrs	r3, r2
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afe:	801a      	strh	r2, [r3, #0]
 8004b00:	e01c      	b.n	8004b3c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	785b      	ldrb	r3, [r3, #1]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d118      	bne.n	8004b3c <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	647b      	str	r3, [r7, #68]	; 0x44
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b1e:	4413      	add	r3, r2
 8004b20:	647b      	str	r3, [r7, #68]	; 0x44
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	011a      	lsls	r2, r3, #4
 8004b28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b30:	643b      	str	r3, [r7, #64]	; 0x40
 8004b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b3a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	6959      	ldr	r1, [r3, #20]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	891a      	ldrh	r2, [r3, #8]
 8004b48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	f005 f983 	bl	8009e58 <USB_WritePMA>
 8004b52:	e1e2      	b.n	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	461a      	mov	r2, r3
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	4413      	add	r3, r2
 8004b68:	3306      	adds	r3, #6
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	6812      	ldr	r2, [r2, #0]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b7c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	699a      	ldr	r2, [r3, #24]
 8004b84:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d307      	bcc.n	8004b9c <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	699a      	ldr	r2, [r3, #24]
 8004b90:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004b94:	1ad2      	subs	r2, r2, r3
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	619a      	str	r2, [r3, #24]
 8004b9a:	e002      	b.n	8004ba2 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f040 80c0 	bne.w	8004d2c <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	785b      	ldrb	r3, [r3, #1]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d126      	bne.n	8004c02 <HAL_PCD_EP_DB_Transmit+0x482>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bc8:	4413      	add	r3, r2
 8004bca:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	011a      	lsls	r2, r3, #4
 8004bd2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004bda:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bde:	881b      	ldrh	r3, [r3, #0]
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bea:	801a      	strh	r2, [r3, #0]
 8004bec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bee:	881b      	ldrh	r3, [r3, #0]
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bfe:	801a      	strh	r2, [r3, #0]
 8004c00:	e01a      	b.n	8004c38 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	785b      	ldrb	r3, [r3, #1]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d116      	bne.n	8004c38 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	667b      	str	r3, [r7, #100]	; 0x64
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c1e:	4413      	add	r3, r2
 8004c20:	667b      	str	r3, [r7, #100]	; 0x64
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	011a      	lsls	r2, r3, #4
 8004c28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004c30:	663b      	str	r3, [r7, #96]	; 0x60
 8004c32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c34:	2200      	movs	r2, #0
 8004c36:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	677b      	str	r3, [r7, #116]	; 0x74
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	785b      	ldrb	r3, [r3, #1]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d12b      	bne.n	8004c9e <HAL_PCD_EP_DB_Transmit+0x51e>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c5a:	4413      	add	r3, r2
 8004c5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	011a      	lsls	r2, r3, #4
 8004c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c66:	4413      	add	r3, r2
 8004c68:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c74:	881b      	ldrh	r3, [r3, #0]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c82:	801a      	strh	r2, [r3, #0]
 8004c84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c9a:	801a      	strh	r2, [r3, #0]
 8004c9c:	e017      	b.n	8004cce <HAL_PCD_EP_DB_Transmit+0x54e>
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	785b      	ldrb	r3, [r3, #1]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d113      	bne.n	8004cce <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cb4:	4413      	add	r3, r2
 8004cb6:	677b      	str	r3, [r7, #116]	; 0x74
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	011a      	lsls	r2, r3, #4
 8004cbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cc0:	4413      	add	r3, r2
 8004cc2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004cc6:	673b      	str	r3, [r7, #112]	; 0x70
 8004cc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004cca:	2200      	movs	r2, #0
 8004ccc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f006 fffe 	bl	800bcd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004cda:	88fb      	ldrh	r3, [r7, #6]
 8004cdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 811a 	bne.w	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d00:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	441a      	add	r2, r3
 8004d12:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8004d16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	8013      	strh	r3, [r2, #0]
 8004d2a:	e0f6      	b.n	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d121      	bne.n	8004d7a <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	881b      	ldrh	r3, [r3, #0]
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d50:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	441a      	add	r2, r3
 8004d62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004d66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	f040 80ca 	bne.w	8004f1a <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	695a      	ldr	r2, [r3, #20]
 8004d8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004d8e:	441a      	add	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	69da      	ldr	r2, [r3, #28]
 8004d98:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004d9c:	441a      	add	r2, r3
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	6a1a      	ldr	r2, [r3, #32]
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d30b      	bcc.n	8004dc6 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	6a1a      	ldr	r2, [r3, #32]
 8004dba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004dbe:	1ad2      	subs	r2, r2, r3
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	621a      	str	r2, [r3, #32]
 8004dc4:	e017      	b.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d108      	bne.n	8004de0 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004dce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004dd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004dde:	e00a      	b.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	2200      	movs	r2, #0
 8004dec:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	785b      	ldrb	r3, [r3, #1]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d165      	bne.n	8004ed0 <HAL_PCD_EP_DB_Transmit+0x750>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e18:	4413      	add	r3, r2
 8004e1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	011a      	lsls	r2, r3, #4
 8004e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e24:	4413      	add	r3, r2
 8004e26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004e2a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e2e:	881b      	ldrh	r3, [r3, #0]
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e3a:	801a      	strh	r2, [r3, #0]
 8004e3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e40:	2b3e      	cmp	r3, #62	; 0x3e
 8004e42:	d91d      	bls.n	8004e80 <HAL_PCD_EP_DB_Transmit+0x700>
 8004e44:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e48:	095b      	lsrs	r3, r3, #5
 8004e4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d102      	bne.n	8004e5e <HAL_PCD_EP_DB_Transmit+0x6de>
 8004e58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	029b      	lsls	r3, r3, #10
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e7c:	801a      	strh	r2, [r3, #0]
 8004e7e:	e041      	b.n	8004f04 <HAL_PCD_EP_DB_Transmit+0x784>
 8004e80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10a      	bne.n	8004e9e <HAL_PCD_EP_DB_Transmit+0x71e>
 8004e88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e9a:	801a      	strh	r2, [r3, #0]
 8004e9c:	e032      	b.n	8004f04 <HAL_PCD_EP_DB_Transmit+0x784>
 8004e9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ea2:	085b      	lsrs	r3, r3, #1
 8004ea4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <HAL_PCD_EP_DB_Transmit+0x738>
 8004eb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	66bb      	str	r3, [r7, #104]	; 0x68
 8004eb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004eba:	881b      	ldrh	r3, [r3, #0]
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	029b      	lsls	r3, r3, #10
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ecc:	801a      	strh	r2, [r3, #0]
 8004ece:	e019      	b.n	8004f04 <HAL_PCD_EP_DB_Transmit+0x784>
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	785b      	ldrb	r3, [r3, #1]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d115      	bne.n	8004f04 <HAL_PCD_EP_DB_Transmit+0x784>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ee6:	4413      	add	r3, r2
 8004ee8:	657b      	str	r3, [r7, #84]	; 0x54
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	011a      	lsls	r2, r3, #4
 8004ef0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ef2:	4413      	add	r3, r2
 8004ef4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ef8:	653b      	str	r3, [r7, #80]	; 0x50
 8004efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f02:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6818      	ldr	r0, [r3, #0]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	6959      	ldr	r1, [r3, #20]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	895a      	ldrh	r2, [r3, #10]
 8004f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	f004 ff9f 	bl	8009e58 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4413      	add	r3, r2
 8004f28:	881b      	ldrh	r3, [r3, #0]
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f34:	82bb      	strh	r3, [r7, #20]
 8004f36:	8abb      	ldrh	r3, [r7, #20]
 8004f38:	f083 0310 	eor.w	r3, r3, #16
 8004f3c:	82bb      	strh	r3, [r7, #20]
 8004f3e:	8abb      	ldrh	r3, [r7, #20]
 8004f40:	f083 0320 	eor.w	r3, r3, #32
 8004f44:	82bb      	strh	r3, [r7, #20]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	441a      	add	r2, r3
 8004f54:	8abb      	ldrh	r3, [r7, #20]
 8004f56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3790      	adds	r7, #144	; 0x90
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	607b      	str	r3, [r7, #4]
 8004f7e:	460b      	mov	r3, r1
 8004f80:	817b      	strh	r3, [r7, #10]
 8004f82:	4613      	mov	r3, r2
 8004f84:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004f86:	897b      	ldrh	r3, [r7, #10]
 8004f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f92:	897b      	ldrh	r3, [r7, #10]
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	e009      	b.n	8004fbe <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004faa:	897a      	ldrh	r2, [r7, #10]
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	4413      	add	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004fbe:	893b      	ldrh	r3, [r7, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d107      	bne.n	8004fd4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	80da      	strh	r2, [r3, #6]
 8004fd2:	e00b      	b.n	8004fec <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	0c1b      	lsrs	r3, r3, #16
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005002:	af00      	add	r7, sp, #0
 8005004:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005008:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800500c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800500e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005012:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d102      	bne.n	8005022 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	f001 b823 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005026:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 817d 	beq.w	8005332 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005038:	4bbc      	ldr	r3, [pc, #752]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 030c 	and.w	r3, r3, #12
 8005040:	2b04      	cmp	r3, #4
 8005042:	d00c      	beq.n	800505e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005044:	4bb9      	ldr	r3, [pc, #740]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 030c 	and.w	r3, r3, #12
 800504c:	2b08      	cmp	r3, #8
 800504e:	d15c      	bne.n	800510a <HAL_RCC_OscConfig+0x10e>
 8005050:	4bb6      	ldr	r3, [pc, #728]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800505c:	d155      	bne.n	800510a <HAL_RCC_OscConfig+0x10e>
 800505e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005062:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005066:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800506a:	fa93 f3a3 	rbit	r3, r3
 800506e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005072:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005076:	fab3 f383 	clz	r3, r3
 800507a:	b2db      	uxtb	r3, r3
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	b2db      	uxtb	r3, r3
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b01      	cmp	r3, #1
 8005088:	d102      	bne.n	8005090 <HAL_RCC_OscConfig+0x94>
 800508a:	4ba8      	ldr	r3, [pc, #672]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	e015      	b.n	80050bc <HAL_RCC_OscConfig+0xc0>
 8005090:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005094:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005098:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800509c:	fa93 f3a3 	rbit	r3, r3
 80050a0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80050a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050a8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80050ac:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80050b0:	fa93 f3a3 	rbit	r3, r3
 80050b4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80050b8:	4b9c      	ldr	r3, [pc, #624]	; (800532c <HAL_RCC_OscConfig+0x330>)
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80050c0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80050c4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80050c8:	fa92 f2a2 	rbit	r2, r2
 80050cc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80050d0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80050d4:	fab2 f282 	clz	r2, r2
 80050d8:	b2d2      	uxtb	r2, r2
 80050da:	f042 0220 	orr.w	r2, r2, #32
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	f002 021f 	and.w	r2, r2, #31
 80050e4:	2101      	movs	r1, #1
 80050e6:	fa01 f202 	lsl.w	r2, r1, r2
 80050ea:	4013      	ands	r3, r2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 811f 	beq.w	8005330 <HAL_RCC_OscConfig+0x334>
 80050f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f040 8116 	bne.w	8005330 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	f000 bfaf 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800510a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800511a:	d106      	bne.n	800512a <HAL_RCC_OscConfig+0x12e>
 800511c:	4b83      	ldr	r3, [pc, #524]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a82      	ldr	r2, [pc, #520]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005122:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	e036      	b.n	8005198 <HAL_RCC_OscConfig+0x19c>
 800512a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10c      	bne.n	8005154 <HAL_RCC_OscConfig+0x158>
 800513a:	4b7c      	ldr	r3, [pc, #496]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a7b      	ldr	r2, [pc, #492]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	4b79      	ldr	r3, [pc, #484]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a78      	ldr	r2, [pc, #480]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800514c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005150:	6013      	str	r3, [r2, #0]
 8005152:	e021      	b.n	8005198 <HAL_RCC_OscConfig+0x19c>
 8005154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005158:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005164:	d10c      	bne.n	8005180 <HAL_RCC_OscConfig+0x184>
 8005166:	4b71      	ldr	r3, [pc, #452]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a70      	ldr	r2, [pc, #448]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800516c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	4b6e      	ldr	r3, [pc, #440]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a6d      	ldr	r2, [pc, #436]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800517c:	6013      	str	r3, [r2, #0]
 800517e:	e00b      	b.n	8005198 <HAL_RCC_OscConfig+0x19c>
 8005180:	4b6a      	ldr	r3, [pc, #424]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a69      	ldr	r2, [pc, #420]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	4b67      	ldr	r3, [pc, #412]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a66      	ldr	r2, [pc, #408]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005196:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005198:	4b64      	ldr	r3, [pc, #400]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800519a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519c:	f023 020f 	bic.w	r2, r3, #15
 80051a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	495f      	ldr	r1, [pc, #380]	; (800532c <HAL_RCC_OscConfig+0x330>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d059      	beq.n	8005276 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fd f8db 	bl	800237c <HAL_GetTick>
 80051c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ca:	e00a      	b.n	80051e2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051cc:	f7fd f8d6 	bl	800237c <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	; 0x64
 80051da:	d902      	bls.n	80051e2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	f000 bf43 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 80051e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051e6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ea:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80051ee:	fa93 f3a3 	rbit	r3, r3
 80051f2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80051f6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051fa:	fab3 f383 	clz	r3, r3
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	095b      	lsrs	r3, r3, #5
 8005202:	b2db      	uxtb	r3, r3
 8005204:	f043 0301 	orr.w	r3, r3, #1
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b01      	cmp	r3, #1
 800520c:	d102      	bne.n	8005214 <HAL_RCC_OscConfig+0x218>
 800520e:	4b47      	ldr	r3, [pc, #284]	; (800532c <HAL_RCC_OscConfig+0x330>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	e015      	b.n	8005240 <HAL_RCC_OscConfig+0x244>
 8005214:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005218:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005220:	fa93 f3a3 	rbit	r3, r3
 8005224:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800522c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005230:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005234:	fa93 f3a3 	rbit	r3, r3
 8005238:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800523c:	4b3b      	ldr	r3, [pc, #236]	; (800532c <HAL_RCC_OscConfig+0x330>)
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005244:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005248:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800524c:	fa92 f2a2 	rbit	r2, r2
 8005250:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005254:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005258:	fab2 f282 	clz	r2, r2
 800525c:	b2d2      	uxtb	r2, r2
 800525e:	f042 0220 	orr.w	r2, r2, #32
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	f002 021f 	and.w	r2, r2, #31
 8005268:	2101      	movs	r1, #1
 800526a:	fa01 f202 	lsl.w	r2, r1, r2
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d0ab      	beq.n	80051cc <HAL_RCC_OscConfig+0x1d0>
 8005274:	e05d      	b.n	8005332 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005276:	f7fd f881 	bl	800237c <HAL_GetTick>
 800527a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800527e:	e00a      	b.n	8005296 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005280:	f7fd f87c 	bl	800237c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	2b64      	cmp	r3, #100	; 0x64
 800528e:	d902      	bls.n	8005296 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	f000 bee9 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 8005296:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800529a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800529e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80052a2:	fa93 f3a3 	rbit	r3, r3
 80052a6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80052aa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ae:	fab3 f383 	clz	r3, r3
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	095b      	lsrs	r3, r3, #5
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	f043 0301 	orr.w	r3, r3, #1
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d102      	bne.n	80052c8 <HAL_RCC_OscConfig+0x2cc>
 80052c2:	4b1a      	ldr	r3, [pc, #104]	; (800532c <HAL_RCC_OscConfig+0x330>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	e015      	b.n	80052f4 <HAL_RCC_OscConfig+0x2f8>
 80052c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052cc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80052d4:	fa93 f3a3 	rbit	r3, r3
 80052d8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80052dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052e0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80052e4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80052e8:	fa93 f3a3 	rbit	r3, r3
 80052ec:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80052f0:	4b0e      	ldr	r3, [pc, #56]	; (800532c <HAL_RCC_OscConfig+0x330>)
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80052f8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80052fc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005300:	fa92 f2a2 	rbit	r2, r2
 8005304:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005308:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800530c:	fab2 f282 	clz	r2, r2
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	f042 0220 	orr.w	r2, r2, #32
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	f002 021f 	and.w	r2, r2, #31
 800531c:	2101      	movs	r1, #1
 800531e:	fa01 f202 	lsl.w	r2, r1, r2
 8005322:	4013      	ands	r3, r2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1ab      	bne.n	8005280 <HAL_RCC_OscConfig+0x284>
 8005328:	e003      	b.n	8005332 <HAL_RCC_OscConfig+0x336>
 800532a:	bf00      	nop
 800532c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005336:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	f000 817d 	beq.w	8005642 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005348:	4ba6      	ldr	r3, [pc, #664]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f003 030c 	and.w	r3, r3, #12
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00b      	beq.n	800536c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005354:	4ba3      	ldr	r3, [pc, #652]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f003 030c 	and.w	r3, r3, #12
 800535c:	2b08      	cmp	r3, #8
 800535e:	d172      	bne.n	8005446 <HAL_RCC_OscConfig+0x44a>
 8005360:	4ba0      	ldr	r3, [pc, #640]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d16c      	bne.n	8005446 <HAL_RCC_OscConfig+0x44a>
 800536c:	2302      	movs	r3, #2
 800536e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005372:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005376:	fa93 f3a3 	rbit	r3, r3
 800537a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800537e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005382:	fab3 f383 	clz	r3, r3
 8005386:	b2db      	uxtb	r3, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	b2db      	uxtb	r3, r3
 800538c:	f043 0301 	orr.w	r3, r3, #1
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b01      	cmp	r3, #1
 8005394:	d102      	bne.n	800539c <HAL_RCC_OscConfig+0x3a0>
 8005396:	4b93      	ldr	r3, [pc, #588]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	e013      	b.n	80053c4 <HAL_RCC_OscConfig+0x3c8>
 800539c:	2302      	movs	r3, #2
 800539e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80053ae:	2302      	movs	r3, #2
 80053b0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80053b4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80053b8:	fa93 f3a3 	rbit	r3, r3
 80053bc:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80053c0:	4b88      	ldr	r3, [pc, #544]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 80053c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c4:	2202      	movs	r2, #2
 80053c6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80053ca:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80053ce:	fa92 f2a2 	rbit	r2, r2
 80053d2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80053d6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80053da:	fab2 f282 	clz	r2, r2
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	f042 0220 	orr.w	r2, r2, #32
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	f002 021f 	and.w	r2, r2, #31
 80053ea:	2101      	movs	r1, #1
 80053ec:	fa01 f202 	lsl.w	r2, r1, r2
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <HAL_RCC_OscConfig+0x410>
 80053f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d002      	beq.n	800540c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	f000 be2e 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800540c:	4b75      	ldr	r3, [pc, #468]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005418:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	21f8      	movs	r1, #248	; 0xf8
 8005422:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005426:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800542a:	fa91 f1a1 	rbit	r1, r1
 800542e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005432:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005436:	fab1 f181 	clz	r1, r1
 800543a:	b2c9      	uxtb	r1, r1
 800543c:	408b      	lsls	r3, r1
 800543e:	4969      	ldr	r1, [pc, #420]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005440:	4313      	orrs	r3, r2
 8005442:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005444:	e0fd      	b.n	8005642 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 8088 	beq.w	8005568 <HAL_RCC_OscConfig+0x56c>
 8005458:	2301      	movs	r3, #1
 800545a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800545e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005462:	fa93 f3a3 	rbit	r3, r3
 8005466:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800546a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800546e:	fab3 f383 	clz	r3, r3
 8005472:	b2db      	uxtb	r3, r3
 8005474:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005478:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	461a      	mov	r2, r3
 8005480:	2301      	movs	r3, #1
 8005482:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005484:	f7fc ff7a 	bl	800237c <HAL_GetTick>
 8005488:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800548c:	e00a      	b.n	80054a4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800548e:	f7fc ff75 	bl	800237c <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d902      	bls.n	80054a4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	f000 bde2 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 80054a4:	2302      	movs	r3, #2
 80054a6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054aa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80054ae:	fa93 f3a3 	rbit	r3, r3
 80054b2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80054b6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ba:	fab3 f383 	clz	r3, r3
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	095b      	lsrs	r3, r3, #5
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	f043 0301 	orr.w	r3, r3, #1
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d102      	bne.n	80054d4 <HAL_RCC_OscConfig+0x4d8>
 80054ce:	4b45      	ldr	r3, [pc, #276]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	e013      	b.n	80054fc <HAL_RCC_OscConfig+0x500>
 80054d4:	2302      	movs	r3, #2
 80054d6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054da:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80054de:	fa93 f3a3 	rbit	r3, r3
 80054e2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80054e6:	2302      	movs	r3, #2
 80054e8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80054ec:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80054f0:	fa93 f3a3 	rbit	r3, r3
 80054f4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80054f8:	4b3a      	ldr	r3, [pc, #232]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	2202      	movs	r2, #2
 80054fe:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005502:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005506:	fa92 f2a2 	rbit	r2, r2
 800550a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800550e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005512:	fab2 f282 	clz	r2, r2
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	f042 0220 	orr.w	r2, r2, #32
 800551c:	b2d2      	uxtb	r2, r2
 800551e:	f002 021f 	and.w	r2, r2, #31
 8005522:	2101      	movs	r1, #1
 8005524:	fa01 f202 	lsl.w	r2, r1, r2
 8005528:	4013      	ands	r3, r2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d0af      	beq.n	800548e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800552e:	4b2d      	ldr	r3, [pc, #180]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800553a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	21f8      	movs	r1, #248	; 0xf8
 8005544:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005548:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800554c:	fa91 f1a1 	rbit	r1, r1
 8005550:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005554:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005558:	fab1 f181 	clz	r1, r1
 800555c:	b2c9      	uxtb	r1, r1
 800555e:	408b      	lsls	r3, r1
 8005560:	4920      	ldr	r1, [pc, #128]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 8005562:	4313      	orrs	r3, r2
 8005564:	600b      	str	r3, [r1, #0]
 8005566:	e06c      	b.n	8005642 <HAL_RCC_OscConfig+0x646>
 8005568:	2301      	movs	r3, #1
 800556a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800556e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005572:	fa93 f3a3 	rbit	r3, r3
 8005576:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800557a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800557e:	fab3 f383 	clz	r3, r3
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005588:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	461a      	mov	r2, r3
 8005590:	2300      	movs	r3, #0
 8005592:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005594:	f7fc fef2 	bl	800237c <HAL_GetTick>
 8005598:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800559c:	e00a      	b.n	80055b4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800559e:	f7fc feed 	bl	800237c <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d902      	bls.n	80055b4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	f000 bd5a 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 80055b4:	2302      	movs	r3, #2
 80055b6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80055be:	fa93 f3a3 	rbit	r3, r3
 80055c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80055c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ca:	fab3 f383 	clz	r3, r3
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	095b      	lsrs	r3, r3, #5
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d104      	bne.n	80055e8 <HAL_RCC_OscConfig+0x5ec>
 80055de:	4b01      	ldr	r3, [pc, #4]	; (80055e4 <HAL_RCC_OscConfig+0x5e8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	e015      	b.n	8005610 <HAL_RCC_OscConfig+0x614>
 80055e4:	40021000 	.word	0x40021000
 80055e8:	2302      	movs	r3, #2
 80055ea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80055f2:	fa93 f3a3 	rbit	r3, r3
 80055f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80055fa:	2302      	movs	r3, #2
 80055fc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005600:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005604:	fa93 f3a3 	rbit	r3, r3
 8005608:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800560c:	4bc8      	ldr	r3, [pc, #800]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	2202      	movs	r2, #2
 8005612:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005616:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800561a:	fa92 f2a2 	rbit	r2, r2
 800561e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005622:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005626:	fab2 f282 	clz	r2, r2
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	f042 0220 	orr.w	r2, r2, #32
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	f002 021f 	and.w	r2, r2, #31
 8005636:	2101      	movs	r1, #1
 8005638:	fa01 f202 	lsl.w	r2, r1, r2
 800563c:	4013      	ands	r3, r2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1ad      	bne.n	800559e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005646:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 8110 	beq.w	8005878 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800565c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d079      	beq.n	800575c <HAL_RCC_OscConfig+0x760>
 8005668:	2301      	movs	r3, #1
 800566a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005672:	fa93 f3a3 	rbit	r3, r3
 8005676:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800567a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800567e:	fab3 f383 	clz	r3, r3
 8005682:	b2db      	uxtb	r3, r3
 8005684:	461a      	mov	r2, r3
 8005686:	4bab      	ldr	r3, [pc, #684]	; (8005934 <HAL_RCC_OscConfig+0x938>)
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	461a      	mov	r2, r3
 800568e:	2301      	movs	r3, #1
 8005690:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005692:	f7fc fe73 	bl	800237c <HAL_GetTick>
 8005696:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800569a:	e00a      	b.n	80056b2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800569c:	f7fc fe6e 	bl	800237c <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d902      	bls.n	80056b2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	f000 bcdb 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 80056b2:	2302      	movs	r3, #2
 80056b4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80056bc:	fa93 f3a3 	rbit	r3, r3
 80056c0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80056c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056c8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80056cc:	2202      	movs	r2, #2
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	fa93 f2a3 	rbit	r2, r3
 80056de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80056e6:	601a      	str	r2, [r3, #0]
 80056e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056f0:	2202      	movs	r2, #2
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	fa93 f2a3 	rbit	r2, r3
 8005702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005706:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800570a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800570c:	4b88      	ldr	r3, [pc, #544]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 800570e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005714:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005718:	2102      	movs	r1, #2
 800571a:	6019      	str	r1, [r3, #0]
 800571c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005720:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	fa93 f1a3 	rbit	r1, r3
 800572a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800572e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005732:	6019      	str	r1, [r3, #0]
  return result;
 8005734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005738:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	fab3 f383 	clz	r3, r3
 8005742:	b2db      	uxtb	r3, r3
 8005744:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005748:	b2db      	uxtb	r3, r3
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	2101      	movs	r1, #1
 8005750:	fa01 f303 	lsl.w	r3, r1, r3
 8005754:	4013      	ands	r3, r2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d0a0      	beq.n	800569c <HAL_RCC_OscConfig+0x6a0>
 800575a:	e08d      	b.n	8005878 <HAL_RCC_OscConfig+0x87c>
 800575c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005760:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005764:	2201      	movs	r2, #1
 8005766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800576c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	fa93 f2a3 	rbit	r2, r3
 8005776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800577a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800577e:	601a      	str	r2, [r3, #0]
  return result;
 8005780:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005784:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005788:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800578a:	fab3 f383 	clz	r3, r3
 800578e:	b2db      	uxtb	r3, r3
 8005790:	461a      	mov	r2, r3
 8005792:	4b68      	ldr	r3, [pc, #416]	; (8005934 <HAL_RCC_OscConfig+0x938>)
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	461a      	mov	r2, r3
 800579a:	2300      	movs	r3, #0
 800579c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800579e:	f7fc fded 	bl	800237c <HAL_GetTick>
 80057a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057a8:	f7fc fde8 	bl	800237c <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d902      	bls.n	80057be <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	f000 bc55 	b.w	8006068 <HAL_RCC_OscConfig+0x106c>
 80057be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80057c6:	2202      	movs	r2, #2
 80057c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	fa93 f2a3 	rbit	r2, r3
 80057d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057dc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80057ea:	2202      	movs	r2, #2
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057f2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	fa93 f2a3 	rbit	r2, r3
 80057fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005800:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005804:	601a      	str	r2, [r3, #0]
 8005806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800580e:	2202      	movs	r2, #2
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005816:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	fa93 f2a3 	rbit	r2, r3
 8005820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005824:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005828:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800582a:	4b41      	ldr	r3, [pc, #260]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 800582c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800582e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005832:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005836:	2102      	movs	r1, #2
 8005838:	6019      	str	r1, [r3, #0]
 800583a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800583e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	fa93 f1a3 	rbit	r1, r3
 8005848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800584c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005850:	6019      	str	r1, [r3, #0]
  return result;
 8005852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005856:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	fab3 f383 	clz	r3, r3
 8005860:	b2db      	uxtb	r3, r3
 8005862:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005866:	b2db      	uxtb	r3, r3
 8005868:	f003 031f 	and.w	r3, r3, #31
 800586c:	2101      	movs	r1, #1
 800586e:	fa01 f303 	lsl.w	r3, r1, r3
 8005872:	4013      	ands	r3, r2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d197      	bne.n	80057a8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800587c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	2b00      	cmp	r3, #0
 800588a:	f000 81a1 	beq.w	8005bd0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800588e:	2300      	movs	r3, #0
 8005890:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005894:	4b26      	ldr	r3, [pc, #152]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d116      	bne.n	80058ce <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058a0:	4b23      	ldr	r3, [pc, #140]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	4a22      	ldr	r2, [pc, #136]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 80058a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058aa:	61d3      	str	r3, [r2, #28]
 80058ac:	4b20      	ldr	r3, [pc, #128]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80058b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80058bc:	601a      	str	r2, [r3, #0]
 80058be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058c2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80058c6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80058c8:	2301      	movs	r3, #1
 80058ca:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ce:	4b1a      	ldr	r3, [pc, #104]	; (8005938 <HAL_RCC_OscConfig+0x93c>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d11a      	bne.n	8005910 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058da:	4b17      	ldr	r3, [pc, #92]	; (8005938 <HAL_RCC_OscConfig+0x93c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a16      	ldr	r2, [pc, #88]	; (8005938 <HAL_RCC_OscConfig+0x93c>)
 80058e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058e6:	f7fc fd49 	bl	800237c <HAL_GetTick>
 80058ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ee:	e009      	b.n	8005904 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f0:	f7fc fd44 	bl	800237c <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b64      	cmp	r3, #100	; 0x64
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e3b1      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005904:	4b0c      	ldr	r3, [pc, #48]	; (8005938 <HAL_RCC_OscConfig+0x93c>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0ef      	beq.n	80058f0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005914:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d10d      	bne.n	800593c <HAL_RCC_OscConfig+0x940>
 8005920:	4b03      	ldr	r3, [pc, #12]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	4a02      	ldr	r2, [pc, #8]	; (8005930 <HAL_RCC_OscConfig+0x934>)
 8005926:	f043 0301 	orr.w	r3, r3, #1
 800592a:	6213      	str	r3, [r2, #32]
 800592c:	e03c      	b.n	80059a8 <HAL_RCC_OscConfig+0x9ac>
 800592e:	bf00      	nop
 8005930:	40021000 	.word	0x40021000
 8005934:	10908120 	.word	0x10908120
 8005938:	40007000 	.word	0x40007000
 800593c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005940:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10c      	bne.n	8005966 <HAL_RCC_OscConfig+0x96a>
 800594c:	4bc1      	ldr	r3, [pc, #772]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	4ac0      	ldr	r2, [pc, #768]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	6213      	str	r3, [r2, #32]
 8005958:	4bbe      	ldr	r3, [pc, #760]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	4abd      	ldr	r2, [pc, #756]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 800595e:	f023 0304 	bic.w	r3, r3, #4
 8005962:	6213      	str	r3, [r2, #32]
 8005964:	e020      	b.n	80059a8 <HAL_RCC_OscConfig+0x9ac>
 8005966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	2b05      	cmp	r3, #5
 8005974:	d10c      	bne.n	8005990 <HAL_RCC_OscConfig+0x994>
 8005976:	4bb7      	ldr	r3, [pc, #732]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	4ab6      	ldr	r2, [pc, #728]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 800597c:	f043 0304 	orr.w	r3, r3, #4
 8005980:	6213      	str	r3, [r2, #32]
 8005982:	4bb4      	ldr	r3, [pc, #720]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	4ab3      	ldr	r2, [pc, #716]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005988:	f043 0301 	orr.w	r3, r3, #1
 800598c:	6213      	str	r3, [r2, #32]
 800598e:	e00b      	b.n	80059a8 <HAL_RCC_OscConfig+0x9ac>
 8005990:	4bb0      	ldr	r3, [pc, #704]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	4aaf      	ldr	r2, [pc, #700]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005996:	f023 0301 	bic.w	r3, r3, #1
 800599a:	6213      	str	r3, [r2, #32]
 800599c:	4bad      	ldr	r3, [pc, #692]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	4aac      	ldr	r2, [pc, #688]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 80059a2:	f023 0304 	bic.w	r3, r3, #4
 80059a6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 8081 	beq.w	8005abc <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ba:	f7fc fcdf 	bl	800237c <HAL_GetTick>
 80059be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c2:	e00b      	b.n	80059dc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c4:	f7fc fcda 	bl	800237c <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d901      	bls.n	80059dc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80059d8:	2303      	movs	r3, #3
 80059da:	e345      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
 80059dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059e0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80059e4:	2202      	movs	r2, #2
 80059e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ec:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	fa93 f2a3 	rbit	r2, r3
 80059f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059fa:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a04:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005a08:	2202      	movs	r2, #2
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a10:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	fa93 f2a3 	rbit	r2, r3
 8005a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a1e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005a22:	601a      	str	r2, [r3, #0]
  return result;
 8005a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a28:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005a2c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2e:	fab3 f383 	clz	r3, r3
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	095b      	lsrs	r3, r3, #5
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f043 0302 	orr.w	r3, r3, #2
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d102      	bne.n	8005a48 <HAL_RCC_OscConfig+0xa4c>
 8005a42:	4b84      	ldr	r3, [pc, #528]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	e013      	b.n	8005a70 <HAL_RCC_OscConfig+0xa74>
 8005a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005a50:	2202      	movs	r2, #2
 8005a52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a58:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	fa93 f2a3 	rbit	r2, r3
 8005a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a66:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	4b79      	ldr	r3, [pc, #484]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a74:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005a78:	2102      	movs	r1, #2
 8005a7a:	6011      	str	r1, [r2, #0]
 8005a7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a80:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005a84:	6812      	ldr	r2, [r2, #0]
 8005a86:	fa92 f1a2 	rbit	r1, r2
 8005a8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a8e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005a92:	6011      	str	r1, [r2, #0]
  return result;
 8005a94:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a98:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005a9c:	6812      	ldr	r2, [r2, #0]
 8005a9e:	fab2 f282 	clz	r2, r2
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005aa8:	b2d2      	uxtb	r2, r2
 8005aaa:	f002 021f 	and.w	r2, r2, #31
 8005aae:	2101      	movs	r1, #1
 8005ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d084      	beq.n	80059c4 <HAL_RCC_OscConfig+0x9c8>
 8005aba:	e07f      	b.n	8005bbc <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005abc:	f7fc fc5e 	bl	800237c <HAL_GetTick>
 8005ac0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ac4:	e00b      	b.n	8005ade <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ac6:	f7fc fc59 	bl	800237c <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d901      	bls.n	8005ade <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e2c4      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
 8005ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ae2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aee:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	fa93 f2a3 	rbit	r2, r3
 8005af8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005afc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b06:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b12:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	fa93 f2a3 	rbit	r2, r3
 8005b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b20:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005b24:	601a      	str	r2, [r3, #0]
  return result;
 8005b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b2a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005b2e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b30:	fab3 f383 	clz	r3, r3
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	095b      	lsrs	r3, r3, #5
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	f043 0302 	orr.w	r3, r3, #2
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d102      	bne.n	8005b4a <HAL_RCC_OscConfig+0xb4e>
 8005b44:	4b43      	ldr	r3, [pc, #268]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	e013      	b.n	8005b72 <HAL_RCC_OscConfig+0xb76>
 8005b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b4e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005b52:	2202      	movs	r2, #2
 8005b54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b5a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	fa93 f2a3 	rbit	r2, r3
 8005b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b68:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	4b39      	ldr	r3, [pc, #228]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b76:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	6011      	str	r1, [r2, #0]
 8005b7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b82:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	fa92 f1a2 	rbit	r1, r2
 8005b8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b90:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005b94:	6011      	str	r1, [r2, #0]
  return result;
 8005b96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b9a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	fab2 f282 	clz	r2, r2
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	f002 021f 	and.w	r2, r2, #31
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d184      	bne.n	8005ac6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005bbc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d105      	bne.n	8005bd0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc4:	4b23      	ldr	r3, [pc, #140]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	4a22      	ldr	r2, [pc, #136]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005bca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bce:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69db      	ldr	r3, [r3, #28]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 8242 	beq.w	8006066 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005be2:	4b1c      	ldr	r3, [pc, #112]	; (8005c54 <HAL_RCC_OscConfig+0xc58>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f003 030c 	and.w	r3, r3, #12
 8005bea:	2b08      	cmp	r3, #8
 8005bec:	f000 8213 	beq.w	8006016 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bf4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	f040 8162 	bne.w	8005ec6 <HAL_RCC_OscConfig+0xeca>
 8005c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c06:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005c0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c14:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	fa93 f2a3 	rbit	r2, r3
 8005c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c22:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005c26:	601a      	str	r2, [r3, #0]
  return result;
 8005c28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c2c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005c30:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c32:	fab3 f383 	clz	r3, r3
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	461a      	mov	r2, r3
 8005c44:	2300      	movs	r3, #0
 8005c46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c48:	f7fc fb98 	bl	800237c <HAL_GetTick>
 8005c4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c50:	e00c      	b.n	8005c6c <HAL_RCC_OscConfig+0xc70>
 8005c52:	bf00      	nop
 8005c54:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c58:	f7fc fb90 	bl	800237c <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d901      	bls.n	8005c6c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e1fd      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
 8005c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c70:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005c74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c7e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	fa93 f2a3 	rbit	r2, r3
 8005c88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c8c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005c90:	601a      	str	r2, [r3, #0]
  return result;
 8005c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c96:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005c9a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c9c:	fab3 f383 	clz	r3, r3
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	095b      	lsrs	r3, r3, #5
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	f043 0301 	orr.w	r3, r3, #1
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d102      	bne.n	8005cb6 <HAL_RCC_OscConfig+0xcba>
 8005cb0:	4bb0      	ldr	r3, [pc, #704]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	e027      	b.n	8005d06 <HAL_RCC_OscConfig+0xd0a>
 8005cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cba:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005cbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cc8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	fa93 f2a3 	rbit	r2, r3
 8005cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cd6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ce0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005ce4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cee:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	fa93 f2a3 	rbit	r2, r3
 8005cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cfc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005d00:	601a      	str	r2, [r3, #0]
 8005d02:	4b9c      	ldr	r3, [pc, #624]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d0a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005d0e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005d12:	6011      	str	r1, [r2, #0]
 8005d14:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d18:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005d1c:	6812      	ldr	r2, [r2, #0]
 8005d1e:	fa92 f1a2 	rbit	r1, r2
 8005d22:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d26:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005d2a:	6011      	str	r1, [r2, #0]
  return result;
 8005d2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d30:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005d34:	6812      	ldr	r2, [r2, #0]
 8005d36:	fab2 f282 	clz	r2, r2
 8005d3a:	b2d2      	uxtb	r2, r2
 8005d3c:	f042 0220 	orr.w	r2, r2, #32
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	f002 021f 	and.w	r2, r2, #31
 8005d46:	2101      	movs	r1, #1
 8005d48:	fa01 f202 	lsl.w	r2, r1, r2
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d182      	bne.n	8005c58 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d52:	4b88      	ldr	r3, [pc, #544]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005d5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	430b      	orrs	r3, r1
 8005d74:	497f      	ldr	r1, [pc, #508]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	604b      	str	r3, [r1, #4]
 8005d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d7e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005d82:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005d86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d8c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	fa93 f2a3 	rbit	r2, r3
 8005d96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d9a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005d9e:	601a      	str	r2, [r3, #0]
  return result;
 8005da0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005da4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005da8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005daa:	fab3 f383 	clz	r3, r3
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005db4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	461a      	mov	r2, r3
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc0:	f7fc fadc 	bl	800237c <HAL_GetTick>
 8005dc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dc8:	e009      	b.n	8005dde <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dca:	f7fc fad7 	bl	800237c <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e144      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
 8005dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005de2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005de6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005dea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005df0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	fa93 f2a3 	rbit	r2, r3
 8005dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dfe:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005e02:	601a      	str	r2, [r3, #0]
  return result;
 8005e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e08:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005e0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e0e:	fab3 f383 	clz	r3, r3
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	095b      	lsrs	r3, r3, #5
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	f043 0301 	orr.w	r3, r3, #1
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d102      	bne.n	8005e28 <HAL_RCC_OscConfig+0xe2c>
 8005e22:	4b54      	ldr	r3, [pc, #336]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	e027      	b.n	8005e78 <HAL_RCC_OscConfig+0xe7c>
 8005e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e2c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005e30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e3a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	fa93 f2a3 	rbit	r2, r3
 8005e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e48:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005e4c:	601a      	str	r2, [r3, #0]
 8005e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e52:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005e56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e60:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	fa93 f2a3 	rbit	r2, r3
 8005e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e6e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	4b3f      	ldr	r3, [pc, #252]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e78:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e7c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005e80:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005e84:	6011      	str	r1, [r2, #0]
 8005e86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e8a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005e8e:	6812      	ldr	r2, [r2, #0]
 8005e90:	fa92 f1a2 	rbit	r1, r2
 8005e94:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e98:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005e9c:	6011      	str	r1, [r2, #0]
  return result;
 8005e9e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ea2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005ea6:	6812      	ldr	r2, [r2, #0]
 8005ea8:	fab2 f282 	clz	r2, r2
 8005eac:	b2d2      	uxtb	r2, r2
 8005eae:	f042 0220 	orr.w	r2, r2, #32
 8005eb2:	b2d2      	uxtb	r2, r2
 8005eb4:	f002 021f 	and.w	r2, r2, #31
 8005eb8:	2101      	movs	r1, #1
 8005eba:	fa01 f202 	lsl.w	r2, r1, r2
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d082      	beq.n	8005dca <HAL_RCC_OscConfig+0xdce>
 8005ec4:	e0cf      	b.n	8006066 <HAL_RCC_OscConfig+0x106a>
 8005ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005eca:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005ece:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ed2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ed8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	fa93 f2a3 	rbit	r2, r3
 8005ee2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ee6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005eea:	601a      	str	r2, [r3, #0]
  return result;
 8005eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ef0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005ef4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef6:	fab3 f383 	clz	r3, r3
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005f00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	461a      	mov	r2, r3
 8005f08:	2300      	movs	r3, #0
 8005f0a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f0c:	f7fc fa36 	bl	800237c <HAL_GetTick>
 8005f10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f14:	e009      	b.n	8005f2a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f16:	f7fc fa31 	bl	800237c <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e09e      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
 8005f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f2e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f3c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	fa93 f2a3 	rbit	r2, r3
 8005f46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f4a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005f4e:	601a      	str	r2, [r3, #0]
  return result;
 8005f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f54:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005f58:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f5a:	fab3 f383 	clz	r3, r3
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	f043 0301 	orr.w	r3, r3, #1
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d104      	bne.n	8005f78 <HAL_RCC_OscConfig+0xf7c>
 8005f6e:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <HAL_RCC_OscConfig+0xf78>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	e029      	b.n	8005fc8 <HAL_RCC_OscConfig+0xfcc>
 8005f74:	40021000 	.word	0x40021000
 8005f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f7c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005f80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f8a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	fa93 f2a3 	rbit	r2, r3
 8005f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f98:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fa2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005fa6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fb0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	fa93 f2a3 	rbit	r2, r3
 8005fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fbe:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	4b2b      	ldr	r3, [pc, #172]	; (8006074 <HAL_RCC_OscConfig+0x1078>)
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fcc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005fd0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005fd4:	6011      	str	r1, [r2, #0]
 8005fd6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fda:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005fde:	6812      	ldr	r2, [r2, #0]
 8005fe0:	fa92 f1a2 	rbit	r1, r2
 8005fe4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fe8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005fec:	6011      	str	r1, [r2, #0]
  return result;
 8005fee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ff2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005ff6:	6812      	ldr	r2, [r2, #0]
 8005ff8:	fab2 f282 	clz	r2, r2
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	f042 0220 	orr.w	r2, r2, #32
 8006002:	b2d2      	uxtb	r2, r2
 8006004:	f002 021f 	and.w	r2, r2, #31
 8006008:	2101      	movs	r1, #1
 800600a:	fa01 f202 	lsl.w	r2, r1, r2
 800600e:	4013      	ands	r3, r2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d180      	bne.n	8005f16 <HAL_RCC_OscConfig+0xf1a>
 8006014:	e027      	b.n	8006066 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800601a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e01e      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800602a:	4b12      	ldr	r3, [pc, #72]	; (8006074 <HAL_RCC_OscConfig+0x1078>)
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006032:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006036:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800603a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800603e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	429a      	cmp	r2, r3
 8006048:	d10b      	bne.n	8006062 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800604a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800604e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006056:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800605e:	429a      	cmp	r2, r3
 8006060:	d001      	beq.n	8006066 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e000      	b.n	8006068 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	40021000 	.word	0x40021000

08006078 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b09e      	sub	sp, #120	; 0x78
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006082:	2300      	movs	r3, #0
 8006084:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e162      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006090:	4b90      	ldr	r3, [pc, #576]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0307 	and.w	r3, r3, #7
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	429a      	cmp	r2, r3
 800609c:	d910      	bls.n	80060c0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800609e:	4b8d      	ldr	r3, [pc, #564]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f023 0207 	bic.w	r2, r3, #7
 80060a6:	498b      	ldr	r1, [pc, #556]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ae:	4b89      	ldr	r3, [pc, #548]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0307 	and.w	r3, r3, #7
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d001      	beq.n	80060c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e14a      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d008      	beq.n	80060de <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060cc:	4b82      	ldr	r3, [pc, #520]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	497f      	ldr	r1, [pc, #508]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 80dc 	beq.w	80062a4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d13c      	bne.n	800616e <HAL_RCC_ClockConfig+0xf6>
 80060f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80060f8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060fc:	fa93 f3a3 	rbit	r3, r3
 8006100:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006104:	fab3 f383 	clz	r3, r3
 8006108:	b2db      	uxtb	r3, r3
 800610a:	095b      	lsrs	r3, r3, #5
 800610c:	b2db      	uxtb	r3, r3
 800610e:	f043 0301 	orr.w	r3, r3, #1
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	d102      	bne.n	800611e <HAL_RCC_ClockConfig+0xa6>
 8006118:	4b6f      	ldr	r3, [pc, #444]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	e00f      	b.n	800613e <HAL_RCC_ClockConfig+0xc6>
 800611e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006122:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006124:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006126:	fa93 f3a3 	rbit	r3, r3
 800612a:	667b      	str	r3, [r7, #100]	; 0x64
 800612c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006130:	663b      	str	r3, [r7, #96]	; 0x60
 8006132:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006134:	fa93 f3a3 	rbit	r3, r3
 8006138:	65fb      	str	r3, [r7, #92]	; 0x5c
 800613a:	4b67      	ldr	r3, [pc, #412]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006142:	65ba      	str	r2, [r7, #88]	; 0x58
 8006144:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006146:	fa92 f2a2 	rbit	r2, r2
 800614a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800614c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800614e:	fab2 f282 	clz	r2, r2
 8006152:	b2d2      	uxtb	r2, r2
 8006154:	f042 0220 	orr.w	r2, r2, #32
 8006158:	b2d2      	uxtb	r2, r2
 800615a:	f002 021f 	and.w	r2, r2, #31
 800615e:	2101      	movs	r1, #1
 8006160:	fa01 f202 	lsl.w	r2, r1, r2
 8006164:	4013      	ands	r3, r2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d17b      	bne.n	8006262 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e0f3      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	2b02      	cmp	r3, #2
 8006174:	d13c      	bne.n	80061f0 <HAL_RCC_ClockConfig+0x178>
 8006176:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800617a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800617e:	fa93 f3a3 	rbit	r3, r3
 8006182:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006184:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006186:	fab3 f383 	clz	r3, r3
 800618a:	b2db      	uxtb	r3, r3
 800618c:	095b      	lsrs	r3, r3, #5
 800618e:	b2db      	uxtb	r3, r3
 8006190:	f043 0301 	orr.w	r3, r3, #1
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b01      	cmp	r3, #1
 8006198:	d102      	bne.n	80061a0 <HAL_RCC_ClockConfig+0x128>
 800619a:	4b4f      	ldr	r3, [pc, #316]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	e00f      	b.n	80061c0 <HAL_RCC_ClockConfig+0x148>
 80061a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061a4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061a8:	fa93 f3a3 	rbit	r3, r3
 80061ac:	647b      	str	r3, [r7, #68]	; 0x44
 80061ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061b2:	643b      	str	r3, [r7, #64]	; 0x40
 80061b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061b6:	fa93 f3a3 	rbit	r3, r3
 80061ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061bc:	4b46      	ldr	r3, [pc, #280]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80061c4:	63ba      	str	r2, [r7, #56]	; 0x38
 80061c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061c8:	fa92 f2a2 	rbit	r2, r2
 80061cc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80061ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061d0:	fab2 f282 	clz	r2, r2
 80061d4:	b2d2      	uxtb	r2, r2
 80061d6:	f042 0220 	orr.w	r2, r2, #32
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	f002 021f 	and.w	r2, r2, #31
 80061e0:	2101      	movs	r1, #1
 80061e2:	fa01 f202 	lsl.w	r2, r1, r2
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d13a      	bne.n	8006262 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e0b2      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
 80061f0:	2302      	movs	r3, #2
 80061f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f6:	fa93 f3a3 	rbit	r3, r3
 80061fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80061fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061fe:	fab3 f383 	clz	r3, r3
 8006202:	b2db      	uxtb	r3, r3
 8006204:	095b      	lsrs	r3, r3, #5
 8006206:	b2db      	uxtb	r3, r3
 8006208:	f043 0301 	orr.w	r3, r3, #1
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b01      	cmp	r3, #1
 8006210:	d102      	bne.n	8006218 <HAL_RCC_ClockConfig+0x1a0>
 8006212:	4b31      	ldr	r3, [pc, #196]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	e00d      	b.n	8006234 <HAL_RCC_ClockConfig+0x1bc>
 8006218:	2302      	movs	r3, #2
 800621a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621e:	fa93 f3a3 	rbit	r3, r3
 8006222:	627b      	str	r3, [r7, #36]	; 0x24
 8006224:	2302      	movs	r3, #2
 8006226:	623b      	str	r3, [r7, #32]
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	fa93 f3a3 	rbit	r3, r3
 800622e:	61fb      	str	r3, [r7, #28]
 8006230:	4b29      	ldr	r3, [pc, #164]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 8006232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006234:	2202      	movs	r2, #2
 8006236:	61ba      	str	r2, [r7, #24]
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	fa92 f2a2 	rbit	r2, r2
 800623e:	617a      	str	r2, [r7, #20]
  return result;
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	fab2 f282 	clz	r2, r2
 8006246:	b2d2      	uxtb	r2, r2
 8006248:	f042 0220 	orr.w	r2, r2, #32
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	f002 021f 	and.w	r2, r2, #31
 8006252:	2101      	movs	r1, #1
 8006254:	fa01 f202 	lsl.w	r2, r1, r2
 8006258:	4013      	ands	r3, r2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e079      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006262:	4b1d      	ldr	r3, [pc, #116]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f023 0203 	bic.w	r2, r3, #3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	491a      	ldr	r1, [pc, #104]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 8006270:	4313      	orrs	r3, r2
 8006272:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006274:	f7fc f882 	bl	800237c <HAL_GetTick>
 8006278:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800627a:	e00a      	b.n	8006292 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800627c:	f7fc f87e 	bl	800237c <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	f241 3288 	movw	r2, #5000	; 0x1388
 800628a:	4293      	cmp	r3, r2
 800628c:	d901      	bls.n	8006292 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e061      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006292:	4b11      	ldr	r3, [pc, #68]	; (80062d8 <HAL_RCC_ClockConfig+0x260>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f003 020c 	and.w	r2, r3, #12
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d1eb      	bne.n	800627c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062a4:	4b0b      	ldr	r3, [pc, #44]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0307 	and.w	r3, r3, #7
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d214      	bcs.n	80062dc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062b2:	4b08      	ldr	r3, [pc, #32]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f023 0207 	bic.w	r2, r3, #7
 80062ba:	4906      	ldr	r1, [pc, #24]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	4313      	orrs	r3, r2
 80062c0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062c2:	4b04      	ldr	r3, [pc, #16]	; (80062d4 <HAL_RCC_ClockConfig+0x25c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d005      	beq.n	80062dc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e040      	b.n	8006356 <HAL_RCC_ClockConfig+0x2de>
 80062d4:	40022000 	.word	0x40022000
 80062d8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d008      	beq.n	80062fa <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062e8:	4b1d      	ldr	r3, [pc, #116]	; (8006360 <HAL_RCC_ClockConfig+0x2e8>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	491a      	ldr	r1, [pc, #104]	; (8006360 <HAL_RCC_ClockConfig+0x2e8>)
 80062f6:	4313      	orrs	r3, r2
 80062f8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d009      	beq.n	800631a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006306:	4b16      	ldr	r3, [pc, #88]	; (8006360 <HAL_RCC_ClockConfig+0x2e8>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	4912      	ldr	r1, [pc, #72]	; (8006360 <HAL_RCC_ClockConfig+0x2e8>)
 8006316:	4313      	orrs	r3, r2
 8006318:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800631a:	f000 f829 	bl	8006370 <HAL_RCC_GetSysClockFreq>
 800631e:	4601      	mov	r1, r0
 8006320:	4b0f      	ldr	r3, [pc, #60]	; (8006360 <HAL_RCC_ClockConfig+0x2e8>)
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006328:	22f0      	movs	r2, #240	; 0xf0
 800632a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	fa92 f2a2 	rbit	r2, r2
 8006332:	60fa      	str	r2, [r7, #12]
  return result;
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	fab2 f282 	clz	r2, r2
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	40d3      	lsrs	r3, r2
 800633e:	4a09      	ldr	r2, [pc, #36]	; (8006364 <HAL_RCC_ClockConfig+0x2ec>)
 8006340:	5cd3      	ldrb	r3, [r2, r3]
 8006342:	fa21 f303 	lsr.w	r3, r1, r3
 8006346:	4a08      	ldr	r2, [pc, #32]	; (8006368 <HAL_RCC_ClockConfig+0x2f0>)
 8006348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800634a:	4b08      	ldr	r3, [pc, #32]	; (800636c <HAL_RCC_ClockConfig+0x2f4>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f7fb ffd0 	bl	80022f4 <HAL_InitTick>
  
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3778      	adds	r7, #120	; 0x78
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	40021000 	.word	0x40021000
 8006364:	0800c268 	.word	0x0800c268
 8006368:	20000050 	.word	0x20000050
 800636c:	2000005c 	.word	0x2000005c

08006370 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006370:	b480      	push	{r7}
 8006372:	b08b      	sub	sp, #44	; 0x2c
 8006374:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	61fb      	str	r3, [r7, #28]
 800637a:	2300      	movs	r3, #0
 800637c:	61bb      	str	r3, [r7, #24]
 800637e:	2300      	movs	r3, #0
 8006380:	627b      	str	r3, [r7, #36]	; 0x24
 8006382:	2300      	movs	r3, #0
 8006384:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800638a:	4b29      	ldr	r3, [pc, #164]	; (8006430 <HAL_RCC_GetSysClockFreq+0xc0>)
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f003 030c 	and.w	r3, r3, #12
 8006396:	2b04      	cmp	r3, #4
 8006398:	d002      	beq.n	80063a0 <HAL_RCC_GetSysClockFreq+0x30>
 800639a:	2b08      	cmp	r3, #8
 800639c:	d003      	beq.n	80063a6 <HAL_RCC_GetSysClockFreq+0x36>
 800639e:	e03c      	b.n	800641a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80063a0:	4b24      	ldr	r3, [pc, #144]	; (8006434 <HAL_RCC_GetSysClockFreq+0xc4>)
 80063a2:	623b      	str	r3, [r7, #32]
      break;
 80063a4:	e03c      	b.n	8006420 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80063ac:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80063b0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b2:	68ba      	ldr	r2, [r7, #8]
 80063b4:	fa92 f2a2 	rbit	r2, r2
 80063b8:	607a      	str	r2, [r7, #4]
  return result;
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	fab2 f282 	clz	r2, r2
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	40d3      	lsrs	r3, r2
 80063c4:	4a1c      	ldr	r2, [pc, #112]	; (8006438 <HAL_RCC_GetSysClockFreq+0xc8>)
 80063c6:	5cd3      	ldrb	r3, [r2, r3]
 80063c8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80063ca:	4b19      	ldr	r3, [pc, #100]	; (8006430 <HAL_RCC_GetSysClockFreq+0xc0>)
 80063cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ce:	f003 030f 	and.w	r3, r3, #15
 80063d2:	220f      	movs	r2, #15
 80063d4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	fa92 f2a2 	rbit	r2, r2
 80063dc:	60fa      	str	r2, [r7, #12]
  return result;
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	fab2 f282 	clz	r2, r2
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	40d3      	lsrs	r3, r2
 80063e8:	4a14      	ldr	r2, [pc, #80]	; (800643c <HAL_RCC_GetSysClockFreq+0xcc>)
 80063ea:	5cd3      	ldrb	r3, [r2, r3]
 80063ec:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d008      	beq.n	800640a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80063f8:	4a0e      	ldr	r2, [pc, #56]	; (8006434 <HAL_RCC_GetSysClockFreq+0xc4>)
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	fb02 f303 	mul.w	r3, r2, r3
 8006406:	627b      	str	r3, [r7, #36]	; 0x24
 8006408:	e004      	b.n	8006414 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	4a0c      	ldr	r2, [pc, #48]	; (8006440 <HAL_RCC_GetSysClockFreq+0xd0>)
 800640e:	fb02 f303 	mul.w	r3, r2, r3
 8006412:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006416:	623b      	str	r3, [r7, #32]
      break;
 8006418:	e002      	b.n	8006420 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800641a:	4b06      	ldr	r3, [pc, #24]	; (8006434 <HAL_RCC_GetSysClockFreq+0xc4>)
 800641c:	623b      	str	r3, [r7, #32]
      break;
 800641e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006420:	6a3b      	ldr	r3, [r7, #32]
}
 8006422:	4618      	mov	r0, r3
 8006424:	372c      	adds	r7, #44	; 0x2c
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	40021000 	.word	0x40021000
 8006434:	007a1200 	.word	0x007a1200
 8006438:	0800c278 	.word	0x0800c278
 800643c:	0800c288 	.word	0x0800c288
 8006440:	003d0900 	.word	0x003d0900

08006444 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b092      	sub	sp, #72	; 0x48
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800644c:	2300      	movs	r3, #0
 800644e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006454:	2300      	movs	r3, #0
 8006456:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 80d4 	beq.w	8006610 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006468:	4b4e      	ldr	r3, [pc, #312]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800646a:	69db      	ldr	r3, [r3, #28]
 800646c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d10e      	bne.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006474:	4b4b      	ldr	r3, [pc, #300]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	4a4a      	ldr	r2, [pc, #296]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800647a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800647e:	61d3      	str	r3, [r2, #28]
 8006480:	4b48      	ldr	r3, [pc, #288]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006488:	60bb      	str	r3, [r7, #8]
 800648a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800648c:	2301      	movs	r3, #1
 800648e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006492:	4b45      	ldr	r3, [pc, #276]	; (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649a:	2b00      	cmp	r3, #0
 800649c:	d118      	bne.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800649e:	4b42      	ldr	r3, [pc, #264]	; (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a41      	ldr	r2, [pc, #260]	; (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064aa:	f7fb ff67 	bl	800237c <HAL_GetTick>
 80064ae:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064b0:	e008      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064b2:	f7fb ff63 	bl	800237c <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	2b64      	cmp	r3, #100	; 0x64
 80064be:	d901      	bls.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e14b      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064c4:	4b38      	ldr	r3, [pc, #224]	; (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d0f0      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064d0:	4b34      	ldr	r3, [pc, #208]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8084 	beq.w	80065ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d07c      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064f0:	4b2c      	ldr	r3, [pc, #176]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80064fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006502:	fa93 f3a3 	rbit	r3, r3
 8006506:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800650a:	fab3 f383 	clz	r3, r3
 800650e:	b2db      	uxtb	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	4b26      	ldr	r3, [pc, #152]	; (80065ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006514:	4413      	add	r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	461a      	mov	r2, r3
 800651a:	2301      	movs	r3, #1
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006522:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006526:	fa93 f3a3 	rbit	r3, r3
 800652a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800652c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800652e:	fab3 f383 	clz	r3, r3
 8006532:	b2db      	uxtb	r3, r3
 8006534:	461a      	mov	r2, r3
 8006536:	4b1d      	ldr	r3, [pc, #116]	; (80065ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006538:	4413      	add	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	461a      	mov	r2, r3
 800653e:	2300      	movs	r3, #0
 8006540:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006542:	4a18      	ldr	r2, [pc, #96]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006546:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	2b00      	cmp	r3, #0
 8006550:	d04b      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006552:	f7fb ff13 	bl	800237c <HAL_GetTick>
 8006556:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006558:	e00a      	b.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655a:	f7fb ff0f 	bl	800237c <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	f241 3288 	movw	r2, #5000	; 0x1388
 8006568:	4293      	cmp	r3, r2
 800656a:	d901      	bls.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e0f5      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006570:	2302      	movs	r3, #2
 8006572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006576:	fa93 f3a3 	rbit	r3, r3
 800657a:	627b      	str	r3, [r7, #36]	; 0x24
 800657c:	2302      	movs	r3, #2
 800657e:	623b      	str	r3, [r7, #32]
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	fa93 f3a3 	rbit	r3, r3
 8006586:	61fb      	str	r3, [r7, #28]
  return result;
 8006588:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800658a:	fab3 f383 	clz	r3, r3
 800658e:	b2db      	uxtb	r3, r3
 8006590:	095b      	lsrs	r3, r3, #5
 8006592:	b2db      	uxtb	r3, r3
 8006594:	f043 0302 	orr.w	r3, r3, #2
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b02      	cmp	r3, #2
 800659c:	d108      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800659e:	4b01      	ldr	r3, [pc, #4]	; (80065a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	e00d      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80065a4:	40021000 	.word	0x40021000
 80065a8:	40007000 	.word	0x40007000
 80065ac:	10908100 	.word	0x10908100
 80065b0:	2302      	movs	r3, #2
 80065b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	fa93 f3a3 	rbit	r3, r3
 80065ba:	617b      	str	r3, [r7, #20]
 80065bc:	4b69      	ldr	r3, [pc, #420]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	2202      	movs	r2, #2
 80065c2:	613a      	str	r2, [r7, #16]
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	fa92 f2a2 	rbit	r2, r2
 80065ca:	60fa      	str	r2, [r7, #12]
  return result;
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	fab2 f282 	clz	r2, r2
 80065d2:	b2d2      	uxtb	r2, r2
 80065d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065d8:	b2d2      	uxtb	r2, r2
 80065da:	f002 021f 	and.w	r2, r2, #31
 80065de:	2101      	movs	r1, #1
 80065e0:	fa01 f202 	lsl.w	r2, r1, r2
 80065e4:	4013      	ands	r3, r2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0b7      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80065ea:	4b5e      	ldr	r3, [pc, #376]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	495b      	ldr	r1, [pc, #364]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80065fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006600:	2b01      	cmp	r3, #1
 8006602:	d105      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006604:	4b57      	ldr	r3, [pc, #348]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006606:	69db      	ldr	r3, [r3, #28]
 8006608:	4a56      	ldr	r2, [pc, #344]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800660a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800660e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	d008      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800661c:	4b51      	ldr	r3, [pc, #324]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800661e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006620:	f023 0203 	bic.w	r2, r3, #3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	494e      	ldr	r1, [pc, #312]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800662a:	4313      	orrs	r3, r2
 800662c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b00      	cmp	r3, #0
 8006638:	d008      	beq.n	800664c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800663a:	4b4a      	ldr	r3, [pc, #296]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800663c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	4947      	ldr	r1, [pc, #284]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006648:	4313      	orrs	r3, r2
 800664a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0304 	and.w	r3, r3, #4
 8006654:	2b00      	cmp	r3, #0
 8006656:	d008      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006658:	4b42      	ldr	r3, [pc, #264]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800665a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	493f      	ldr	r1, [pc, #252]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006666:	4313      	orrs	r3, r2
 8006668:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0320 	and.w	r3, r3, #32
 8006672:	2b00      	cmp	r3, #0
 8006674:	d008      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006676:	4b3b      	ldr	r3, [pc, #236]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667a:	f023 0210 	bic.w	r2, r3, #16
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	4938      	ldr	r1, [pc, #224]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006684:	4313      	orrs	r3, r2
 8006686:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006694:	4b33      	ldr	r3, [pc, #204]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	4930      	ldr	r1, [pc, #192]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d008      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066b2:	4b2c      	ldr	r3, [pc, #176]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b6:	f023 0220 	bic.w	r2, r3, #32
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	4929      	ldr	r1, [pc, #164]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0308 	and.w	r3, r3, #8
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d008      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066d0:	4b24      	ldr	r3, [pc, #144]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	4921      	ldr	r1, [pc, #132]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0310 	and.w	r3, r3, #16
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d008      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066ee:	4b1d      	ldr	r3, [pc, #116]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	491a      	ldr	r1, [pc, #104]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006708:	2b00      	cmp	r3, #0
 800670a:	d008      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800670c:	4b15      	ldr	r3, [pc, #84]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006718:	4912      	ldr	r1, [pc, #72]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800671a:	4313      	orrs	r3, r2
 800671c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006726:	2b00      	cmp	r3, #0
 8006728:	d008      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800672a:	4b0e      	ldr	r3, [pc, #56]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800672c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006736:	490b      	ldr	r1, [pc, #44]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006738:	4313      	orrs	r3, r2
 800673a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d008      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006748:	4b06      	ldr	r3, [pc, #24]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800674a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	4903      	ldr	r1, [pc, #12]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006756:	4313      	orrs	r3, r2
 8006758:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3748      	adds	r7, #72	; 0x48
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	40021000 	.word	0x40021000

08006768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e049      	b.n	800680e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d106      	bne.n	8006794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fb fb22 	bl	8001dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4619      	mov	r1, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	f000 fc1e 	bl	8006fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
	...

08006818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b01      	cmp	r3, #1
 800682a:	d001      	beq.n	8006830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e045      	b.n	80068bc <HAL_TIM_Base_Start_IT+0xa4>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f042 0201 	orr.w	r2, r2, #1
 8006846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a1e      	ldr	r2, [pc, #120]	; (80068c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d013      	beq.n	800687a <HAL_TIM_Base_Start_IT+0x62>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685a:	d00e      	beq.n	800687a <HAL_TIM_Base_Start_IT+0x62>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a1a      	ldr	r2, [pc, #104]	; (80068cc <HAL_TIM_Base_Start_IT+0xb4>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d009      	beq.n	800687a <HAL_TIM_Base_Start_IT+0x62>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a19      	ldr	r2, [pc, #100]	; (80068d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d004      	beq.n	800687a <HAL_TIM_Base_Start_IT+0x62>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a17      	ldr	r2, [pc, #92]	; (80068d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d115      	bne.n	80068a6 <HAL_TIM_Base_Start_IT+0x8e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	4b15      	ldr	r3, [pc, #84]	; (80068d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006882:	4013      	ands	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2b06      	cmp	r3, #6
 800688a:	d015      	beq.n	80068b8 <HAL_TIM_Base_Start_IT+0xa0>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006892:	d011      	beq.n	80068b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0201 	orr.w	r2, r2, #1
 80068a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a4:	e008      	b.n	80068b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
 80068b6:	e000      	b.n	80068ba <HAL_TIM_Base_Start_IT+0xa2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3714      	adds	r7, #20
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr
 80068c8:	40012c00 	.word	0x40012c00
 80068cc:	40000400 	.word	0x40000400
 80068d0:	40000800 	.word	0x40000800
 80068d4:	40014000 	.word	0x40014000
 80068d8:	00010007 	.word	0x00010007

080068dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e049      	b.n	8006982 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d106      	bne.n	8006908 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f841 	bl	800698a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	3304      	adds	r3, #4
 8006918:	4619      	mov	r1, r3
 800691a:	4610      	mov	r0, r2
 800691c:	f000 fb64 	bl	8006fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006992:	bf00      	nop
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b082      	sub	sp, #8
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	f003 0302 	and.w	r3, r3, #2
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d122      	bne.n	80069fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d11b      	bne.n	80069fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f06f 0202 	mvn.w	r2, #2
 80069ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	f003 0303 	and.w	r3, r3, #3
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d003      	beq.n	80069e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 fae2 	bl	8006faa <HAL_TIM_IC_CaptureCallback>
 80069e6:	e005      	b.n	80069f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fad4 	bl	8006f96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fae5 	bl	8006fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	f003 0304 	and.w	r3, r3, #4
 8006a04:	2b04      	cmp	r3, #4
 8006a06:	d122      	bne.n	8006a4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f003 0304 	and.w	r3, r3, #4
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d11b      	bne.n	8006a4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f06f 0204 	mvn.w	r2, #4
 8006a1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2202      	movs	r2, #2
 8006a24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fab8 	bl	8006faa <HAL_TIM_IC_CaptureCallback>
 8006a3a:	e005      	b.n	8006a48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 faaa 	bl	8006f96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fabb 	bl	8006fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	f003 0308 	and.w	r3, r3, #8
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d122      	bne.n	8006aa2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f003 0308 	and.w	r3, r3, #8
 8006a66:	2b08      	cmp	r3, #8
 8006a68:	d11b      	bne.n	8006aa2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f06f 0208 	mvn.w	r2, #8
 8006a72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2204      	movs	r2, #4
 8006a78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69db      	ldr	r3, [r3, #28]
 8006a80:	f003 0303 	and.w	r3, r3, #3
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d003      	beq.n	8006a90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fa8e 	bl	8006faa <HAL_TIM_IC_CaptureCallback>
 8006a8e:	e005      	b.n	8006a9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 fa80 	bl	8006f96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 fa91 	bl	8006fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	f003 0310 	and.w	r3, r3, #16
 8006aac:	2b10      	cmp	r3, #16
 8006aae:	d122      	bne.n	8006af6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	f003 0310 	and.w	r3, r3, #16
 8006aba:	2b10      	cmp	r3, #16
 8006abc:	d11b      	bne.n	8006af6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f06f 0210 	mvn.w	r2, #16
 8006ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2208      	movs	r2, #8
 8006acc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	69db      	ldr	r3, [r3, #28]
 8006ad4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d003      	beq.n	8006ae4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fa64 	bl	8006faa <HAL_TIM_IC_CaptureCallback>
 8006ae2:	e005      	b.n	8006af0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fa56 	bl	8006f96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fa67 	bl	8006fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d10e      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d107      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f06f 0201 	mvn.w	r2, #1
 8006b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f7fb fb73 	bl	8002208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2c:	2b80      	cmp	r3, #128	; 0x80
 8006b2e:	d10e      	bne.n	8006b4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b3a:	2b80      	cmp	r3, #128	; 0x80
 8006b3c:	d107      	bne.n	8006b4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fe8d 	bl	8007868 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b5c:	d10e      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b68:	2b80      	cmp	r3, #128	; 0x80
 8006b6a:	d107      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fe80 	bl	800787c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b86:	2b40      	cmp	r3, #64	; 0x40
 8006b88:	d10e      	bne.n	8006ba8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b94:	2b40      	cmp	r3, #64	; 0x40
 8006b96:	d107      	bne.n	8006ba8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fa15 	bl	8006fd2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	d10e      	bne.n	8006bd4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	f003 0320 	and.w	r3, r3, #32
 8006bc0:	2b20      	cmp	r3, #32
 8006bc2:	d107      	bne.n	8006bd4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f06f 0220 	mvn.w	r2, #32
 8006bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 fe40 	bl	8007854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bd4:	bf00      	nop
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006be8:	2300      	movs	r3, #0
 8006bea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bf6:	2302      	movs	r3, #2
 8006bf8:	e0ff      	b.n	8006dfa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b14      	cmp	r3, #20
 8006c06:	f200 80f0 	bhi.w	8006dea <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006c0a:	a201      	add	r2, pc, #4	; (adr r2, 8006c10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c10:	08006c65 	.word	0x08006c65
 8006c14:	08006deb 	.word	0x08006deb
 8006c18:	08006deb 	.word	0x08006deb
 8006c1c:	08006deb 	.word	0x08006deb
 8006c20:	08006ca5 	.word	0x08006ca5
 8006c24:	08006deb 	.word	0x08006deb
 8006c28:	08006deb 	.word	0x08006deb
 8006c2c:	08006deb 	.word	0x08006deb
 8006c30:	08006ce7 	.word	0x08006ce7
 8006c34:	08006deb 	.word	0x08006deb
 8006c38:	08006deb 	.word	0x08006deb
 8006c3c:	08006deb 	.word	0x08006deb
 8006c40:	08006d27 	.word	0x08006d27
 8006c44:	08006deb 	.word	0x08006deb
 8006c48:	08006deb 	.word	0x08006deb
 8006c4c:	08006deb 	.word	0x08006deb
 8006c50:	08006d69 	.word	0x08006d69
 8006c54:	08006deb 	.word	0x08006deb
 8006c58:	08006deb 	.word	0x08006deb
 8006c5c:	08006deb 	.word	0x08006deb
 8006c60:	08006da9 	.word	0x08006da9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68b9      	ldr	r1, [r7, #8]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 fa3e 	bl	80070ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699a      	ldr	r2, [r3, #24]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0208 	orr.w	r2, r2, #8
 8006c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	699a      	ldr	r2, [r3, #24]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f022 0204 	bic.w	r2, r2, #4
 8006c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	6999      	ldr	r1, [r3, #24]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	691a      	ldr	r2, [r3, #16]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	619a      	str	r2, [r3, #24]
      break;
 8006ca2:	e0a5      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68b9      	ldr	r1, [r7, #8]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f000 faa4 	bl	80071f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	699a      	ldr	r2, [r3, #24]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	699a      	ldr	r2, [r3, #24]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	6999      	ldr	r1, [r3, #24]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	021a      	lsls	r2, r3, #8
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	619a      	str	r2, [r3, #24]
      break;
 8006ce4:	e084      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68b9      	ldr	r1, [r7, #8]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f000 fb03 	bl	80072f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	69da      	ldr	r2, [r3, #28]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f042 0208 	orr.w	r2, r2, #8
 8006d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	69da      	ldr	r2, [r3, #28]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0204 	bic.w	r2, r2, #4
 8006d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69d9      	ldr	r1, [r3, #28]
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	691a      	ldr	r2, [r3, #16]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	430a      	orrs	r2, r1
 8006d22:	61da      	str	r2, [r3, #28]
      break;
 8006d24:	e064      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	68b9      	ldr	r1, [r7, #8]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f000 fb61 	bl	80073f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	69da      	ldr	r2, [r3, #28]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	69da      	ldr	r2, [r3, #28]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	69d9      	ldr	r1, [r3, #28]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	021a      	lsls	r2, r3, #8
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	430a      	orrs	r2, r1
 8006d64:	61da      	str	r2, [r3, #28]
      break;
 8006d66:	e043      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68b9      	ldr	r1, [r7, #8]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 fba4 	bl	80074bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f042 0208 	orr.w	r2, r2, #8
 8006d82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f022 0204 	bic.w	r2, r2, #4
 8006d92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	691a      	ldr	r2, [r3, #16]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006da6:	e023      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68b9      	ldr	r1, [r7, #8]
 8006dae:	4618      	mov	r0, r3
 8006db0:	f000 fbe2 	bl	8007578 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dc2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dd2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	021a      	lsls	r2, r3, #8
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006de8:	e002      	b.n	8006df0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	75fb      	strb	r3, [r7, #23]
      break;
 8006dee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3718      	adds	r7, #24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop

08006e04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d101      	bne.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c>
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	e0b6      	b.n	8006f8e <HAL_TIM_ConfigClockSource+0x18a>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e5c:	d03e      	beq.n	8006edc <HAL_TIM_ConfigClockSource+0xd8>
 8006e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e62:	f200 8087 	bhi.w	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e6a:	f000 8086 	beq.w	8006f7a <HAL_TIM_ConfigClockSource+0x176>
 8006e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e72:	d87f      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e74:	2b70      	cmp	r3, #112	; 0x70
 8006e76:	d01a      	beq.n	8006eae <HAL_TIM_ConfigClockSource+0xaa>
 8006e78:	2b70      	cmp	r3, #112	; 0x70
 8006e7a:	d87b      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e7c:	2b60      	cmp	r3, #96	; 0x60
 8006e7e:	d050      	beq.n	8006f22 <HAL_TIM_ConfigClockSource+0x11e>
 8006e80:	2b60      	cmp	r3, #96	; 0x60
 8006e82:	d877      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e84:	2b50      	cmp	r3, #80	; 0x50
 8006e86:	d03c      	beq.n	8006f02 <HAL_TIM_ConfigClockSource+0xfe>
 8006e88:	2b50      	cmp	r3, #80	; 0x50
 8006e8a:	d873      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e8c:	2b40      	cmp	r3, #64	; 0x40
 8006e8e:	d058      	beq.n	8006f42 <HAL_TIM_ConfigClockSource+0x13e>
 8006e90:	2b40      	cmp	r3, #64	; 0x40
 8006e92:	d86f      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e94:	2b30      	cmp	r3, #48	; 0x30
 8006e96:	d064      	beq.n	8006f62 <HAL_TIM_ConfigClockSource+0x15e>
 8006e98:	2b30      	cmp	r3, #48	; 0x30
 8006e9a:	d86b      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006e9c:	2b20      	cmp	r3, #32
 8006e9e:	d060      	beq.n	8006f62 <HAL_TIM_ConfigClockSource+0x15e>
 8006ea0:	2b20      	cmp	r3, #32
 8006ea2:	d867      	bhi.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d05c      	beq.n	8006f62 <HAL_TIM_ConfigClockSource+0x15e>
 8006ea8:	2b10      	cmp	r3, #16
 8006eaa:	d05a      	beq.n	8006f62 <HAL_TIM_ConfigClockSource+0x15e>
 8006eac:	e062      	b.n	8006f74 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ebe:	f000 fc35 	bl	800772c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ed0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68ba      	ldr	r2, [r7, #8]
 8006ed8:	609a      	str	r2, [r3, #8]
      break;
 8006eda:	e04f      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006eec:	f000 fc1e 	bl	800772c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689a      	ldr	r2, [r3, #8]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006efe:	609a      	str	r2, [r3, #8]
      break;
 8006f00:	e03c      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f0e:	461a      	mov	r2, r3
 8006f10:	f000 fb92 	bl	8007638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2150      	movs	r1, #80	; 0x50
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f000 fbeb 	bl	80076f6 <TIM_ITRx_SetConfig>
      break;
 8006f20:	e02c      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f2e:	461a      	mov	r2, r3
 8006f30:	f000 fbb1 	bl	8007696 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2160      	movs	r1, #96	; 0x60
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f000 fbdb 	bl	80076f6 <TIM_ITRx_SetConfig>
      break;
 8006f40:	e01c      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f4e:	461a      	mov	r2, r3
 8006f50:	f000 fb72 	bl	8007638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2140      	movs	r1, #64	; 0x40
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 fbcb 	bl	80076f6 <TIM_ITRx_SetConfig>
      break;
 8006f60:	e00c      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	4610      	mov	r0, r2
 8006f6e:	f000 fbc2 	bl	80076f6 <TIM_ITRx_SetConfig>
      break;
 8006f72:	e003      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	73fb      	strb	r3, [r7, #15]
      break;
 8006f78:	e000      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006f7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b083      	sub	sp, #12
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b083      	sub	sp, #12
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fc6:	bf00      	nop
 8006fc8:	370c      	adds	r7, #12
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b083      	sub	sp, #12
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
	...

08006fe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a36      	ldr	r2, [pc, #216]	; (80070d4 <TIM_Base_SetConfig+0xec>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d00b      	beq.n	8007018 <TIM_Base_SetConfig+0x30>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007006:	d007      	beq.n	8007018 <TIM_Base_SetConfig+0x30>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a33      	ldr	r2, [pc, #204]	; (80070d8 <TIM_Base_SetConfig+0xf0>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d003      	beq.n	8007018 <TIM_Base_SetConfig+0x30>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a32      	ldr	r2, [pc, #200]	; (80070dc <TIM_Base_SetConfig+0xf4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d108      	bne.n	800702a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	4313      	orrs	r3, r2
 8007028:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a29      	ldr	r2, [pc, #164]	; (80070d4 <TIM_Base_SetConfig+0xec>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d017      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007038:	d013      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a26      	ldr	r2, [pc, #152]	; (80070d8 <TIM_Base_SetConfig+0xf0>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00f      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a25      	ldr	r2, [pc, #148]	; (80070dc <TIM_Base_SetConfig+0xf4>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00b      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a24      	ldr	r2, [pc, #144]	; (80070e0 <TIM_Base_SetConfig+0xf8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d007      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a23      	ldr	r2, [pc, #140]	; (80070e4 <TIM_Base_SetConfig+0xfc>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d003      	beq.n	8007062 <TIM_Base_SetConfig+0x7a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a22      	ldr	r2, [pc, #136]	; (80070e8 <TIM_Base_SetConfig+0x100>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d108      	bne.n	8007074 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	4313      	orrs	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	689a      	ldr	r2, [r3, #8]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a0e      	ldr	r2, [pc, #56]	; (80070d4 <TIM_Base_SetConfig+0xec>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d00b      	beq.n	80070b8 <TIM_Base_SetConfig+0xd0>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a0f      	ldr	r2, [pc, #60]	; (80070e0 <TIM_Base_SetConfig+0xf8>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d007      	beq.n	80070b8 <TIM_Base_SetConfig+0xd0>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a0e      	ldr	r2, [pc, #56]	; (80070e4 <TIM_Base_SetConfig+0xfc>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d003      	beq.n	80070b8 <TIM_Base_SetConfig+0xd0>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a0d      	ldr	r2, [pc, #52]	; (80070e8 <TIM_Base_SetConfig+0x100>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d103      	bne.n	80070c0 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	691a      	ldr	r2, [r3, #16]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	615a      	str	r2, [r3, #20]
}
 80070c6:	bf00      	nop
 80070c8:	3714      	adds	r7, #20
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	40012c00 	.word	0x40012c00
 80070d8:	40000400 	.word	0x40000400
 80070dc:	40000800 	.word	0x40000800
 80070e0:	40014000 	.word	0x40014000
 80070e4:	40014400 	.word	0x40014400
 80070e8:	40014800 	.word	0x40014800

080070ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	f023 0201 	bic.w	r2, r3, #1
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800711a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f023 0303 	bic.w	r3, r3, #3
 8007126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	4313      	orrs	r3, r2
 8007130:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	f023 0302 	bic.w	r3, r3, #2
 8007138:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	4313      	orrs	r3, r2
 8007142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a28      	ldr	r2, [pc, #160]	; (80071e8 <TIM_OC1_SetConfig+0xfc>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d00b      	beq.n	8007164 <TIM_OC1_SetConfig+0x78>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a27      	ldr	r2, [pc, #156]	; (80071ec <TIM_OC1_SetConfig+0x100>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d007      	beq.n	8007164 <TIM_OC1_SetConfig+0x78>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a26      	ldr	r2, [pc, #152]	; (80071f0 <TIM_OC1_SetConfig+0x104>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d003      	beq.n	8007164 <TIM_OC1_SetConfig+0x78>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a25      	ldr	r2, [pc, #148]	; (80071f4 <TIM_OC1_SetConfig+0x108>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d10c      	bne.n	800717e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f023 0308 	bic.w	r3, r3, #8
 800716a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4313      	orrs	r3, r2
 8007174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	f023 0304 	bic.w	r3, r3, #4
 800717c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a19      	ldr	r2, [pc, #100]	; (80071e8 <TIM_OC1_SetConfig+0xfc>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d00b      	beq.n	800719e <TIM_OC1_SetConfig+0xb2>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a18      	ldr	r2, [pc, #96]	; (80071ec <TIM_OC1_SetConfig+0x100>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d007      	beq.n	800719e <TIM_OC1_SetConfig+0xb2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a17      	ldr	r2, [pc, #92]	; (80071f0 <TIM_OC1_SetConfig+0x104>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d003      	beq.n	800719e <TIM_OC1_SetConfig+0xb2>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a16      	ldr	r2, [pc, #88]	; (80071f4 <TIM_OC1_SetConfig+0x108>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d111      	bne.n	80071c2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	4313      	orrs	r3, r2
 80071c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	693a      	ldr	r2, [r7, #16]
 80071c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	685a      	ldr	r2, [r3, #4]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	621a      	str	r2, [r3, #32]
}
 80071dc:	bf00      	nop
 80071de:	371c      	adds	r7, #28
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	40012c00 	.word	0x40012c00
 80071ec:	40014000 	.word	0x40014000
 80071f0:	40014400 	.word	0x40014400
 80071f4:	40014800 	.word	0x40014800

080071f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	f023 0210 	bic.w	r2, r3, #16
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a1b      	ldr	r3, [r3, #32]
 8007212:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800722a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	021b      	lsls	r3, r3, #8
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	4313      	orrs	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f023 0320 	bic.w	r3, r3, #32
 8007246:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	4313      	orrs	r3, r2
 8007252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a24      	ldr	r2, [pc, #144]	; (80072e8 <TIM_OC2_SetConfig+0xf0>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d10d      	bne.n	8007278 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	011b      	lsls	r3, r3, #4
 800726a:	697a      	ldr	r2, [r7, #20]
 800726c:	4313      	orrs	r3, r2
 800726e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007276:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a1b      	ldr	r2, [pc, #108]	; (80072e8 <TIM_OC2_SetConfig+0xf0>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d00b      	beq.n	8007298 <TIM_OC2_SetConfig+0xa0>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a1a      	ldr	r2, [pc, #104]	; (80072ec <TIM_OC2_SetConfig+0xf4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d007      	beq.n	8007298 <TIM_OC2_SetConfig+0xa0>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	4a19      	ldr	r2, [pc, #100]	; (80072f0 <TIM_OC2_SetConfig+0xf8>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d003      	beq.n	8007298 <TIM_OC2_SetConfig+0xa0>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a18      	ldr	r2, [pc, #96]	; (80072f4 <TIM_OC2_SetConfig+0xfc>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d113      	bne.n	80072c0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800729e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072a6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4313      	orrs	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	621a      	str	r2, [r3, #32]
}
 80072da:	bf00      	nop
 80072dc:	371c      	adds	r7, #28
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	40012c00 	.word	0x40012c00
 80072ec:	40014000 	.word	0x40014000
 80072f0:	40014400 	.word	0x40014400
 80072f4:	40014800 	.word	0x40014800

080072f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b087      	sub	sp, #28
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	69db      	ldr	r3, [r3, #28]
 800731e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800732a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f023 0303 	bic.w	r3, r3, #3
 8007332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	4313      	orrs	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	021b      	lsls	r3, r3, #8
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	4313      	orrs	r3, r2
 8007350:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a23      	ldr	r2, [pc, #140]	; (80073e4 <TIM_OC3_SetConfig+0xec>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d10d      	bne.n	8007376 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007360:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	021b      	lsls	r3, r3, #8
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007374:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a1a      	ldr	r2, [pc, #104]	; (80073e4 <TIM_OC3_SetConfig+0xec>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00b      	beq.n	8007396 <TIM_OC3_SetConfig+0x9e>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a19      	ldr	r2, [pc, #100]	; (80073e8 <TIM_OC3_SetConfig+0xf0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d007      	beq.n	8007396 <TIM_OC3_SetConfig+0x9e>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a18      	ldr	r2, [pc, #96]	; (80073ec <TIM_OC3_SetConfig+0xf4>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d003      	beq.n	8007396 <TIM_OC3_SetConfig+0x9e>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a17      	ldr	r2, [pc, #92]	; (80073f0 <TIM_OC3_SetConfig+0xf8>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d113      	bne.n	80073be <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800739c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	011b      	lsls	r3, r3, #4
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	011b      	lsls	r3, r3, #4
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	621a      	str	r2, [r3, #32]
}
 80073d8:	bf00      	nop
 80073da:	371c      	adds	r7, #28
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr
 80073e4:	40012c00 	.word	0x40012c00
 80073e8:	40014000 	.word	0x40014000
 80073ec:	40014400 	.word	0x40014400
 80073f0:	40014800 	.word	0x40014800

080073f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b087      	sub	sp, #28
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	69db      	ldr	r3, [r3, #28]
 800741a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800742e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	021b      	lsls	r3, r3, #8
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	031b      	lsls	r3, r3, #12
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a16      	ldr	r2, [pc, #88]	; (80074ac <TIM_OC4_SetConfig+0xb8>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d00b      	beq.n	8007470 <TIM_OC4_SetConfig+0x7c>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a15      	ldr	r2, [pc, #84]	; (80074b0 <TIM_OC4_SetConfig+0xbc>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d007      	beq.n	8007470 <TIM_OC4_SetConfig+0x7c>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a14      	ldr	r2, [pc, #80]	; (80074b4 <TIM_OC4_SetConfig+0xc0>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d003      	beq.n	8007470 <TIM_OC4_SetConfig+0x7c>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a13      	ldr	r2, [pc, #76]	; (80074b8 <TIM_OC4_SetConfig+0xc4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d109      	bne.n	8007484 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007476:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	695b      	ldr	r3, [r3, #20]
 800747c:	019b      	lsls	r3, r3, #6
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	4313      	orrs	r3, r2
 8007482:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	697a      	ldr	r2, [r7, #20]
 8007488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	68fa      	ldr	r2, [r7, #12]
 800748e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	621a      	str	r2, [r3, #32]
}
 800749e:	bf00      	nop
 80074a0:	371c      	adds	r7, #28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	40012c00 	.word	0x40012c00
 80074b0:	40014000 	.word	0x40014000
 80074b4:	40014400 	.word	0x40014400
 80074b8:	40014800 	.word	0x40014800

080074bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a1b      	ldr	r3, [r3, #32]
 80074ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007500:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	041b      	lsls	r3, r3, #16
 8007508:	693a      	ldr	r2, [r7, #16]
 800750a:	4313      	orrs	r3, r2
 800750c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a15      	ldr	r2, [pc, #84]	; (8007568 <TIM_OC5_SetConfig+0xac>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00b      	beq.n	800752e <TIM_OC5_SetConfig+0x72>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a14      	ldr	r2, [pc, #80]	; (800756c <TIM_OC5_SetConfig+0xb0>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d007      	beq.n	800752e <TIM_OC5_SetConfig+0x72>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a13      	ldr	r2, [pc, #76]	; (8007570 <TIM_OC5_SetConfig+0xb4>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d003      	beq.n	800752e <TIM_OC5_SetConfig+0x72>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a12      	ldr	r2, [pc, #72]	; (8007574 <TIM_OC5_SetConfig+0xb8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d109      	bne.n	8007542 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007534:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	021b      	lsls	r3, r3, #8
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	4313      	orrs	r3, r2
 8007540:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	621a      	str	r2, [r3, #32]
}
 800755c:	bf00      	nop
 800755e:	371c      	adds	r7, #28
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40014000 	.word	0x40014000
 8007570:	40014400 	.word	0x40014400
 8007574:	40014800 	.word	0x40014800

08007578 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007578:	b480      	push	{r7}
 800757a:	b087      	sub	sp, #28
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800759e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	021b      	lsls	r3, r3, #8
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	051b      	lsls	r3, r3, #20
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a16      	ldr	r2, [pc, #88]	; (8007628 <TIM_OC6_SetConfig+0xb0>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d00b      	beq.n	80075ec <TIM_OC6_SetConfig+0x74>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a15      	ldr	r2, [pc, #84]	; (800762c <TIM_OC6_SetConfig+0xb4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d007      	beq.n	80075ec <TIM_OC6_SetConfig+0x74>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a14      	ldr	r2, [pc, #80]	; (8007630 <TIM_OC6_SetConfig+0xb8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d003      	beq.n	80075ec <TIM_OC6_SetConfig+0x74>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a13      	ldr	r2, [pc, #76]	; (8007634 <TIM_OC6_SetConfig+0xbc>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d109      	bne.n	8007600 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	029b      	lsls	r3, r3, #10
 80075fa:	697a      	ldr	r2, [r7, #20]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685a      	ldr	r2, [r3, #4]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	621a      	str	r2, [r3, #32]
}
 800761a:	bf00      	nop
 800761c:	371c      	adds	r7, #28
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	40012c00 	.word	0x40012c00
 800762c:	40014000 	.word	0x40014000
 8007630:	40014400 	.word	0x40014400
 8007634:	40014800 	.word	0x40014800

08007638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007638:	b480      	push	{r7}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6a1b      	ldr	r3, [r3, #32]
 8007648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f023 0201 	bic.w	r2, r3, #1
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	011b      	lsls	r3, r3, #4
 8007668:	693a      	ldr	r2, [r7, #16]
 800766a:	4313      	orrs	r3, r2
 800766c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f023 030a 	bic.w	r3, r3, #10
 8007674:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4313      	orrs	r3, r2
 800767c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	693a      	ldr	r2, [r7, #16]
 8007682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	621a      	str	r2, [r3, #32]
}
 800768a:	bf00      	nop
 800768c:	371c      	adds	r7, #28
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr

08007696 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007696:	b480      	push	{r7}
 8007698:	b087      	sub	sp, #28
 800769a:	af00      	add	r7, sp, #0
 800769c:	60f8      	str	r0, [r7, #12]
 800769e:	60b9      	str	r1, [r7, #8]
 80076a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6a1b      	ldr	r3, [r3, #32]
 80076a6:	f023 0210 	bic.w	r2, r3, #16
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	031b      	lsls	r3, r3, #12
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	011b      	lsls	r3, r3, #4
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4313      	orrs	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	693a      	ldr	r2, [r7, #16]
 80076e8:	621a      	str	r2, [r3, #32]
}
 80076ea:	bf00      	nop
 80076ec:	371c      	adds	r7, #28
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b085      	sub	sp, #20
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
 80076fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800770c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800770e:	683a      	ldr	r2, [r7, #0]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4313      	orrs	r3, r2
 8007714:	f043 0307 	orr.w	r3, r3, #7
 8007718:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	609a      	str	r2, [r3, #8]
}
 8007720:	bf00      	nop
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
 8007738:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007746:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	021a      	lsls	r2, r3, #8
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	431a      	orrs	r2, r3
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	4313      	orrs	r3, r2
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	4313      	orrs	r3, r2
 8007758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	697a      	ldr	r2, [r7, #20]
 800775e:	609a      	str	r2, [r3, #8]
}
 8007760:	bf00      	nop
 8007762:	371c      	adds	r7, #28
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800777c:	2b01      	cmp	r3, #1
 800777e:	d101      	bne.n	8007784 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007780:	2302      	movs	r3, #2
 8007782:	e059      	b.n	8007838 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a26      	ldr	r2, [pc, #152]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d108      	bne.n	80077c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80077b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	4313      	orrs	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a19      	ldr	r2, [pc, #100]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d013      	beq.n	800780c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ec:	d00e      	beq.n	800780c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a15      	ldr	r2, [pc, #84]	; (8007848 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d009      	beq.n	800780c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a13      	ldr	r2, [pc, #76]	; (800784c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d004      	beq.n	800780c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a12      	ldr	r2, [pc, #72]	; (8007850 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d10c      	bne.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0xba>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007812:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	68ba      	ldr	r2, [r7, #8]
 800781a:	4313      	orrs	r3, r2
 800781c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3714      	adds	r7, #20
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr
 8007844:	40012c00 	.word	0x40012c00
 8007848:	40000400 	.word	0x40000400
 800784c:	40000800 	.word	0x40000800
 8007850:	40014000 	.word	0x40014000

08007854 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80078a0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80078a4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80078be:	b480      	push	{r7}
 80078c0:	b085      	sub	sp, #20
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80078c6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80078ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	43db      	mvns	r3, r3
 80078da:	b29b      	uxth	r3, r3
 80078dc:	4013      	ands	r3, r2
 80078de:	b29a      	uxth	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80078f4:	b084      	sub	sp, #16
 80078f6:	b480      	push	{r7}
 80078f8:	b083      	sub	sp, #12
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
 80078fe:	f107 0014 	add.w	r0, r7, #20
 8007902:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	b004      	add	sp, #16
 8007934:	4770      	bx	lr
	...

08007938 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007938:	b480      	push	{r7}
 800793a:	b09d      	sub	sp, #116	; 0x74
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4413      	add	r3, r2
 8007952:	881b      	ldrh	r3, [r3, #0]
 8007954:	b29b      	uxth	r3, r3
 8007956:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800795a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800795e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	78db      	ldrb	r3, [r3, #3]
 8007966:	2b03      	cmp	r3, #3
 8007968:	d81f      	bhi.n	80079aa <USB_ActivateEndpoint+0x72>
 800796a:	a201      	add	r2, pc, #4	; (adr r2, 8007970 <USB_ActivateEndpoint+0x38>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	08007981 	.word	0x08007981
 8007974:	0800799d 	.word	0x0800799d
 8007978:	080079b3 	.word	0x080079b3
 800797c:	0800798f 	.word	0x0800798f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007980:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007988:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800798c:	e012      	b.n	80079b4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800798e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007992:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007996:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800799a:	e00b      	b.n	80079b4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800799c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80079a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079a4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80079a8:	e004      	b.n	80079b4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80079b0:	e000      	b.n	80079b4 <USB_ActivateEndpoint+0x7c>
      break;
 80079b2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	441a      	add	r2, r3
 80079be:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80079c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4413      	add	r3, r2
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	b21b      	sxth	r3, r3
 80079e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ee:	b21a      	sxth	r2, r3
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	b21b      	sxth	r3, r3
 80079f6:	4313      	orrs	r3, r2
 80079f8:	b21b      	sxth	r3, r3
 80079fa:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	441a      	add	r2, r3
 8007a08:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007a0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	7b1b      	ldrb	r3, [r3, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f040 8178 	bne.w	8007d1a <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	785b      	ldrb	r3, [r3, #1]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f000 8084 	beq.w	8007b3c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	61bb      	str	r3, [r7, #24]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	461a      	mov	r2, r3
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	4413      	add	r3, r2
 8007a46:	61bb      	str	r3, [r7, #24]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	011a      	lsls	r2, r3, #4
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a56:	617b      	str	r3, [r7, #20]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	88db      	ldrh	r3, [r3, #6]
 8007a5c:	085b      	lsrs	r3, r3, #1
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	4413      	add	r3, r2
 8007a72:	881b      	ldrh	r3, [r3, #0]
 8007a74:	827b      	strh	r3, [r7, #18]
 8007a76:	8a7b      	ldrh	r3, [r7, #18]
 8007a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01b      	beq.n	8007ab8 <USB_ActivateEndpoint+0x180>
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a96:	823b      	strh	r3, [r7, #16]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	441a      	add	r2, r3
 8007aa2:	8a3b      	ldrh	r3, [r7, #16]
 8007aa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ab0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	78db      	ldrb	r3, [r3, #3]
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d020      	beq.n	8007b02 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	881b      	ldrh	r3, [r3, #0]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ad2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ad6:	81bb      	strh	r3, [r7, #12]
 8007ad8:	89bb      	ldrh	r3, [r7, #12]
 8007ada:	f083 0320 	eor.w	r3, r3, #32
 8007ade:	81bb      	strh	r3, [r7, #12]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	441a      	add	r2, r3
 8007aea:	89bb      	ldrh	r3, [r7, #12]
 8007aec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007af0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007af4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	8013      	strh	r3, [r2, #0]
 8007b00:	e2d5      	b.n	80080ae <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	881b      	ldrh	r3, [r3, #0]
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b18:	81fb      	strh	r3, [r7, #14]
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	441a      	add	r2, r3
 8007b24:	89fb      	ldrh	r3, [r7, #14]
 8007b26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	8013      	strh	r3, [r2, #0]
 8007b3a:	e2b8      	b.n	80080ae <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	633b      	str	r3, [r7, #48]	; 0x30
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4c:	4413      	add	r3, r2
 8007b4e:	633b      	str	r3, [r7, #48]	; 0x30
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	011a      	lsls	r2, r3, #4
 8007b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b58:	4413      	add	r3, r2
 8007b5a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	88db      	ldrh	r3, [r3, #6]
 8007b64:	085b      	lsrs	r3, r3, #1
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	005b      	lsls	r3, r3, #1
 8007b6a:	b29a      	uxth	r2, r3
 8007b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b6e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b80:	4413      	add	r3, r2
 8007b82:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	011a      	lsls	r2, r3, #4
 8007b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b92:	627b      	str	r3, [r7, #36]	; 0x24
 8007b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b96:	881b      	ldrh	r3, [r3, #0]
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b9e:	b29a      	uxth	r2, r3
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba2:	801a      	strh	r2, [r3, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	2b3e      	cmp	r3, #62	; 0x3e
 8007baa:	d91d      	bls.n	8007be8 <USB_ActivateEndpoint+0x2b0>
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	095b      	lsrs	r3, r3, #5
 8007bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	691b      	ldr	r3, [r3, #16]
 8007bb8:	f003 031f 	and.w	r3, r3, #31
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d102      	bne.n	8007bc6 <USB_ActivateEndpoint+0x28e>
 8007bc0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	881b      	ldrh	r3, [r3, #0]
 8007bca:	b29a      	uxth	r2, r3
 8007bcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	029b      	lsls	r3, r3, #10
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	801a      	strh	r2, [r3, #0]
 8007be6:	e026      	b.n	8007c36 <USB_ActivateEndpoint+0x2fe>
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10a      	bne.n	8007c06 <USB_ActivateEndpoint+0x2ce>
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c02:	801a      	strh	r2, [r3, #0]
 8007c04:	e017      	b.n	8007c36 <USB_ActivateEndpoint+0x2fe>
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	085b      	lsrs	r3, r3, #1
 8007c0c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <USB_ActivateEndpoint+0x2e8>
 8007c1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	881b      	ldrh	r3, [r3, #0]
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	029b      	lsls	r3, r3, #10
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c34:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4413      	add	r3, r2
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	847b      	strh	r3, [r7, #34]	; 0x22
 8007c44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d01b      	beq.n	8007c86 <USB_ActivateEndpoint+0x34e>
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4413      	add	r3, r2
 8007c58:	881b      	ldrh	r3, [r3, #0]
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c64:	843b      	strh	r3, [r7, #32]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	441a      	add	r2, r3
 8007c70:	8c3b      	ldrh	r3, [r7, #32]
 8007c72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d124      	bne.n	8007cd8 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ca0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ca4:	83bb      	strh	r3, [r7, #28]
 8007ca6:	8bbb      	ldrh	r3, [r7, #28]
 8007ca8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007cac:	83bb      	strh	r3, [r7, #28]
 8007cae:	8bbb      	ldrh	r3, [r7, #28]
 8007cb0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007cb4:	83bb      	strh	r3, [r7, #28]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	441a      	add	r2, r3
 8007cc0:	8bbb      	ldrh	r3, [r7, #28]
 8007cc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	8013      	strh	r3, [r2, #0]
 8007cd6:	e1ea      	b.n	80080ae <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	4413      	add	r3, r2
 8007ce2:	881b      	ldrh	r3, [r3, #0]
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cee:	83fb      	strh	r3, [r7, #30]
 8007cf0:	8bfb      	ldrh	r3, [r7, #30]
 8007cf2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007cf6:	83fb      	strh	r3, [r7, #30]
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	441a      	add	r2, r3
 8007d02:	8bfb      	ldrh	r3, [r7, #30]
 8007d04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	8013      	strh	r3, [r2, #0]
 8007d18:	e1c9      	b.n	80080ae <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	78db      	ldrb	r3, [r3, #3]
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	d11e      	bne.n	8007d60 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	4413      	add	r3, r2
 8007d2c:	881b      	ldrh	r3, [r3, #0]
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d38:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	441a      	add	r2, r3
 8007d46:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007d4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d52:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007d56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	8013      	strh	r3, [r2, #0]
 8007d5e:	e01d      	b.n	8007d9c <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	881b      	ldrh	r3, [r3, #0]
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d76:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	441a      	add	r2, r3
 8007d84:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007d88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	461a      	mov	r2, r3
 8007daa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dac:	4413      	add	r3, r2
 8007dae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	011a      	lsls	r2, r3, #4
 8007db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007db8:	4413      	add	r3, r2
 8007dba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dbe:	65bb      	str	r3, [r7, #88]	; 0x58
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	891b      	ldrh	r3, [r3, #8]
 8007dc4:	085b      	lsrs	r3, r3, #1
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007dce:	801a      	strh	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	657b      	str	r3, [r7, #84]	; 0x54
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	461a      	mov	r2, r3
 8007dde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007de0:	4413      	add	r3, r2
 8007de2:	657b      	str	r3, [r7, #84]	; 0x54
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	011a      	lsls	r2, r3, #4
 8007dea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007df2:	653b      	str	r3, [r7, #80]	; 0x50
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	895b      	ldrh	r3, [r3, #10]
 8007df8:	085b      	lsrs	r3, r3, #1
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	005b      	lsls	r3, r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e02:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	785b      	ldrb	r3, [r3, #1]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f040 8093 	bne.w	8007f34 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4413      	add	r3, r2
 8007e18:	881b      	ldrh	r3, [r3, #0]
 8007e1a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007e1e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d01b      	beq.n	8007e62 <USB_ActivateEndpoint+0x52a>
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e40:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	009b      	lsls	r3, r3, #2
 8007e4a:	441a      	add	r2, r3
 8007e4c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007e4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007e5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4413      	add	r3, r2
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007e70:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d01b      	beq.n	8007eb2 <USB_ActivateEndpoint+0x57a>
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	4413      	add	r3, r2
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e90:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	441a      	add	r2, r3
 8007e9c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007e9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ea2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eaa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	881b      	ldrh	r3, [r3, #0]
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ec8:	873b      	strh	r3, [r7, #56]	; 0x38
 8007eca:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007ecc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007ed0:	873b      	strh	r3, [r7, #56]	; 0x38
 8007ed2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007ed4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007ed8:	873b      	strh	r3, [r7, #56]	; 0x38
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	441a      	add	r2, r3
 8007ee4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007ee6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007eea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ef2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	4413      	add	r3, r2
 8007f04:	881b      	ldrh	r3, [r3, #0]
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f10:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	009b      	lsls	r3, r3, #2
 8007f1a:	441a      	add	r2, r3
 8007f1c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007f1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	8013      	strh	r3, [r2, #0]
 8007f32:	e0bc      	b.n	80080ae <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	4413      	add	r3, r2
 8007f3e:	881b      	ldrh	r3, [r3, #0]
 8007f40:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8007f44:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d01d      	beq.n	8007f8c <USB_ActivateEndpoint+0x654>
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4413      	add	r3, r2
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f66:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	441a      	add	r2, r3
 8007f74:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007f78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007f9c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d01d      	beq.n	8007fe4 <USB_ActivateEndpoint+0x6ac>
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4413      	add	r3, r2
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fbe:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	441a      	add	r2, r3
 8007fcc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007fd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fdc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	78db      	ldrb	r3, [r3, #3]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d024      	beq.n	8008036 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ffe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008002:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8008006:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800800a:	f083 0320 	eor.w	r3, r3, #32
 800800e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	441a      	add	r2, r3
 800801c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008020:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008024:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008028:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800802c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008030:	b29b      	uxth	r3, r3
 8008032:	8013      	strh	r3, [r2, #0]
 8008034:	e01d      	b.n	8008072 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	881b      	ldrh	r3, [r3, #0]
 8008042:	b29b      	uxth	r3, r3
 8008044:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008048:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	441a      	add	r2, r3
 800805a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800805e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008062:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008066:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800806a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800806e:	b29b      	uxth	r3, r3
 8008070:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	881b      	ldrh	r3, [r3, #0]
 800807e:	b29b      	uxth	r3, r3
 8008080:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008088:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	441a      	add	r2, r3
 8008096:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800809a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800809e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80080ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3774      	adds	r7, #116	; 0x74
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop

080080c0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b08d      	sub	sp, #52	; 0x34
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	7b1b      	ldrb	r3, [r3, #12]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f040 808e 	bne.w	80081f0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	785b      	ldrb	r3, [r3, #1]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d044      	beq.n	8008166 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	881b      	ldrh	r3, [r3, #0]
 80080e8:	81bb      	strh	r3, [r7, #12]
 80080ea:	89bb      	ldrh	r3, [r7, #12]
 80080ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d01b      	beq.n	800812c <USB_DeactivateEndpoint+0x6c>
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4413      	add	r3, r2
 80080fe:	881b      	ldrh	r3, [r3, #0]
 8008100:	b29b      	uxth	r3, r3
 8008102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800810a:	817b      	strh	r3, [r7, #10]
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	441a      	add	r2, r3
 8008116:	897b      	ldrh	r3, [r7, #10]
 8008118:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800811c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008120:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008124:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008128:	b29b      	uxth	r3, r3
 800812a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	881b      	ldrh	r3, [r3, #0]
 8008138:	b29b      	uxth	r3, r3
 800813a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800813e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008142:	813b      	strh	r3, [r7, #8]
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	441a      	add	r2, r3
 800814e:	893b      	ldrh	r3, [r7, #8]
 8008150:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008154:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008158:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800815c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008160:	b29b      	uxth	r3, r3
 8008162:	8013      	strh	r3, [r2, #0]
 8008164:	e192      	b.n	800848c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	4413      	add	r3, r2
 8008170:	881b      	ldrh	r3, [r3, #0]
 8008172:	827b      	strh	r3, [r7, #18]
 8008174:	8a7b      	ldrh	r3, [r7, #18]
 8008176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800817a:	2b00      	cmp	r3, #0
 800817c:	d01b      	beq.n	80081b6 <USB_DeactivateEndpoint+0xf6>
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4413      	add	r3, r2
 8008188:	881b      	ldrh	r3, [r3, #0]
 800818a:	b29b      	uxth	r3, r3
 800818c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008194:	823b      	strh	r3, [r7, #16]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	441a      	add	r2, r3
 80081a0:	8a3b      	ldrh	r3, [r7, #16]
 80081a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80081ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	881b      	ldrh	r3, [r3, #0]
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081cc:	81fb      	strh	r3, [r7, #14]
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	781b      	ldrb	r3, [r3, #0]
 80081d4:	009b      	lsls	r3, r3, #2
 80081d6:	441a      	add	r2, r3
 80081d8:	89fb      	ldrh	r3, [r7, #14]
 80081da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	8013      	strh	r3, [r2, #0]
 80081ee:	e14d      	b.n	800848c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	785b      	ldrb	r3, [r3, #1]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f040 80a5 	bne.w	8008344 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	881b      	ldrh	r3, [r3, #0]
 8008206:	843b      	strh	r3, [r7, #32]
 8008208:	8c3b      	ldrh	r3, [r7, #32]
 800820a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d01b      	beq.n	800824a <USB_DeactivateEndpoint+0x18a>
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008228:	83fb      	strh	r3, [r7, #30]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	441a      	add	r2, r3
 8008234:	8bfb      	ldrh	r3, [r7, #30]
 8008236:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800823a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800823e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008246:	b29b      	uxth	r3, r3
 8008248:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	83bb      	strh	r3, [r7, #28]
 8008258:	8bbb      	ldrh	r3, [r7, #28]
 800825a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825e:	2b00      	cmp	r3, #0
 8008260:	d01b      	beq.n	800829a <USB_DeactivateEndpoint+0x1da>
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4413      	add	r3, r2
 800826c:	881b      	ldrh	r3, [r3, #0]
 800826e:	b29b      	uxth	r3, r3
 8008270:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008278:	837b      	strh	r3, [r7, #26]
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	441a      	add	r2, r3
 8008284:	8b7b      	ldrh	r3, [r7, #26]
 8008286:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800828a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800828e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008292:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008296:	b29b      	uxth	r3, r3
 8008298:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	881b      	ldrh	r3, [r3, #0]
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082b0:	833b      	strh	r3, [r7, #24]
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	441a      	add	r2, r3
 80082bc:	8b3b      	ldrh	r3, [r7, #24]
 80082be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	881b      	ldrh	r3, [r3, #0]
 80082de:	b29b      	uxth	r3, r3
 80082e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082e8:	82fb      	strh	r3, [r7, #22]
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	441a      	add	r2, r3
 80082f4:	8afb      	ldrh	r3, [r7, #22]
 80082f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008302:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008306:	b29b      	uxth	r3, r3
 8008308:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	4413      	add	r3, r2
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	b29b      	uxth	r3, r3
 8008318:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800831c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008320:	82bb      	strh	r3, [r7, #20]
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	441a      	add	r2, r3
 800832c:	8abb      	ldrh	r3, [r7, #20]
 800832e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008332:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008336:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800833a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833e:	b29b      	uxth	r3, r3
 8008340:	8013      	strh	r3, [r2, #0]
 8008342:	e0a3      	b.n	800848c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4413      	add	r3, r2
 800834e:	881b      	ldrh	r3, [r3, #0]
 8008350:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008352:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008354:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d01b      	beq.n	8008394 <USB_DeactivateEndpoint+0x2d4>
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4413      	add	r3, r2
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	b29b      	uxth	r3, r3
 800836a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800836e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008372:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	441a      	add	r2, r3
 800837e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008380:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008388:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800838c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008390:	b29b      	uxth	r3, r3
 8008392:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	4413      	add	r3, r2
 800839e:	881b      	ldrh	r3, [r3, #0]
 80083a0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80083a2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80083a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01b      	beq.n	80083e4 <USB_DeactivateEndpoint+0x324>
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	4413      	add	r3, r2
 80083b6:	881b      	ldrh	r3, [r3, #0]
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083c2:	853b      	strh	r3, [r7, #40]	; 0x28
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	441a      	add	r2, r3
 80083ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80083d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083dc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4413      	add	r3, r2
 80083ee:	881b      	ldrh	r3, [r3, #0]
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083fa:	84fb      	strh	r3, [r7, #38]	; 0x26
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	441a      	add	r2, r3
 8008406:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008408:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800840c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008410:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008418:	b29b      	uxth	r3, r3
 800841a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	4413      	add	r3, r2
 8008426:	881b      	ldrh	r3, [r3, #0]
 8008428:	b29b      	uxth	r3, r3
 800842a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800842e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008432:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	441a      	add	r2, r3
 800843e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008440:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008444:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800844c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008450:	b29b      	uxth	r3, r3
 8008452:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4413      	add	r3, r2
 800845e:	881b      	ldrh	r3, [r3, #0]
 8008460:	b29b      	uxth	r3, r3
 8008462:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800846a:	847b      	strh	r3, [r7, #34]	; 0x22
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	441a      	add	r2, r3
 8008476:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008478:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800847c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008480:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008488:	b29b      	uxth	r3, r3
 800848a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3734      	adds	r7, #52	; 0x34
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr

0800849a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b0c2      	sub	sp, #264	; 0x108
 800849e:	af00      	add	r7, sp, #0
 80084a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084a8:	6018      	str	r0, [r3, #0]
 80084aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084b2:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80084b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	785b      	ldrb	r3, [r3, #1]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	f040 86b7 	bne.w	8009234 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80084c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	699a      	ldr	r2, [r3, #24]
 80084d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d908      	bls.n	80084f4 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80084e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80084f2:	e007      	b.n	8008504 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80084f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	699b      	ldr	r3, [r3, #24]
 8008500:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008504:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008508:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	7b1b      	ldrb	r3, [r3, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d13a      	bne.n	800858a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008514:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008518:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	6959      	ldr	r1, [r3, #20]
 8008520:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008524:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	88da      	ldrh	r2, [r3, #6]
 800852c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008530:	b29b      	uxth	r3, r3
 8008532:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008536:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800853a:	6800      	ldr	r0, [r0, #0]
 800853c:	f001 fc8c 	bl	8009e58 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008540:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008544:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	613b      	str	r3, [r7, #16]
 800854c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008550:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800855a:	b29b      	uxth	r3, r3
 800855c:	461a      	mov	r2, r3
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	4413      	add	r3, r2
 8008562:	613b      	str	r3, [r7, #16]
 8008564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	011a      	lsls	r2, r3, #4
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	4413      	add	r3, r2
 8008576:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800857a:	60fb      	str	r3, [r7, #12]
 800857c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008580:	b29a      	uxth	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	801a      	strh	r2, [r3, #0]
 8008586:	f000 be1f 	b.w	80091c8 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800858a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800858e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	78db      	ldrb	r3, [r3, #3]
 8008596:	2b02      	cmp	r3, #2
 8008598:	f040 8462 	bne.w	8008e60 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800859c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6a1a      	ldr	r2, [r3, #32]
 80085a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	f240 83df 	bls.w	8008d78 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80085ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	4413      	add	r3, r2
 80085d4:	881b      	ldrh	r3, [r3, #0]
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085e0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80085e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	441a      	add	r2, r3
 80085fe:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008602:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008606:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800860a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800860e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008612:	b29b      	uxth	r3, r3
 8008614:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008616:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800861a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6a1a      	ldr	r2, [r3, #32]
 8008622:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008626:	1ad2      	subs	r2, r2, r3
 8008628:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800862c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008634:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008638:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008642:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	781b      	ldrb	r3, [r3, #0]
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	881b      	ldrh	r3, [r3, #0]
 8008650:	b29b      	uxth	r3, r3
 8008652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008656:	2b00      	cmp	r3, #0
 8008658:	f000 81c7 	beq.w	80089ea <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800865c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008660:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	633b      	str	r3, [r7, #48]	; 0x30
 8008668:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800866c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	785b      	ldrb	r3, [r3, #1]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d177      	bne.n	8008768 <USB_EPStartXfer+0x2ce>
 8008678:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800867c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	62bb      	str	r3, [r7, #40]	; 0x28
 8008684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008688:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008692:	b29b      	uxth	r3, r3
 8008694:	461a      	mov	r2, r3
 8008696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008698:	4413      	add	r3, r2
 800869a:	62bb      	str	r3, [r7, #40]	; 0x28
 800869c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	011a      	lsls	r2, r3, #4
 80086aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ac:	4413      	add	r3, r2
 80086ae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086b2:	627b      	str	r3, [r7, #36]	; 0x24
 80086b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b6:	881b      	ldrh	r3, [r3, #0]
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086be:	b29a      	uxth	r2, r3
 80086c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c2:	801a      	strh	r2, [r3, #0]
 80086c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086c8:	2b3e      	cmp	r3, #62	; 0x3e
 80086ca:	d921      	bls.n	8008710 <USB_EPStartXfer+0x276>
 80086cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086d0:	095b      	lsrs	r3, r3, #5
 80086d2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80086d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086da:	f003 031f 	and.w	r3, r3, #31
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d104      	bne.n	80086ec <USB_EPStartXfer+0x252>
 80086e2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80086e6:	3b01      	subs	r3, #1
 80086e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80086ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ee:	881b      	ldrh	r3, [r3, #0]
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	029b      	lsls	r3, r3, #10
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	4313      	orrs	r3, r2
 80086fe:	b29b      	uxth	r3, r3
 8008700:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008704:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008708:	b29a      	uxth	r2, r3
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	801a      	strh	r2, [r3, #0]
 800870e:	e050      	b.n	80087b2 <USB_EPStartXfer+0x318>
 8008710:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008714:	2b00      	cmp	r3, #0
 8008716:	d10a      	bne.n	800872e <USB_EPStartXfer+0x294>
 8008718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871a:	881b      	ldrh	r3, [r3, #0]
 800871c:	b29b      	uxth	r3, r3
 800871e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008722:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008726:	b29a      	uxth	r2, r3
 8008728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872a:	801a      	strh	r2, [r3, #0]
 800872c:	e041      	b.n	80087b2 <USB_EPStartXfer+0x318>
 800872e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008732:	085b      	lsrs	r3, r3, #1
 8008734:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008738:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800873c:	f003 0301 	and.w	r3, r3, #1
 8008740:	2b00      	cmp	r3, #0
 8008742:	d004      	beq.n	800874e <USB_EPStartXfer+0x2b4>
 8008744:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008748:	3301      	adds	r3, #1
 800874a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800874e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008750:	881b      	ldrh	r3, [r3, #0]
 8008752:	b29a      	uxth	r2, r3
 8008754:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008758:	b29b      	uxth	r3, r3
 800875a:	029b      	lsls	r3, r3, #10
 800875c:	b29b      	uxth	r3, r3
 800875e:	4313      	orrs	r3, r2
 8008760:	b29a      	uxth	r2, r3
 8008762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008764:	801a      	strh	r2, [r3, #0]
 8008766:	e024      	b.n	80087b2 <USB_EPStartXfer+0x318>
 8008768:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800876c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b01      	cmp	r3, #1
 8008776:	d11c      	bne.n	80087b2 <USB_EPStartXfer+0x318>
 8008778:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800877c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008786:	b29b      	uxth	r3, r3
 8008788:	461a      	mov	r2, r3
 800878a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878c:	4413      	add	r3, r2
 800878e:	633b      	str	r3, [r7, #48]	; 0x30
 8008790:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008794:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	011a      	lsls	r2, r3, #4
 800879e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a0:	4413      	add	r3, r2
 80087a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80087a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087b0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80087b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	895b      	ldrh	r3, [r3, #10]
 80087be:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	6959      	ldr	r1, [r3, #20]
 80087ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80087d8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80087dc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80087e0:	6800      	ldr	r0, [r0, #0]
 80087e2:	f001 fb39 	bl	8009e58 <USB_WritePMA>
            ep->xfer_buff += len;
 80087e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	695a      	ldr	r2, [r3, #20]
 80087f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087f6:	441a      	add	r2, r3
 80087f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008804:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008808:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	6a1a      	ldr	r2, [r3, #32]
 8008810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	429a      	cmp	r2, r3
 800881e:	d90f      	bls.n	8008840 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	6a1a      	ldr	r2, [r3, #32]
 800882c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008830:	1ad2      	subs	r2, r2, r3
 8008832:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008836:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	621a      	str	r2, [r3, #32]
 800883e:	e00e      	b.n	800885e <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008840:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008844:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	6a1b      	ldr	r3, [r3, #32]
 800884c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2200      	movs	r2, #0
 800885c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800885e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008862:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	785b      	ldrb	r3, [r3, #1]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d177      	bne.n	800895e <USB_EPStartXfer+0x4c4>
 800886e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008872:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	61bb      	str	r3, [r7, #24]
 800887a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800887e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008888:	b29b      	uxth	r3, r3
 800888a:	461a      	mov	r2, r3
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	4413      	add	r3, r2
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008896:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	011a      	lsls	r2, r3, #4
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	4413      	add	r3, r2
 80088a4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80088a8:	617b      	str	r3, [r7, #20]
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	801a      	strh	r2, [r3, #0]
 80088ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088be:	2b3e      	cmp	r3, #62	; 0x3e
 80088c0:	d921      	bls.n	8008906 <USB_EPStartXfer+0x46c>
 80088c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088c6:	095b      	lsrs	r3, r3, #5
 80088c8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80088cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088d0:	f003 031f 	and.w	r3, r3, #31
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d104      	bne.n	80088e2 <USB_EPStartXfer+0x448>
 80088d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088dc:	3b01      	subs	r3, #1
 80088de:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	881b      	ldrh	r3, [r3, #0]
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	029b      	lsls	r3, r3, #10
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	4313      	orrs	r3, r2
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088fe:	b29a      	uxth	r2, r3
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	801a      	strh	r2, [r3, #0]
 8008904:	e056      	b.n	80089b4 <USB_EPStartXfer+0x51a>
 8008906:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800890a:	2b00      	cmp	r3, #0
 800890c:	d10a      	bne.n	8008924 <USB_EPStartXfer+0x48a>
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	881b      	ldrh	r3, [r3, #0]
 8008912:	b29b      	uxth	r3, r3
 8008914:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008918:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800891c:	b29a      	uxth	r2, r3
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	801a      	strh	r2, [r3, #0]
 8008922:	e047      	b.n	80089b4 <USB_EPStartXfer+0x51a>
 8008924:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008928:	085b      	lsrs	r3, r3, #1
 800892a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800892e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008932:	f003 0301 	and.w	r3, r3, #1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d004      	beq.n	8008944 <USB_EPStartXfer+0x4aa>
 800893a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800893e:	3301      	adds	r3, #1
 8008940:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	881b      	ldrh	r3, [r3, #0]
 8008948:	b29a      	uxth	r2, r3
 800894a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800894e:	b29b      	uxth	r3, r3
 8008950:	029b      	lsls	r3, r3, #10
 8008952:	b29b      	uxth	r3, r3
 8008954:	4313      	orrs	r3, r2
 8008956:	b29a      	uxth	r2, r3
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	801a      	strh	r2, [r3, #0]
 800895c:	e02a      	b.n	80089b4 <USB_EPStartXfer+0x51a>
 800895e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008962:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	785b      	ldrb	r3, [r3, #1]
 800896a:	2b01      	cmp	r3, #1
 800896c:	d122      	bne.n	80089b4 <USB_EPStartXfer+0x51a>
 800896e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008972:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	623b      	str	r3, [r7, #32]
 800897a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800897e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008988:	b29b      	uxth	r3, r3
 800898a:	461a      	mov	r2, r3
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	4413      	add	r3, r2
 8008990:	623b      	str	r3, [r7, #32]
 8008992:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008996:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	011a      	lsls	r2, r3, #4
 80089a0:	6a3b      	ldr	r3, [r7, #32]
 80089a2:	4413      	add	r3, r2
 80089a4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089a8:	61fb      	str	r3, [r7, #28]
 80089aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089ae:	b29a      	uxth	r2, r3
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80089b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	891b      	ldrh	r3, [r3, #8]
 80089c0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	6959      	ldr	r1, [r3, #20]
 80089d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80089da:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80089de:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80089e2:	6800      	ldr	r0, [r0, #0]
 80089e4:	f001 fa38 	bl	8009e58 <USB_WritePMA>
 80089e8:	e3ee      	b.n	80091c8 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80089ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	785b      	ldrb	r3, [r3, #1]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d177      	bne.n	8008aea <USB_EPStartXfer+0x650>
 80089fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	461a      	mov	r2, r3
 8008a18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a1a:	4413      	add	r3, r2
 8008a1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	011a      	lsls	r2, r3, #4
 8008a2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a2e:	4413      	add	r3, r2
 8008a30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a34:	647b      	str	r3, [r7, #68]	; 0x44
 8008a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a38:	881b      	ldrh	r3, [r3, #0]
 8008a3a:	b29b      	uxth	r3, r3
 8008a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a44:	801a      	strh	r2, [r3, #0]
 8008a46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a4a:	2b3e      	cmp	r3, #62	; 0x3e
 8008a4c:	d921      	bls.n	8008a92 <USB_EPStartXfer+0x5f8>
 8008a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a52:	095b      	lsrs	r3, r3, #5
 8008a54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a5c:	f003 031f 	and.w	r3, r3, #31
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d104      	bne.n	8008a6e <USB_EPStartXfer+0x5d4>
 8008a64:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a70:	881b      	ldrh	r3, [r3, #0]
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	029b      	lsls	r3, r3, #10
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a8e:	801a      	strh	r2, [r3, #0]
 8008a90:	e056      	b.n	8008b40 <USB_EPStartXfer+0x6a6>
 8008a92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10a      	bne.n	8008ab0 <USB_EPStartXfer+0x616>
 8008a9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a9c:	881b      	ldrh	r3, [r3, #0]
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008aac:	801a      	strh	r2, [r3, #0]
 8008aae:	e047      	b.n	8008b40 <USB_EPStartXfer+0x6a6>
 8008ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ab4:	085b      	lsrs	r3, r3, #1
 8008ab6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d004      	beq.n	8008ad0 <USB_EPStartXfer+0x636>
 8008ac6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008aca:	3301      	adds	r3, #1
 8008acc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008ad0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ad2:	881b      	ldrh	r3, [r3, #0]
 8008ad4:	b29a      	uxth	r2, r3
 8008ad6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	029b      	lsls	r3, r3, #10
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	b29a      	uxth	r2, r3
 8008ae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ae6:	801a      	strh	r2, [r3, #0]
 8008ae8:	e02a      	b.n	8008b40 <USB_EPStartXfer+0x6a6>
 8008aea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	785b      	ldrb	r3, [r3, #1]
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	d122      	bne.n	8008b40 <USB_EPStartXfer+0x6a6>
 8008afa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008afe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	653b      	str	r3, [r7, #80]	; 0x50
 8008b06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	461a      	mov	r2, r3
 8008b18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b1a:	4413      	add	r3, r2
 8008b1c:	653b      	str	r3, [r7, #80]	; 0x50
 8008b1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	011a      	lsls	r2, r3, #4
 8008b2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b2e:	4413      	add	r3, r2
 8008b30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b3a:	b29a      	uxth	r2, r3
 8008b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b3e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008b40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	891b      	ldrh	r3, [r3, #8]
 8008b4c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	6959      	ldr	r1, [r3, #20]
 8008b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008b66:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008b6a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008b6e:	6800      	ldr	r0, [r0, #0]
 8008b70:	f001 f972 	bl	8009e58 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	695a      	ldr	r2, [r3, #20]
 8008b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b84:	441a      	add	r2, r3
 8008b86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6a1a      	ldr	r2, [r3, #32]
 8008b9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ba2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d90f      	bls.n	8008bce <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008bae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	6a1a      	ldr	r2, [r3, #32]
 8008bba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bbe:	1ad2      	subs	r2, r2, r3
 8008bc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	621a      	str	r2, [r3, #32]
 8008bcc:	e00e      	b.n	8008bec <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008bce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	6a1b      	ldr	r3, [r3, #32]
 8008bda:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008bde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008be2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2200      	movs	r2, #0
 8008bea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008bec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bf0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	643b      	str	r3, [r7, #64]	; 0x40
 8008bf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	785b      	ldrb	r3, [r3, #1]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d177      	bne.n	8008cf8 <USB_EPStartXfer+0x85e>
 8008c08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c0c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	461a      	mov	r2, r3
 8008c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c28:	4413      	add	r3, r2
 8008c2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	011a      	lsls	r2, r3, #4
 8008c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3c:	4413      	add	r3, r2
 8008c3e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c42:	637b      	str	r3, [r7, #52]	; 0x34
 8008c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c46:	881b      	ldrh	r3, [r3, #0]
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c52:	801a      	strh	r2, [r3, #0]
 8008c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c58:	2b3e      	cmp	r3, #62	; 0x3e
 8008c5a:	d921      	bls.n	8008ca0 <USB_EPStartXfer+0x806>
 8008c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c6a:	f003 031f 	and.w	r3, r3, #31
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d104      	bne.n	8008c7c <USB_EPStartXfer+0x7e2>
 8008c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c76:	3b01      	subs	r3, #1
 8008c78:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	029b      	lsls	r3, r3, #10
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c9c:	801a      	strh	r2, [r3, #0]
 8008c9e:	e050      	b.n	8008d42 <USB_EPStartXfer+0x8a8>
 8008ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d10a      	bne.n	8008cbe <USB_EPStartXfer+0x824>
 8008ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cba:	801a      	strh	r2, [r3, #0]
 8008cbc:	e041      	b.n	8008d42 <USB_EPStartXfer+0x8a8>
 8008cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cc2:	085b      	lsrs	r3, r3, #1
 8008cc4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ccc:	f003 0301 	and.w	r3, r3, #1
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d004      	beq.n	8008cde <USB_EPStartXfer+0x844>
 8008cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cd8:	3301      	adds	r3, #1
 8008cda:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce0:	881b      	ldrh	r3, [r3, #0]
 8008ce2:	b29a      	uxth	r2, r3
 8008ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	029b      	lsls	r3, r3, #10
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf4:	801a      	strh	r2, [r3, #0]
 8008cf6:	e024      	b.n	8008d42 <USB_EPStartXfer+0x8a8>
 8008cf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	785b      	ldrb	r3, [r3, #1]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d11c      	bne.n	8008d42 <USB_EPStartXfer+0x8a8>
 8008d08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d0c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	461a      	mov	r2, r3
 8008d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d1c:	4413      	add	r3, r2
 8008d1e:	643b      	str	r3, [r7, #64]	; 0x40
 8008d20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	011a      	lsls	r2, r3, #4
 8008d2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d30:	4413      	add	r3, r2
 8008d32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008d36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d40:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008d42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	895b      	ldrh	r3, [r3, #10]
 8008d4e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	6959      	ldr	r1, [r3, #20]
 8008d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008d68:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008d6c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008d70:	6800      	ldr	r0, [r0, #0]
 8008d72:	f001 f871 	bl	8009e58 <USB_WritePMA>
 8008d76:	e227      	b.n	80091c8 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008d78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	6a1b      	ldr	r3, [r3, #32]
 8008d84:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008d88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	4413      	add	r3, r2
 8008da2:	881b      	ldrh	r3, [r3, #0]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dae:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008db2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008db6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	441a      	add	r2, r3
 8008dcc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8008dd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008dd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008dd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008de4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008de8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008df0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008df4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	461a      	mov	r2, r3
 8008e02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e04:	4413      	add	r3, r2
 8008e06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	011a      	lsls	r2, r3, #4
 8008e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e18:	4413      	add	r3, r2
 8008e1a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008e1e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008e28:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008e2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	891b      	ldrh	r3, [r3, #8]
 8008e36:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	6959      	ldr	r1, [r3, #20]
 8008e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008e50:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008e54:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008e58:	6800      	ldr	r0, [r0, #0]
 8008e5a:	f000 fffd 	bl	8009e58 <USB_WritePMA>
 8008e5e:	e1b3      	b.n	80091c8 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008e60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6a1a      	ldr	r2, [r3, #32]
 8008e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e70:	1ad2      	subs	r2, r2, r3
 8008e72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008e7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f000 80c6 	beq.w	8009032 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eaa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	673b      	str	r3, [r7, #112]	; 0x70
 8008eb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	785b      	ldrb	r3, [r3, #1]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d177      	bne.n	8008fb2 <USB_EPStartXfer+0xb18>
 8008ec2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ec6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ece:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ed2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	461a      	mov	r2, r3
 8008ee0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008ee2:	4413      	add	r3, r2
 8008ee4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ee6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	011a      	lsls	r2, r3, #4
 8008ef4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008efc:	667b      	str	r3, [r7, #100]	; 0x64
 8008efe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f00:	881b      	ldrh	r3, [r3, #0]
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f0c:	801a      	strh	r2, [r3, #0]
 8008f0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f12:	2b3e      	cmp	r3, #62	; 0x3e
 8008f14:	d921      	bls.n	8008f5a <USB_EPStartXfer+0xac0>
 8008f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f1a:	095b      	lsrs	r3, r3, #5
 8008f1c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f24:	f003 031f 	and.w	r3, r3, #31
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d104      	bne.n	8008f36 <USB_EPStartXfer+0xa9c>
 8008f2c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008f30:	3b01      	subs	r3, #1
 8008f32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008f36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f38:	881b      	ldrh	r3, [r3, #0]
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	029b      	lsls	r3, r3, #10
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	4313      	orrs	r3, r2
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f52:	b29a      	uxth	r2, r3
 8008f54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f56:	801a      	strh	r2, [r3, #0]
 8008f58:	e050      	b.n	8008ffc <USB_EPStartXfer+0xb62>
 8008f5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10a      	bne.n	8008f78 <USB_EPStartXfer+0xade>
 8008f62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f64:	881b      	ldrh	r3, [r3, #0]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f74:	801a      	strh	r2, [r3, #0]
 8008f76:	e041      	b.n	8008ffc <USB_EPStartXfer+0xb62>
 8008f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f7c:	085b      	lsrs	r3, r3, #1
 8008f7e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008f82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f86:	f003 0301 	and.w	r3, r3, #1
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d004      	beq.n	8008f98 <USB_EPStartXfer+0xafe>
 8008f8e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008f92:	3301      	adds	r3, #1
 8008f94:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008f98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f9a:	881b      	ldrh	r3, [r3, #0]
 8008f9c:	b29a      	uxth	r2, r3
 8008f9e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	029b      	lsls	r3, r3, #10
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fae:	801a      	strh	r2, [r3, #0]
 8008fb0:	e024      	b.n	8008ffc <USB_EPStartXfer+0xb62>
 8008fb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	785b      	ldrb	r3, [r3, #1]
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d11c      	bne.n	8008ffc <USB_EPStartXfer+0xb62>
 8008fc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008fd6:	4413      	add	r3, r2
 8008fd8:	673b      	str	r3, [r7, #112]	; 0x70
 8008fda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	011a      	lsls	r2, r3, #4
 8008fe8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008fea:	4413      	add	r3, r2
 8008fec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008ff0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008ff2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ff6:	b29a      	uxth	r2, r3
 8008ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ffa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008ffc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009000:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	895b      	ldrh	r3, [r3, #10]
 8009008:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800900c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009010:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	6959      	ldr	r1, [r3, #20]
 8009018:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800901c:	b29b      	uxth	r3, r3
 800901e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009022:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009026:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800902a:	6800      	ldr	r0, [r0, #0]
 800902c:	f000 ff14 	bl	8009e58 <USB_WritePMA>
 8009030:	e0ca      	b.n	80091c8 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009032:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009036:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	785b      	ldrb	r3, [r3, #1]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d177      	bne.n	8009132 <USB_EPStartXfer+0xc98>
 8009042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009046:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800904e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009052:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800905c:	b29b      	uxth	r3, r3
 800905e:	461a      	mov	r2, r3
 8009060:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009062:	4413      	add	r3, r2
 8009064:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009066:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800906a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	011a      	lsls	r2, r3, #4
 8009074:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009076:	4413      	add	r3, r2
 8009078:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800907c:	67bb      	str	r3, [r7, #120]	; 0x78
 800907e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009080:	881b      	ldrh	r3, [r3, #0]
 8009082:	b29b      	uxth	r3, r3
 8009084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009088:	b29a      	uxth	r2, r3
 800908a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800908c:	801a      	strh	r2, [r3, #0]
 800908e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009092:	2b3e      	cmp	r3, #62	; 0x3e
 8009094:	d921      	bls.n	80090da <USB_EPStartXfer+0xc40>
 8009096:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800909a:	095b      	lsrs	r3, r3, #5
 800909c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80090a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090a4:	f003 031f 	and.w	r3, r3, #31
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d104      	bne.n	80090b6 <USB_EPStartXfer+0xc1c>
 80090ac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80090b0:	3b01      	subs	r3, #1
 80090b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80090b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090b8:	881b      	ldrh	r3, [r3, #0]
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	029b      	lsls	r3, r3, #10
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	4313      	orrs	r3, r2
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d6:	801a      	strh	r2, [r3, #0]
 80090d8:	e05c      	b.n	8009194 <USB_EPStartXfer+0xcfa>
 80090da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10a      	bne.n	80090f8 <USB_EPStartXfer+0xc5e>
 80090e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090e4:	881b      	ldrh	r3, [r3, #0]
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090f4:	801a      	strh	r2, [r3, #0]
 80090f6:	e04d      	b.n	8009194 <USB_EPStartXfer+0xcfa>
 80090f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090fc:	085b      	lsrs	r3, r3, #1
 80090fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009102:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009106:	f003 0301 	and.w	r3, r3, #1
 800910a:	2b00      	cmp	r3, #0
 800910c:	d004      	beq.n	8009118 <USB_EPStartXfer+0xc7e>
 800910e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009112:	3301      	adds	r3, #1
 8009114:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009118:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	b29a      	uxth	r2, r3
 800911e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009122:	b29b      	uxth	r3, r3
 8009124:	029b      	lsls	r3, r3, #10
 8009126:	b29b      	uxth	r3, r3
 8009128:	4313      	orrs	r3, r2
 800912a:	b29a      	uxth	r2, r3
 800912c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800912e:	801a      	strh	r2, [r3, #0]
 8009130:	e030      	b.n	8009194 <USB_EPStartXfer+0xcfa>
 8009132:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009136:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	785b      	ldrb	r3, [r3, #1]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d128      	bne.n	8009194 <USB_EPStartXfer+0xcfa>
 8009142:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009146:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009154:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800915e:	b29b      	uxth	r3, r3
 8009160:	461a      	mov	r2, r3
 8009162:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009166:	4413      	add	r3, r2
 8009168:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800916c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	011a      	lsls	r2, r3, #4
 800917a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800917e:	4413      	add	r3, r2
 8009180:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009184:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800918c:	b29a      	uxth	r2, r3
 800918e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009192:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	891b      	ldrh	r3, [r3, #8]
 80091a0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	6959      	ldr	r1, [r3, #20]
 80091b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80091ba:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80091be:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80091c2:	6800      	ldr	r0, [r0, #0]
 80091c4:	f000 fe48 	bl	8009e58 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80091c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4413      	add	r3, r2
 80091e2:	881b      	ldrh	r3, [r3, #0]
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091ee:	817b      	strh	r3, [r7, #10]
 80091f0:	897b      	ldrh	r3, [r7, #10]
 80091f2:	f083 0310 	eor.w	r3, r3, #16
 80091f6:	817b      	strh	r3, [r7, #10]
 80091f8:	897b      	ldrh	r3, [r7, #10]
 80091fa:	f083 0320 	eor.w	r3, r3, #32
 80091fe:	817b      	strh	r3, [r7, #10]
 8009200:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009204:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800920e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	441a      	add	r2, r3
 800921a:	897b      	ldrh	r3, [r7, #10]
 800921c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009220:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009224:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800922c:	b29b      	uxth	r3, r3
 800922e:	8013      	strh	r3, [r2, #0]
 8009230:	f000 bcde 	b.w	8009bf0 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009234:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009238:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	7b1b      	ldrb	r3, [r3, #12]
 8009240:	2b00      	cmp	r3, #0
 8009242:	f040 80bb 	bne.w	80093bc <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800924a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	699a      	ldr	r2, [r3, #24]
 8009252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009256:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	429a      	cmp	r2, r3
 8009260:	d917      	bls.n	8009292 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8009262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009266:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8009272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009276:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	699a      	ldr	r2, [r3, #24]
 800927e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009282:	1ad2      	subs	r2, r2, r3
 8009284:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009288:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	619a      	str	r2, [r3, #24]
 8009290:	e00e      	b.n	80092b0 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8009292:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009296:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	699b      	ldr	r3, [r3, #24]
 800929e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 80092a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2200      	movs	r2, #0
 80092ae:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80092b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80092be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	461a      	mov	r2, r3
 80092d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80092d4:	4413      	add	r3, r2
 80092d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80092da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	011a      	lsls	r2, r3, #4
 80092e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80092ec:	4413      	add	r3, r2
 80092ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80092f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092fa:	881b      	ldrh	r3, [r3, #0]
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009302:	b29a      	uxth	r2, r3
 8009304:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009308:	801a      	strh	r2, [r3, #0]
 800930a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800930e:	2b3e      	cmp	r3, #62	; 0x3e
 8009310:	d924      	bls.n	800935c <USB_EPStartXfer+0xec2>
 8009312:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009316:	095b      	lsrs	r3, r3, #5
 8009318:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800931c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009320:	f003 031f 	and.w	r3, r3, #31
 8009324:	2b00      	cmp	r3, #0
 8009326:	d104      	bne.n	8009332 <USB_EPStartXfer+0xe98>
 8009328:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800932c:	3b01      	subs	r3, #1
 800932e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009332:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009336:	881b      	ldrh	r3, [r3, #0]
 8009338:	b29a      	uxth	r2, r3
 800933a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800933e:	b29b      	uxth	r3, r3
 8009340:	029b      	lsls	r3, r3, #10
 8009342:	b29b      	uxth	r3, r3
 8009344:	4313      	orrs	r3, r2
 8009346:	b29b      	uxth	r3, r3
 8009348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800934c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009350:	b29a      	uxth	r2, r3
 8009352:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009356:	801a      	strh	r2, [r3, #0]
 8009358:	f000 bc10 	b.w	8009b7c <USB_EPStartXfer+0x16e2>
 800935c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10c      	bne.n	800937e <USB_EPStartXfer+0xee4>
 8009364:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009368:	881b      	ldrh	r3, [r3, #0]
 800936a:	b29b      	uxth	r3, r3
 800936c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009370:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009374:	b29a      	uxth	r2, r3
 8009376:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800937a:	801a      	strh	r2, [r3, #0]
 800937c:	e3fe      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
 800937e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009382:	085b      	lsrs	r3, r3, #1
 8009384:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009388:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800938c:	f003 0301 	and.w	r3, r3, #1
 8009390:	2b00      	cmp	r3, #0
 8009392:	d004      	beq.n	800939e <USB_EPStartXfer+0xf04>
 8009394:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009398:	3301      	adds	r3, #1
 800939a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800939e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80093a2:	881b      	ldrh	r3, [r3, #0]
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	029b      	lsls	r3, r3, #10
 80093ae:	b29b      	uxth	r3, r3
 80093b0:	4313      	orrs	r3, r2
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80093b8:	801a      	strh	r2, [r3, #0]
 80093ba:	e3df      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80093bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	78db      	ldrb	r3, [r3, #3]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	f040 8218 	bne.w	80097fe <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80093ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	785b      	ldrb	r3, [r3, #1]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f040 809d 	bne.w	800951a <USB_EPStartXfer+0x1080>
 80093e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80093ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	461a      	mov	r2, r3
 8009400:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009404:	4413      	add	r3, r2
 8009406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800940a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800940e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	011a      	lsls	r2, r3, #4
 8009418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800941c:	4413      	add	r3, r2
 800941e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009422:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009426:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800942a:	881b      	ldrh	r3, [r3, #0]
 800942c:	b29b      	uxth	r3, r3
 800942e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009432:	b29a      	uxth	r2, r3
 8009434:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009438:	801a      	strh	r2, [r3, #0]
 800943a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800943e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	2b3e      	cmp	r3, #62	; 0x3e
 8009448:	d92b      	bls.n	80094a2 <USB_EPStartXfer+0x1008>
 800944a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800944e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	095b      	lsrs	r3, r3, #5
 8009458:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800945c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	691b      	ldr	r3, [r3, #16]
 8009468:	f003 031f 	and.w	r3, r3, #31
 800946c:	2b00      	cmp	r3, #0
 800946e:	d104      	bne.n	800947a <USB_EPStartXfer+0xfe0>
 8009470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009474:	3b01      	subs	r3, #1
 8009476:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800947a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800947e:	881b      	ldrh	r3, [r3, #0]
 8009480:	b29a      	uxth	r2, r3
 8009482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009486:	b29b      	uxth	r3, r3
 8009488:	029b      	lsls	r3, r3, #10
 800948a:	b29b      	uxth	r3, r3
 800948c:	4313      	orrs	r3, r2
 800948e:	b29b      	uxth	r3, r3
 8009490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009498:	b29a      	uxth	r2, r3
 800949a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800949e:	801a      	strh	r2, [r3, #0]
 80094a0:	e070      	b.n	8009584 <USB_EPStartXfer+0x10ea>
 80094a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	691b      	ldr	r3, [r3, #16]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10c      	bne.n	80094cc <USB_EPStartXfer+0x1032>
 80094b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80094b6:	881b      	ldrh	r3, [r3, #0]
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094c2:	b29a      	uxth	r2, r3
 80094c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80094c8:	801a      	strh	r2, [r3, #0]
 80094ca:	e05b      	b.n	8009584 <USB_EPStartXfer+0x10ea>
 80094cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	691b      	ldr	r3, [r3, #16]
 80094d8:	085b      	lsrs	r3, r3, #1
 80094da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80094de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	691b      	ldr	r3, [r3, #16]
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d004      	beq.n	80094fc <USB_EPStartXfer+0x1062>
 80094f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094f6:	3301      	adds	r3, #1
 80094f8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80094fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	b29a      	uxth	r2, r3
 8009504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009508:	b29b      	uxth	r3, r3
 800950a:	029b      	lsls	r3, r3, #10
 800950c:	b29b      	uxth	r3, r3
 800950e:	4313      	orrs	r3, r2
 8009510:	b29a      	uxth	r2, r3
 8009512:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009516:	801a      	strh	r2, [r3, #0]
 8009518:	e034      	b.n	8009584 <USB_EPStartXfer+0x10ea>
 800951a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800951e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	785b      	ldrb	r3, [r3, #1]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d12c      	bne.n	8009584 <USB_EPStartXfer+0x10ea>
 800952a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800952e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009538:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800953c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009546:	b29b      	uxth	r3, r3
 8009548:	461a      	mov	r2, r3
 800954a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800954e:	4413      	add	r3, r2
 8009550:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009554:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009558:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	011a      	lsls	r2, r3, #4
 8009562:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009566:	4413      	add	r3, r2
 8009568:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800956c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009570:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009574:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	b29a      	uxth	r2, r3
 800957e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009582:	801a      	strh	r2, [r3, #0]
 8009584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009588:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009592:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009596:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	785b      	ldrb	r3, [r3, #1]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f040 809d 	bne.w	80096de <USB_EPStartXfer+0x1244>
 80095a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80095b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	461a      	mov	r2, r3
 80095c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80095c8:	4413      	add	r3, r2
 80095ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80095ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	011a      	lsls	r2, r3, #4
 80095dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80095e0:	4413      	add	r3, r2
 80095e2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80095e6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80095ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095ee:	881b      	ldrh	r3, [r3, #0]
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095fc:	801a      	strh	r2, [r3, #0]
 80095fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009602:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	2b3e      	cmp	r3, #62	; 0x3e
 800960c:	d92b      	bls.n	8009666 <USB_EPStartXfer+0x11cc>
 800960e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009612:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	095b      	lsrs	r3, r3, #5
 800961c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009620:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009624:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	f003 031f 	and.w	r3, r3, #31
 8009630:	2b00      	cmp	r3, #0
 8009632:	d104      	bne.n	800963e <USB_EPStartXfer+0x11a4>
 8009634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009638:	3b01      	subs	r3, #1
 800963a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800963e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009642:	881b      	ldrh	r3, [r3, #0]
 8009644:	b29a      	uxth	r2, r3
 8009646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800964a:	b29b      	uxth	r3, r3
 800964c:	029b      	lsls	r3, r3, #10
 800964e:	b29b      	uxth	r3, r3
 8009650:	4313      	orrs	r3, r2
 8009652:	b29b      	uxth	r3, r3
 8009654:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009658:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800965c:	b29a      	uxth	r2, r3
 800965e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009662:	801a      	strh	r2, [r3, #0]
 8009664:	e069      	b.n	800973a <USB_EPStartXfer+0x12a0>
 8009666:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800966a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d10c      	bne.n	8009690 <USB_EPStartXfer+0x11f6>
 8009676:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800967a:	881b      	ldrh	r3, [r3, #0]
 800967c:	b29b      	uxth	r3, r3
 800967e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009682:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009686:	b29a      	uxth	r2, r3
 8009688:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800968c:	801a      	strh	r2, [r3, #0]
 800968e:	e054      	b.n	800973a <USB_EPStartXfer+0x12a0>
 8009690:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009694:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	085b      	lsrs	r3, r3, #1
 800969e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80096a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d004      	beq.n	80096c0 <USB_EPStartXfer+0x1226>
 80096b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096ba:	3301      	adds	r3, #1
 80096bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80096c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	029b      	lsls	r3, r3, #10
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	4313      	orrs	r3, r2
 80096d4:	b29a      	uxth	r2, r3
 80096d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80096da:	801a      	strh	r2, [r3, #0]
 80096dc:	e02d      	b.n	800973a <USB_EPStartXfer+0x12a0>
 80096de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	785b      	ldrb	r3, [r3, #1]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d125      	bne.n	800973a <USB_EPStartXfer+0x12a0>
 80096ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	461a      	mov	r2, r3
 8009700:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009704:	4413      	add	r3, r2
 8009706:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800970a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800970e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	011a      	lsls	r2, r3, #4
 8009718:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800971c:	4413      	add	r3, r2
 800971e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009722:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800972a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	b29a      	uxth	r2, r3
 8009734:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009738:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800973a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800973e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	69db      	ldr	r3, [r3, #28]
 8009746:	2b00      	cmp	r3, #0
 8009748:	f000 8218 	beq.w	8009b7c <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800974c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009750:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800975a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	4413      	add	r3, r2
 8009766:	881b      	ldrh	r3, [r3, #0]
 8009768:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800976c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d005      	beq.n	8009784 <USB_EPStartXfer+0x12ea>
 8009778:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800977c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10d      	bne.n	80097a0 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009784:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800978c:	2b00      	cmp	r3, #0
 800978e:	f040 81f5 	bne.w	8009b7c <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009792:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979a:	2b00      	cmp	r3, #0
 800979c:	f040 81ee 	bne.w	8009b7c <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80097a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	881b      	ldrh	r3, [r3, #0]
 80097bc:	b29b      	uxth	r3, r3
 80097be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097c6:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80097ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	441a      	add	r2, r3
 80097e4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80097e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097f4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	8013      	strh	r3, [r2, #0]
 80097fc:	e1be      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80097fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009802:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	78db      	ldrb	r3, [r3, #3]
 800980a:	2b01      	cmp	r3, #1
 800980c:	f040 81b4 	bne.w	8009b78 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	699a      	ldr	r2, [r3, #24]
 800981c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	429a      	cmp	r2, r3
 800982a:	d917      	bls.n	800985c <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800982c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	691b      	ldr	r3, [r3, #16]
 8009838:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800983c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009840:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	699a      	ldr	r2, [r3, #24]
 8009848:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800984c:	1ad2      	subs	r2, r2, r3
 800984e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009852:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	619a      	str	r2, [r3, #24]
 800985a:	e00e      	b.n	800987a <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800985c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009860:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	699b      	ldr	r3, [r3, #24]
 8009868:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800986c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009870:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2200      	movs	r2, #0
 8009878:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800987a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800987e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	785b      	ldrb	r3, [r3, #1]
 8009886:	2b00      	cmp	r3, #0
 8009888:	f040 8085 	bne.w	8009996 <USB_EPStartXfer+0x14fc>
 800988c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009890:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800989a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800989e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	461a      	mov	r2, r3
 80098ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80098b0:	4413      	add	r3, r2
 80098b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80098b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	011a      	lsls	r2, r3, #4
 80098c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80098c8:	4413      	add	r3, r2
 80098ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80098ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80098d6:	881b      	ldrh	r3, [r3, #0]
 80098d8:	b29b      	uxth	r3, r3
 80098da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098de:	b29a      	uxth	r2, r3
 80098e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80098e4:	801a      	strh	r2, [r3, #0]
 80098e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098ea:	2b3e      	cmp	r3, #62	; 0x3e
 80098ec:	d923      	bls.n	8009936 <USB_EPStartXfer+0x149c>
 80098ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098f2:	095b      	lsrs	r3, r3, #5
 80098f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80098f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098fc:	f003 031f 	and.w	r3, r3, #31
 8009900:	2b00      	cmp	r3, #0
 8009902:	d104      	bne.n	800990e <USB_EPStartXfer+0x1474>
 8009904:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009908:	3b01      	subs	r3, #1
 800990a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800990e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009912:	881b      	ldrh	r3, [r3, #0]
 8009914:	b29a      	uxth	r2, r3
 8009916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800991a:	b29b      	uxth	r3, r3
 800991c:	029b      	lsls	r3, r3, #10
 800991e:	b29b      	uxth	r3, r3
 8009920:	4313      	orrs	r3, r2
 8009922:	b29b      	uxth	r3, r3
 8009924:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009928:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800992c:	b29a      	uxth	r2, r3
 800992e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009932:	801a      	strh	r2, [r3, #0]
 8009934:	e060      	b.n	80099f8 <USB_EPStartXfer+0x155e>
 8009936:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10c      	bne.n	8009958 <USB_EPStartXfer+0x14be>
 800993e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009942:	881b      	ldrh	r3, [r3, #0]
 8009944:	b29b      	uxth	r3, r3
 8009946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800994a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800994e:	b29a      	uxth	r2, r3
 8009950:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009954:	801a      	strh	r2, [r3, #0]
 8009956:	e04f      	b.n	80099f8 <USB_EPStartXfer+0x155e>
 8009958:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800995c:	085b      	lsrs	r3, r3, #1
 800995e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009962:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009966:	f003 0301 	and.w	r3, r3, #1
 800996a:	2b00      	cmp	r3, #0
 800996c:	d004      	beq.n	8009978 <USB_EPStartXfer+0x14de>
 800996e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009972:	3301      	adds	r3, #1
 8009974:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009978:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800997c:	881b      	ldrh	r3, [r3, #0]
 800997e:	b29a      	uxth	r2, r3
 8009980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009984:	b29b      	uxth	r3, r3
 8009986:	029b      	lsls	r3, r3, #10
 8009988:	b29b      	uxth	r3, r3
 800998a:	4313      	orrs	r3, r2
 800998c:	b29a      	uxth	r2, r3
 800998e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009992:	801a      	strh	r2, [r3, #0]
 8009994:	e030      	b.n	80099f8 <USB_EPStartXfer+0x155e>
 8009996:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800999a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	785b      	ldrb	r3, [r3, #1]
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d128      	bne.n	80099f8 <USB_EPStartXfer+0x155e>
 80099a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80099b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	461a      	mov	r2, r3
 80099c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80099ca:	4413      	add	r3, r2
 80099cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80099d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	011a      	lsls	r2, r3, #4
 80099de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80099e2:	4413      	add	r3, r2
 80099e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80099e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099f0:	b29a      	uxth	r2, r3
 80099f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80099f6:	801a      	strh	r2, [r3, #0]
 80099f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	785b      	ldrb	r3, [r3, #1]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f040 8085 	bne.w	8009b22 <USB_EPStartXfer+0x1688>
 8009a18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009a26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	461a      	mov	r2, r3
 8009a38:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009a42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	011a      	lsls	r2, r3, #4
 8009a50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009a54:	4413      	add	r3, r2
 8009a56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a5a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009a5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a62:	881b      	ldrh	r3, [r3, #0]
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a70:	801a      	strh	r2, [r3, #0]
 8009a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a76:	2b3e      	cmp	r3, #62	; 0x3e
 8009a78:	d923      	bls.n	8009ac2 <USB_EPStartXfer+0x1628>
 8009a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a7e:	095b      	lsrs	r3, r3, #5
 8009a80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a88:	f003 031f 	and.w	r3, r3, #31
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d104      	bne.n	8009a9a <USB_EPStartXfer+0x1600>
 8009a90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a94:	3b01      	subs	r3, #1
 8009a96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a9e:	881b      	ldrh	r3, [r3, #0]
 8009aa0:	b29a      	uxth	r2, r3
 8009aa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	029b      	lsls	r3, r3, #10
 8009aaa:	b29b      	uxth	r3, r3
 8009aac:	4313      	orrs	r3, r2
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ab4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ab8:	b29a      	uxth	r2, r3
 8009aba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009abe:	801a      	strh	r2, [r3, #0]
 8009ac0:	e05c      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
 8009ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d10c      	bne.n	8009ae4 <USB_EPStartXfer+0x164a>
 8009aca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009ace:	881b      	ldrh	r3, [r3, #0]
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ad6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ada:	b29a      	uxth	r2, r3
 8009adc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009ae0:	801a      	strh	r2, [r3, #0]
 8009ae2:	e04b      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
 8009ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ae8:	085b      	lsrs	r3, r3, #1
 8009aea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d004      	beq.n	8009b04 <USB_EPStartXfer+0x166a>
 8009afa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009afe:	3301      	adds	r3, #1
 8009b00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009b04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009b08:	881b      	ldrh	r3, [r3, #0]
 8009b0a:	b29a      	uxth	r2, r3
 8009b0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	029b      	lsls	r3, r3, #10
 8009b14:	b29b      	uxth	r3, r3
 8009b16:	4313      	orrs	r3, r2
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009b1e:	801a      	strh	r2, [r3, #0]
 8009b20:	e02c      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
 8009b22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	785b      	ldrb	r3, [r3, #1]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d124      	bne.n	8009b7c <USB_EPStartXfer+0x16e2>
 8009b32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	461a      	mov	r2, r3
 8009b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009b48:	4413      	add	r3, r2
 8009b4a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009b4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	011a      	lsls	r2, r3, #4
 8009b5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009b60:	4413      	add	r3, r2
 8009b62:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009b66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b6e:	b29a      	uxth	r2, r3
 8009b70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009b74:	801a      	strh	r2, [r3, #0]
 8009b76:	e001      	b.n	8009b7c <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e03a      	b.n	8009bf2 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b80:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	4413      	add	r3, r2
 8009b96:	881b      	ldrh	r3, [r3, #0]
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ba2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009ba6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009baa:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009bae:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009bb2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009bb6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009bba:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009bbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	781b      	ldrb	r3, [r3, #0]
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	441a      	add	r2, r3
 8009bd8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009bdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009be0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009be4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	785b      	ldrb	r3, [r3, #1]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d020      	beq.n	8009c50 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4413      	add	r3, r2
 8009c18:	881b      	ldrh	r3, [r3, #0]
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c24:	81bb      	strh	r3, [r7, #12]
 8009c26:	89bb      	ldrh	r3, [r7, #12]
 8009c28:	f083 0310 	eor.w	r3, r3, #16
 8009c2c:	81bb      	strh	r3, [r7, #12]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	781b      	ldrb	r3, [r3, #0]
 8009c34:	009b      	lsls	r3, r3, #2
 8009c36:	441a      	add	r2, r3
 8009c38:	89bb      	ldrh	r3, [r7, #12]
 8009c3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	8013      	strh	r3, [r2, #0]
 8009c4e:	e01f      	b.n	8009c90 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	881b      	ldrh	r3, [r3, #0]
 8009c5c:	b29b      	uxth	r3, r3
 8009c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c66:	81fb      	strh	r3, [r7, #14]
 8009c68:	89fb      	ldrh	r3, [r7, #14]
 8009c6a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009c6e:	81fb      	strh	r3, [r7, #14]
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	441a      	add	r2, r3
 8009c7a:	89fb      	ldrh	r3, [r7, #14]
 8009c7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009c90:	2300      	movs	r3, #0
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3714      	adds	r7, #20
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr

08009c9e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b087      	sub	sp, #28
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
 8009ca6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	7b1b      	ldrb	r3, [r3, #12]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	f040 809d 	bne.w	8009dec <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	785b      	ldrb	r3, [r3, #1]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d04c      	beq.n	8009d54 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	781b      	ldrb	r3, [r3, #0]
 8009cc0:	009b      	lsls	r3, r3, #2
 8009cc2:	4413      	add	r3, r2
 8009cc4:	881b      	ldrh	r3, [r3, #0]
 8009cc6:	823b      	strh	r3, [r7, #16]
 8009cc8:	8a3b      	ldrh	r3, [r7, #16]
 8009cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d01b      	beq.n	8009d0a <USB_EPClearStall+0x6c>
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4413      	add	r3, r2
 8009cdc:	881b      	ldrh	r3, [r3, #0]
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ce4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ce8:	81fb      	strh	r3, [r7, #14]
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	441a      	add	r2, r3
 8009cf4:	89fb      	ldrh	r3, [r7, #14]
 8009cf6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cfa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d02:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009d06:	b29b      	uxth	r3, r3
 8009d08:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	78db      	ldrb	r3, [r3, #3]
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d06c      	beq.n	8009dec <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	4413      	add	r3, r2
 8009d1c:	881b      	ldrh	r3, [r3, #0]
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d28:	81bb      	strh	r3, [r7, #12]
 8009d2a:	89bb      	ldrh	r3, [r7, #12]
 8009d2c:	f083 0320 	eor.w	r3, r3, #32
 8009d30:	81bb      	strh	r3, [r7, #12]
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	441a      	add	r2, r3
 8009d3c:	89bb      	ldrh	r3, [r7, #12]
 8009d3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	8013      	strh	r3, [r2, #0]
 8009d52:	e04b      	b.n	8009dec <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	82fb      	strh	r3, [r7, #22]
 8009d62:	8afb      	ldrh	r3, [r7, #22]
 8009d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d01b      	beq.n	8009da4 <USB_EPClearStall+0x106>
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4413      	add	r3, r2
 8009d76:	881b      	ldrh	r3, [r3, #0]
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d82:	82bb      	strh	r3, [r7, #20]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	781b      	ldrb	r3, [r3, #0]
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	441a      	add	r2, r3
 8009d8e:	8abb      	ldrh	r3, [r7, #20]
 8009d90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4413      	add	r3, r2
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	b29b      	uxth	r3, r3
 8009db2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dba:	827b      	strh	r3, [r7, #18]
 8009dbc:	8a7b      	ldrh	r3, [r7, #18]
 8009dbe:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009dc2:	827b      	strh	r3, [r7, #18]
 8009dc4:	8a7b      	ldrh	r3, [r7, #18]
 8009dc6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009dca:	827b      	strh	r3, [r7, #18]
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	441a      	add	r2, r3
 8009dd6:	8a7b      	ldrh	r3, [r7, #18]
 8009dd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ddc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009de0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009dec:	2300      	movs	r3, #0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	371c      	adds	r7, #28
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b083      	sub	sp, #12
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	460b      	mov	r3, r1
 8009e04:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009e06:	78fb      	ldrb	r3, [r7, #3]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d103      	bne.n	8009e14 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2280      	movs	r2, #128	; 0x80
 8009e10:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr

08009e22 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b083      	sub	sp, #12
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	370c      	adds	r7, #12
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3714      	adds	r7, #20
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b08b      	sub	sp, #44	; 0x2c
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	4611      	mov	r1, r2
 8009e64:	461a      	mov	r2, r3
 8009e66:	460b      	mov	r3, r1
 8009e68:	80fb      	strh	r3, [r7, #6]
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009e6e:	88bb      	ldrh	r3, [r7, #4]
 8009e70:	3301      	adds	r3, #1
 8009e72:	085b      	lsrs	r3, r3, #1
 8009e74:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009e7e:	88fb      	ldrh	r3, [r7, #6]
 8009e80:	005a      	lsls	r2, r3, #1
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	4413      	add	r3, r2
 8009e86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e8a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009e8c:	69bb      	ldr	r3, [r7, #24]
 8009e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e90:	e01e      	b.n	8009ed0 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009e92:	69fb      	ldr	r3, [r7, #28]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009e98:	69fb      	ldr	r3, [r7, #28]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	021b      	lsls	r3, r3, #8
 8009ea0:	b21a      	sxth	r2, r3
 8009ea2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	b21b      	sxth	r3, r3
 8009eaa:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009eac:	6a3b      	ldr	r3, [r7, #32]
 8009eae:	8a7a      	ldrh	r2, [r7, #18]
 8009eb0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009eb2:	6a3b      	ldr	r3, [r7, #32]
 8009eb4:	3302      	adds	r3, #2
 8009eb6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	3302      	adds	r3, #2
 8009ebc:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009ebe:	69fb      	ldr	r3, [r7, #28]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	3b01      	subs	r3, #1
 8009ece:	627b      	str	r3, [r7, #36]	; 0x24
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1dd      	bne.n	8009e92 <USB_WritePMA+0x3a>
  }
}
 8009ed6:	bf00      	nop
 8009ed8:	bf00      	nop
 8009eda:	372c      	adds	r7, #44	; 0x2c
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b08b      	sub	sp, #44	; 0x2c
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	60b9      	str	r1, [r7, #8]
 8009eee:	4611      	mov	r1, r2
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	80fb      	strh	r3, [r7, #6]
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009efa:	88bb      	ldrh	r3, [r7, #4]
 8009efc:	085b      	lsrs	r3, r3, #1
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009f0a:	88fb      	ldrh	r3, [r7, #6]
 8009f0c:	005a      	lsls	r2, r3, #1
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	4413      	add	r3, r2
 8009f12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f16:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009f18:	69bb      	ldr	r3, [r7, #24]
 8009f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8009f1c:	e01b      	b.n	8009f56 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009f1e:	6a3b      	ldr	r3, [r7, #32]
 8009f20:	881b      	ldrh	r3, [r3, #0]
 8009f22:	b29b      	uxth	r3, r3
 8009f24:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009f26:	6a3b      	ldr	r3, [r7, #32]
 8009f28:	3302      	adds	r3, #2
 8009f2a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	3301      	adds	r3, #1
 8009f38:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	0a1b      	lsrs	r3, r3, #8
 8009f3e:	b2da      	uxtb	r2, r3
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	3301      	adds	r3, #1
 8009f48:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009f4a:	6a3b      	ldr	r3, [r7, #32]
 8009f4c:	3302      	adds	r3, #2
 8009f4e:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f52:	3b01      	subs	r3, #1
 8009f54:	627b      	str	r3, [r7, #36]	; 0x24
 8009f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d1e0      	bne.n	8009f1e <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009f5c:	88bb      	ldrh	r3, [r7, #4]
 8009f5e:	f003 0301 	and.w	r3, r3, #1
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d007      	beq.n	8009f78 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009f68:	6a3b      	ldr	r3, [r7, #32]
 8009f6a:	881b      	ldrh	r3, [r3, #0]
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	b2da      	uxtb	r2, r3
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	701a      	strb	r2, [r3, #0]
  }
}
 8009f78:	bf00      	nop
 8009f7a:	372c      	adds	r7, #44	; 0x2c
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009f90:	2300      	movs	r3, #0
 8009f92:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	7c1b      	ldrb	r3, [r3, #16]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d115      	bne.n	8009fc8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009f9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fa0:	2202      	movs	r2, #2
 8009fa2:	2181      	movs	r1, #129	; 0x81
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 ff7a 	bl	800be9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2201      	movs	r2, #1
 8009fae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fb4:	2202      	movs	r2, #2
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f001 ff70 	bl	800be9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009fc6:	e012      	b.n	8009fee <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009fc8:	2340      	movs	r3, #64	; 0x40
 8009fca:	2202      	movs	r2, #2
 8009fcc:	2181      	movs	r1, #129	; 0x81
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f001 ff65 	bl	800be9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009fda:	2340      	movs	r3, #64	; 0x40
 8009fdc:	2202      	movs	r2, #2
 8009fde:	2101      	movs	r1, #1
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f001 ff5c 	bl	800be9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009fee:	2308      	movs	r3, #8
 8009ff0:	2203      	movs	r2, #3
 8009ff2:	2182      	movs	r1, #130	; 0x82
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f001 ff52 	bl	800be9e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a000:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a004:	f002 f874 	bl	800c0f0 <USBD_static_malloc>
 800a008:	4602      	mov	r2, r0
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a016:	2b00      	cmp	r3, #0
 800a018:	d102      	bne.n	800a020 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800a01a:	2301      	movs	r3, #1
 800a01c:	73fb      	strb	r3, [r7, #15]
 800a01e:	e026      	b.n	800a06e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a026:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	2200      	movs	r2, #0
 800a036:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	7c1b      	ldrb	r3, [r3, #16]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d109      	bne.n	800a05e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a050:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a054:	2101      	movs	r1, #1
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f002 f813 	bl	800c082 <USBD_LL_PrepareReceive>
 800a05c:	e007      	b.n	800a06e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a064:	2340      	movs	r3, #64	; 0x40
 800a066:	2101      	movs	r1, #1
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f002 f80a 	bl	800c082 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a06e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a070:	4618      	mov	r0, r3
 800a072:	3710      	adds	r7, #16
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	460b      	mov	r3, r1
 800a082:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a084:	2300      	movs	r3, #0
 800a086:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a088:	2181      	movs	r1, #129	; 0x81
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f001 ff2d 	bl	800beea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2200      	movs	r2, #0
 800a094:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a096:	2101      	movs	r1, #1
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f001 ff26 	bl	800beea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a0a6:	2182      	movs	r1, #130	; 0x82
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f001 ff1e 	bl	800beea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00e      	beq.n	800a0dc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f002 f81c 	bl	800c10c <USBD_static_free>
    pdev->pClassData = NULL;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800a0dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b086      	sub	sp, #24
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0f6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a100:	2300      	movs	r3, #0
 800a102:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d039      	beq.n	800a184 <USBD_CDC_Setup+0x9e>
 800a110:	2b20      	cmp	r3, #32
 800a112:	d17f      	bne.n	800a214 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	88db      	ldrh	r3, [r3, #6]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d029      	beq.n	800a170 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	b25b      	sxtb	r3, r3
 800a122:	2b00      	cmp	r3, #0
 800a124:	da11      	bge.n	800a14a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	683a      	ldr	r2, [r7, #0]
 800a130:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a132:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	88d2      	ldrh	r2, [r2, #6]
 800a138:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a13a:	6939      	ldr	r1, [r7, #16]
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	88db      	ldrh	r3, [r3, #6]
 800a140:	461a      	mov	r2, r3
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 fa13 	bl	800b56e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a148:	e06b      	b.n	800a222 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	785a      	ldrb	r2, [r3, #1]
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	88db      	ldrh	r3, [r3, #6]
 800a158:	b2da      	uxtb	r2, r3
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a160:	6939      	ldr	r1, [r7, #16]
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	88db      	ldrh	r3, [r3, #6]
 800a166:	461a      	mov	r2, r3
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f001 fa2e 	bl	800b5ca <USBD_CtlPrepareRx>
      break;
 800a16e:	e058      	b.n	800a222 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	683a      	ldr	r2, [r7, #0]
 800a17a:	7850      	ldrb	r0, [r2, #1]
 800a17c:	2200      	movs	r2, #0
 800a17e:	6839      	ldr	r1, [r7, #0]
 800a180:	4798      	blx	r3
      break;
 800a182:	e04e      	b.n	800a222 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	785b      	ldrb	r3, [r3, #1]
 800a188:	2b0b      	cmp	r3, #11
 800a18a:	d02e      	beq.n	800a1ea <USBD_CDC_Setup+0x104>
 800a18c:	2b0b      	cmp	r3, #11
 800a18e:	dc38      	bgt.n	800a202 <USBD_CDC_Setup+0x11c>
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <USBD_CDC_Setup+0xb4>
 800a194:	2b0a      	cmp	r3, #10
 800a196:	d014      	beq.n	800a1c2 <USBD_CDC_Setup+0xdc>
 800a198:	e033      	b.n	800a202 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1a0:	2b03      	cmp	r3, #3
 800a1a2:	d107      	bne.n	800a1b4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a1a4:	f107 030c 	add.w	r3, r7, #12
 800a1a8:	2202      	movs	r2, #2
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f001 f9de 	bl	800b56e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1b2:	e02e      	b.n	800a212 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a1b4:	6839      	ldr	r1, [r7, #0]
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f001 f96e 	bl	800b498 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1bc:	2302      	movs	r3, #2
 800a1be:	75fb      	strb	r3, [r7, #23]
          break;
 800a1c0:	e027      	b.n	800a212 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1c8:	2b03      	cmp	r3, #3
 800a1ca:	d107      	bne.n	800a1dc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a1cc:	f107 030f 	add.w	r3, r7, #15
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f001 f9ca 	bl	800b56e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1da:	e01a      	b.n	800a212 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a1dc:	6839      	ldr	r1, [r7, #0]
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f001 f95a 	bl	800b498 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1e4:	2302      	movs	r3, #2
 800a1e6:	75fb      	strb	r3, [r7, #23]
          break;
 800a1e8:	e013      	b.n	800a212 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1f0:	2b03      	cmp	r3, #3
 800a1f2:	d00d      	beq.n	800a210 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a1f4:	6839      	ldr	r1, [r7, #0]
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f001 f94e 	bl	800b498 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a200:	e006      	b.n	800a210 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f001 f947 	bl	800b498 <USBD_CtlError>
          ret = USBD_FAIL;
 800a20a:	2302      	movs	r3, #2
 800a20c:	75fb      	strb	r3, [r7, #23]
          break;
 800a20e:	e000      	b.n	800a212 <USBD_CDC_Setup+0x12c>
          break;
 800a210:	bf00      	nop
      }
      break;
 800a212:	e006      	b.n	800a222 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f001 f93e 	bl	800b498 <USBD_CtlError>
      ret = USBD_FAIL;
 800a21c:	2302      	movs	r3, #2
 800a21e:	75fb      	strb	r3, [r7, #23]
      break;
 800a220:	bf00      	nop
  }

  return ret;
 800a222:	7dfb      	ldrb	r3, [r7, #23]
}
 800a224:	4618      	mov	r0, r3
 800a226:	3718      	adds	r7, #24
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}

0800a22c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	460b      	mov	r3, r1
 800a236:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a23e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a246:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d03a      	beq.n	800a2c8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a252:	78fa      	ldrb	r2, [r7, #3]
 800a254:	6879      	ldr	r1, [r7, #4]
 800a256:	4613      	mov	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	4413      	add	r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	440b      	add	r3, r1
 800a260:	331c      	adds	r3, #28
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d029      	beq.n	800a2bc <USBD_CDC_DataIn+0x90>
 800a268:	78fa      	ldrb	r2, [r7, #3]
 800a26a:	6879      	ldr	r1, [r7, #4]
 800a26c:	4613      	mov	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	4413      	add	r3, r2
 800a272:	009b      	lsls	r3, r3, #2
 800a274:	440b      	add	r3, r1
 800a276:	331c      	adds	r3, #28
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	78f9      	ldrb	r1, [r7, #3]
 800a27c:	68b8      	ldr	r0, [r7, #8]
 800a27e:	460b      	mov	r3, r1
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	440b      	add	r3, r1
 800a284:	00db      	lsls	r3, r3, #3
 800a286:	4403      	add	r3, r0
 800a288:	3338      	adds	r3, #56	; 0x38
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a290:	fb01 f303 	mul.w	r3, r1, r3
 800a294:	1ad3      	subs	r3, r2, r3
 800a296:	2b00      	cmp	r3, #0
 800a298:	d110      	bne.n	800a2bc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a29a:	78fa      	ldrb	r2, [r7, #3]
 800a29c:	6879      	ldr	r1, [r7, #4]
 800a29e:	4613      	mov	r3, r2
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	4413      	add	r3, r2
 800a2a4:	009b      	lsls	r3, r3, #2
 800a2a6:	440b      	add	r3, r1
 800a2a8:	331c      	adds	r3, #28
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a2ae:	78f9      	ldrb	r1, [r7, #3]
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f001 fec1 	bl	800c03c <USBD_LL_Transmit>
 800a2ba:	e003      	b.n	800a2c4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	e000      	b.n	800a2ca <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a2c8:	2302      	movs	r3, #2
  }
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}

0800a2d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b084      	sub	sp, #16
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
 800a2da:	460b      	mov	r3, r1
 800a2dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2e4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a2e6:	78fb      	ldrb	r3, [r7, #3]
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f001 feec 	bl	800c0c8 <USBD_LL_GetRxDataSize>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d00d      	beq.n	800a31e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a316:	4611      	mov	r1, r2
 800a318:	4798      	blx	r3

    return USBD_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	e000      	b.n	800a320 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a31e:	2302      	movs	r3, #2
  }
}
 800a320:	4618      	mov	r0, r3
 800a322:	3710      	adds	r7, #16
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}

0800a328 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a336:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d015      	beq.n	800a36e <USBD_CDC_EP0_RxReady+0x46>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a348:	2bff      	cmp	r3, #255	; 0xff
 800a34a:	d010      	beq.n	800a36e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a35a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a362:	b292      	uxth	r2, r2
 800a364:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	22ff      	movs	r2, #255	; 0xff
 800a36a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3710      	adds	r7, #16
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a378:	b480      	push	{r7}
 800a37a:	b083      	sub	sp, #12
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2243      	movs	r2, #67	; 0x43
 800a384:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a386:	4b03      	ldr	r3, [pc, #12]	; (800a394 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a388:	4618      	mov	r0, r3
 800a38a:	370c      	adds	r7, #12
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr
 800a394:	200000ec 	.word	0x200000ec

0800a398 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2243      	movs	r2, #67	; 0x43
 800a3a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a3a6:	4b03      	ldr	r3, [pc, #12]	; (800a3b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	370c      	adds	r7, #12
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr
 800a3b4:	200000a8 	.word	0x200000a8

0800a3b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2243      	movs	r2, #67	; 0x43
 800a3c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a3c6:	4b03      	ldr	r3, [pc, #12]	; (800a3d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr
 800a3d4:	20000130 	.word	0x20000130

0800a3d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b083      	sub	sp, #12
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	220a      	movs	r2, #10
 800a3e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a3e6:	4b03      	ldr	r3, [pc, #12]	; (800a3f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr
 800a3f4:	20000064 	.word	0x20000064

0800a3f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b085      	sub	sp, #20
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a402:	2302      	movs	r3, #2
 800a404:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d005      	beq.n	800a418 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	683a      	ldr	r2, [r7, #0]
 800a410:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a418:	7bfb      	ldrb	r3, [r7, #15]
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3714      	adds	r7, #20
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr

0800a426 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a426:	b480      	push	{r7}
 800a428:	b087      	sub	sp, #28
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	60f8      	str	r0, [r7, #12]
 800a42e:	60b9      	str	r1, [r7, #8]
 800a430:	4613      	mov	r3, r2
 800a432:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a43a:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	68ba      	ldr	r2, [r7, #8]
 800a440:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a444:	88fa      	ldrh	r2, [r7, #6]
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a44c:	2300      	movs	r3, #0
}
 800a44e:	4618      	mov	r0, r3
 800a450:	371c      	adds	r7, #28
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr

0800a45a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a45a:	b480      	push	{r7}
 800a45c:	b085      	sub	sp, #20
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a46a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	683a      	ldr	r2, [r7, #0]
 800a470:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a474:	2300      	movs	r3, #0
}
 800a476:	4618      	mov	r0, r3
 800a478:	3714      	adds	r7, #20
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr

0800a482 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a482:	b580      	push	{r7, lr}
 800a484:	b084      	sub	sp, #16
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a490:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d01c      	beq.n	800a4d6 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d115      	bne.n	800a4d2 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2201      	movs	r2, #1
 800a4aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a4c4:	b29b      	uxth	r3, r3
 800a4c6:	2181      	movs	r1, #129	; 0x81
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f001 fdb7 	bl	800c03c <USBD_LL_Transmit>

      return USBD_OK;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e002      	b.n	800a4d8 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e000      	b.n	800a4d8 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a4d6:	2302      	movs	r3, #2
  }
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3710      	adds	r7, #16
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d017      	beq.n	800a52a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	7c1b      	ldrb	r3, [r3, #16]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d109      	bne.n	800a516 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a508:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a50c:	2101      	movs	r1, #1
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f001 fdb7 	bl	800c082 <USBD_LL_PrepareReceive>
 800a514:	e007      	b.n	800a526 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a51c:	2340      	movs	r3, #64	; 0x40
 800a51e:	2101      	movs	r1, #1
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f001 fdae 	bl	800c082 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a526:	2300      	movs	r3, #0
 800a528:	e000      	b.n	800a52c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a52a:	2302      	movs	r3, #2
  }
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3710      	adds	r7, #16
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	4613      	mov	r3, r2
 800a540:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d101      	bne.n	800a54c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a548:	2302      	movs	r3, #2
 800a54a:	e01a      	b.n	800a582 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a552:	2b00      	cmp	r3, #0
 800a554:	d003      	beq.n	800a55e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2200      	movs	r2, #0
 800a55a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d003      	beq.n	800a56c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	68ba      	ldr	r2, [r7, #8]
 800a568:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	79fa      	ldrb	r2, [r7, #7]
 800a578:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	f001 fc1a 	bl	800bdb4 <USBD_LL_Init>

  return USBD_OK;
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3710      	adds	r7, #16
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}

0800a58a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a58a:	b480      	push	{r7}
 800a58c:	b085      	sub	sp, #20
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
 800a592:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d006      	beq.n	800a5ac <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	683a      	ldr	r2, [r7, #0]
 800a5a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	73fb      	strb	r3, [r7, #15]
 800a5aa:	e001      	b.n	800a5b0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3714      	adds	r7, #20
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr

0800a5be <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b082      	sub	sp, #8
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f001 fc4e 	bl	800be68 <USBD_LL_Start>

  return USBD_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a5d6:	b480      	push	{r7}
 800a5d8:	b083      	sub	sp, #12
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a5de:	2300      	movs	r3, #0
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a602:	2b00      	cmp	r3, #0
 800a604:	d00c      	beq.n	800a620 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	78fa      	ldrb	r2, [r7, #3]
 800a610:	4611      	mov	r1, r2
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	4798      	blx	r3
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d101      	bne.n	800a620 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a61c:	2300      	movs	r3, #0
 800a61e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a620:	7bfb      	ldrb	r3, [r7, #15]
}
 800a622:	4618      	mov	r0, r3
 800a624:	3710      	adds	r7, #16
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}

0800a62a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a62a:	b580      	push	{r7, lr}
 800a62c:	b082      	sub	sp, #8
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
 800a632:	460b      	mov	r3, r1
 800a634:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	78fa      	ldrb	r2, [r7, #3]
 800a640:	4611      	mov	r1, r2
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	4798      	blx	r3

  return USBD_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3708      	adds	r7, #8
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b082      	sub	sp, #8
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	4618      	mov	r0, r3
 800a664:	f000 fedb 	bl	800b41e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a676:	461a      	mov	r2, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a684:	f003 031f 	and.w	r3, r3, #31
 800a688:	2b02      	cmp	r3, #2
 800a68a:	d016      	beq.n	800a6ba <USBD_LL_SetupStage+0x6a>
 800a68c:	2b02      	cmp	r3, #2
 800a68e:	d81c      	bhi.n	800a6ca <USBD_LL_SetupStage+0x7a>
 800a690:	2b00      	cmp	r3, #0
 800a692:	d002      	beq.n	800a69a <USBD_LL_SetupStage+0x4a>
 800a694:	2b01      	cmp	r3, #1
 800a696:	d008      	beq.n	800a6aa <USBD_LL_SetupStage+0x5a>
 800a698:	e017      	b.n	800a6ca <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 f9ce 	bl	800aa44 <USBD_StdDevReq>
      break;
 800a6a8:	e01a      	b.n	800a6e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fa30 	bl	800ab18 <USBD_StdItfReq>
      break;
 800a6b8:	e012      	b.n	800a6e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 fa70 	bl	800aba8 <USBD_StdEPReq>
      break;
 800a6c8:	e00a      	b.n	800a6e0 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a6d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f001 fc25 	bl	800bf28 <USBD_LL_StallEP>
      break;
 800a6de:	bf00      	nop
  }

  return USBD_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3708      	adds	r7, #8
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b086      	sub	sp, #24
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	60f8      	str	r0, [r7, #12]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	607a      	str	r2, [r7, #4]
 800a6f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a6f8:	7afb      	ldrb	r3, [r7, #11]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d14b      	bne.n	800a796 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a704:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a70c:	2b03      	cmp	r3, #3
 800a70e:	d134      	bne.n	800a77a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	68da      	ldr	r2, [r3, #12]
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	691b      	ldr	r3, [r3, #16]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d919      	bls.n	800a750 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	68da      	ldr	r2, [r3, #12]
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	691b      	ldr	r3, [r3, #16]
 800a724:	1ad2      	subs	r2, r2, r3
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	68da      	ldr	r2, [r3, #12]
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a732:	429a      	cmp	r2, r3
 800a734:	d203      	bcs.n	800a73e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a73a:	b29b      	uxth	r3, r3
 800a73c:	e002      	b.n	800a744 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a742:	b29b      	uxth	r3, r3
 800a744:	461a      	mov	r2, r3
 800a746:	6879      	ldr	r1, [r7, #4]
 800a748:	68f8      	ldr	r0, [r7, #12]
 800a74a:	f000 ff5c 	bl	800b606 <USBD_CtlContinueRx>
 800a74e:	e038      	b.n	800a7c2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a756:	691b      	ldr	r3, [r3, #16]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d00a      	beq.n	800a772 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a762:	2b03      	cmp	r3, #3
 800a764:	d105      	bne.n	800a772 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a76c:	691b      	ldr	r3, [r3, #16]
 800a76e:	68f8      	ldr	r0, [r7, #12]
 800a770:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a772:	68f8      	ldr	r0, [r7, #12]
 800a774:	f000 ff59 	bl	800b62a <USBD_CtlSendStatus>
 800a778:	e023      	b.n	800a7c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a780:	2b05      	cmp	r3, #5
 800a782:	d11e      	bne.n	800a7c2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2200      	movs	r2, #0
 800a788:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a78c:	2100      	movs	r1, #0
 800a78e:	68f8      	ldr	r0, [r7, #12]
 800a790:	f001 fbca 	bl	800bf28 <USBD_LL_StallEP>
 800a794:	e015      	b.n	800a7c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a79c:	699b      	ldr	r3, [r3, #24]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00d      	beq.n	800a7be <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a7a8:	2b03      	cmp	r3, #3
 800a7aa:	d108      	bne.n	800a7be <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7b2:	699b      	ldr	r3, [r3, #24]
 800a7b4:	7afa      	ldrb	r2, [r7, #11]
 800a7b6:	4611      	mov	r1, r2
 800a7b8:	68f8      	ldr	r0, [r7, #12]
 800a7ba:	4798      	blx	r3
 800a7bc:	e001      	b.n	800a7c2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a7be:	2302      	movs	r3, #2
 800a7c0:	e000      	b.n	800a7c4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a7c2:	2300      	movs	r3, #0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3718      	adds	r7, #24
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	607a      	str	r2, [r7, #4]
 800a7d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a7da:	7afb      	ldrb	r3, [r7, #11]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d17f      	bne.n	800a8e0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	3314      	adds	r3, #20
 800a7e4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a7ec:	2b02      	cmp	r3, #2
 800a7ee:	d15c      	bne.n	800a8aa <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	68da      	ldr	r2, [r3, #12]
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	691b      	ldr	r3, [r3, #16]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d915      	bls.n	800a828 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	68da      	ldr	r2, [r3, #12]
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	691b      	ldr	r3, [r3, #16]
 800a804:	1ad2      	subs	r2, r2, r3
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	b29b      	uxth	r3, r3
 800a810:	461a      	mov	r2, r3
 800a812:	6879      	ldr	r1, [r7, #4]
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f000 fec6 	bl	800b5a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a81a:	2300      	movs	r3, #0
 800a81c:	2200      	movs	r2, #0
 800a81e:	2100      	movs	r1, #0
 800a820:	68f8      	ldr	r0, [r7, #12]
 800a822:	f001 fc2e 	bl	800c082 <USBD_LL_PrepareReceive>
 800a826:	e04e      	b.n	800a8c6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	697a      	ldr	r2, [r7, #20]
 800a82e:	6912      	ldr	r2, [r2, #16]
 800a830:	fbb3 f1f2 	udiv	r1, r3, r2
 800a834:	fb01 f202 	mul.w	r2, r1, r2
 800a838:	1a9b      	subs	r3, r3, r2
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d11c      	bne.n	800a878 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	689a      	ldr	r2, [r3, #8]
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a846:	429a      	cmp	r2, r3
 800a848:	d316      	bcc.n	800a878 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	689a      	ldr	r2, [r3, #8]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a854:	429a      	cmp	r2, r3
 800a856:	d20f      	bcs.n	800a878 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a858:	2200      	movs	r2, #0
 800a85a:	2100      	movs	r1, #0
 800a85c:	68f8      	ldr	r0, [r7, #12]
 800a85e:	f000 fea2 	bl	800b5a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2200      	movs	r2, #0
 800a866:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a86a:	2300      	movs	r3, #0
 800a86c:	2200      	movs	r2, #0
 800a86e:	2100      	movs	r1, #0
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f001 fc06 	bl	800c082 <USBD_LL_PrepareReceive>
 800a876:	e026      	b.n	800a8c6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a87e:	68db      	ldr	r3, [r3, #12]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00a      	beq.n	800a89a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a88a:	2b03      	cmp	r3, #3
 800a88c:	d105      	bne.n	800a89a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a89a:	2180      	movs	r1, #128	; 0x80
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f001 fb43 	bl	800bf28 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f000 fed4 	bl	800b650 <USBD_CtlReceiveStatus>
 800a8a8:	e00d      	b.n	800a8c6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a8b0:	2b04      	cmp	r3, #4
 800a8b2:	d004      	beq.n	800a8be <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d103      	bne.n	800a8c6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a8be:	2180      	movs	r1, #128	; 0x80
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f001 fb31 	bl	800bf28 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d11d      	bne.n	800a90c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f7ff fe80 	bl	800a5d6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a8de:	e015      	b.n	800a90c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8e6:	695b      	ldr	r3, [r3, #20]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00d      	beq.n	800a908 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a8f2:	2b03      	cmp	r3, #3
 800a8f4:	d108      	bne.n	800a908 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8fc:	695b      	ldr	r3, [r3, #20]
 800a8fe:	7afa      	ldrb	r2, [r7, #11]
 800a900:	4611      	mov	r1, r2
 800a902:	68f8      	ldr	r0, [r7, #12]
 800a904:	4798      	blx	r3
 800a906:	e001      	b.n	800a90c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a908:	2302      	movs	r3, #2
 800a90a:	e000      	b.n	800a90e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a90c:	2300      	movs	r3, #0
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3718      	adds	r7, #24
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}

0800a916 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b082      	sub	sp, #8
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a91e:	2340      	movs	r3, #64	; 0x40
 800a920:	2200      	movs	r2, #0
 800a922:	2100      	movs	r1, #0
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f001 faba 	bl	800be9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2201      	movs	r2, #1
 800a92e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2240      	movs	r2, #64	; 0x40
 800a936:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a93a:	2340      	movs	r3, #64	; 0x40
 800a93c:	2200      	movs	r2, #0
 800a93e:	2180      	movs	r1, #128	; 0x80
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f001 faac 	bl	800be9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2201      	movs	r2, #1
 800a94a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2240      	movs	r2, #64	; 0x40
 800a950:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2201      	movs	r2, #1
 800a956:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2200      	movs	r2, #0
 800a966:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a976:	2b00      	cmp	r3, #0
 800a978:	d009      	beq.n	800a98e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	6852      	ldr	r2, [r2, #4]
 800a986:	b2d2      	uxtb	r2, r2
 800a988:	4611      	mov	r1, r2
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	4798      	blx	r3
  }

  return USBD_OK;
 800a98e:	2300      	movs	r3, #0
}
 800a990:	4618      	mov	r0, r3
 800a992:	3708      	adds	r7, #8
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	78fa      	ldrb	r2, [r7, #3]
 800a9a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a9aa:	2300      	movs	r3, #0
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	370c      	adds	r7, #12
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b6:	4770      	bx	lr

0800a9b8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2204      	movs	r2, #4
 800a9d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	370c      	adds	r7, #12
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr

0800a9e2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a9e2:	b480      	push	{r7}
 800a9e4:	b083      	sub	sp, #12
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9f0:	2b04      	cmp	r3, #4
 800a9f2:	d105      	bne.n	800aa00 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	b082      	sub	sp, #8
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa1c:	2b03      	cmp	r3, #3
 800aa1e:	d10b      	bne.n	800aa38 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa26:	69db      	ldr	r3, [r3, #28]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d005      	beq.n	800aa38 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa32:	69db      	ldr	r3, [r3, #28]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aa38:	2300      	movs	r3, #0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3708      	adds	r7, #8
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
	...

0800aa44 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa5a:	2b40      	cmp	r3, #64	; 0x40
 800aa5c:	d005      	beq.n	800aa6a <USBD_StdDevReq+0x26>
 800aa5e:	2b40      	cmp	r3, #64	; 0x40
 800aa60:	d84f      	bhi.n	800ab02 <USBD_StdDevReq+0xbe>
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d009      	beq.n	800aa7a <USBD_StdDevReq+0x36>
 800aa66:	2b20      	cmp	r3, #32
 800aa68:	d14b      	bne.n	800ab02 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	6839      	ldr	r1, [r7, #0]
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	4798      	blx	r3
      break;
 800aa78:	e048      	b.n	800ab0c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	785b      	ldrb	r3, [r3, #1]
 800aa7e:	2b09      	cmp	r3, #9
 800aa80:	d839      	bhi.n	800aaf6 <USBD_StdDevReq+0xb2>
 800aa82:	a201      	add	r2, pc, #4	; (adr r2, 800aa88 <USBD_StdDevReq+0x44>)
 800aa84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa88:	0800aad9 	.word	0x0800aad9
 800aa8c:	0800aaed 	.word	0x0800aaed
 800aa90:	0800aaf7 	.word	0x0800aaf7
 800aa94:	0800aae3 	.word	0x0800aae3
 800aa98:	0800aaf7 	.word	0x0800aaf7
 800aa9c:	0800aabb 	.word	0x0800aabb
 800aaa0:	0800aab1 	.word	0x0800aab1
 800aaa4:	0800aaf7 	.word	0x0800aaf7
 800aaa8:	0800aacf 	.word	0x0800aacf
 800aaac:	0800aac5 	.word	0x0800aac5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aab0:	6839      	ldr	r1, [r7, #0]
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f9dc 	bl	800ae70 <USBD_GetDescriptor>
          break;
 800aab8:	e022      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aaba:	6839      	ldr	r1, [r7, #0]
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 fb3f 	bl	800b140 <USBD_SetAddress>
          break;
 800aac2:	e01d      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f000 fb7e 	bl	800b1c8 <USBD_SetConfig>
          break;
 800aacc:	e018      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aace:	6839      	ldr	r1, [r7, #0]
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 fc07 	bl	800b2e4 <USBD_GetConfig>
          break;
 800aad6:	e013      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aad8:	6839      	ldr	r1, [r7, #0]
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 fc37 	bl	800b34e <USBD_GetStatus>
          break;
 800aae0:	e00e      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aae2:	6839      	ldr	r1, [r7, #0]
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 fc65 	bl	800b3b4 <USBD_SetFeature>
          break;
 800aaea:	e009      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aaec:	6839      	ldr	r1, [r7, #0]
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 fc74 	bl	800b3dc <USBD_ClrFeature>
          break;
 800aaf4:	e004      	b.n	800ab00 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800aaf6:	6839      	ldr	r1, [r7, #0]
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 fccd 	bl	800b498 <USBD_CtlError>
          break;
 800aafe:	bf00      	nop
      }
      break;
 800ab00:	e004      	b.n	800ab0c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fcc7 	bl	800b498 <USBD_CtlError>
      break;
 800ab0a:	bf00      	nop
  }

  return ret;
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3710      	adds	r7, #16
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop

0800ab18 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab22:	2300      	movs	r3, #0
 800ab24:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab2e:	2b40      	cmp	r3, #64	; 0x40
 800ab30:	d005      	beq.n	800ab3e <USBD_StdItfReq+0x26>
 800ab32:	2b40      	cmp	r3, #64	; 0x40
 800ab34:	d82e      	bhi.n	800ab94 <USBD_StdItfReq+0x7c>
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d001      	beq.n	800ab3e <USBD_StdItfReq+0x26>
 800ab3a:	2b20      	cmp	r3, #32
 800ab3c:	d12a      	bne.n	800ab94 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab44:	3b01      	subs	r3, #1
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d81d      	bhi.n	800ab86 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	889b      	ldrh	r3, [r3, #4]
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d813      	bhi.n	800ab7c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	6839      	ldr	r1, [r7, #0]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	4798      	blx	r3
 800ab62:	4603      	mov	r3, r0
 800ab64:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	88db      	ldrh	r3, [r3, #6]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d110      	bne.n	800ab90 <USBD_StdItfReq+0x78>
 800ab6e:	7bfb      	ldrb	r3, [r7, #15]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10d      	bne.n	800ab90 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f000 fd58 	bl	800b62a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ab7a:	e009      	b.n	800ab90 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ab7c:	6839      	ldr	r1, [r7, #0]
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	f000 fc8a 	bl	800b498 <USBD_CtlError>
          break;
 800ab84:	e004      	b.n	800ab90 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ab86:	6839      	ldr	r1, [r7, #0]
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 fc85 	bl	800b498 <USBD_CtlError>
          break;
 800ab8e:	e000      	b.n	800ab92 <USBD_StdItfReq+0x7a>
          break;
 800ab90:	bf00      	nop
      }
      break;
 800ab92:	e004      	b.n	800ab9e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800ab94:	6839      	ldr	r1, [r7, #0]
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 fc7e 	bl	800b498 <USBD_CtlError>
      break;
 800ab9c:	bf00      	nop
  }

  return USBD_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800abb2:	2300      	movs	r3, #0
 800abb4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	889b      	ldrh	r3, [r3, #4]
 800abba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800abc4:	2b40      	cmp	r3, #64	; 0x40
 800abc6:	d007      	beq.n	800abd8 <USBD_StdEPReq+0x30>
 800abc8:	2b40      	cmp	r3, #64	; 0x40
 800abca:	f200 8146 	bhi.w	800ae5a <USBD_StdEPReq+0x2b2>
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00a      	beq.n	800abe8 <USBD_StdEPReq+0x40>
 800abd2:	2b20      	cmp	r3, #32
 800abd4:	f040 8141 	bne.w	800ae5a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	6839      	ldr	r1, [r7, #0]
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	4798      	blx	r3
      break;
 800abe6:	e13d      	b.n	800ae64 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800abf0:	2b20      	cmp	r3, #32
 800abf2:	d10a      	bne.n	800ac0a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	6839      	ldr	r1, [r7, #0]
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	4798      	blx	r3
 800ac02:	4603      	mov	r3, r0
 800ac04:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ac06:	7bfb      	ldrb	r3, [r7, #15]
 800ac08:	e12d      	b.n	800ae66 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	785b      	ldrb	r3, [r3, #1]
 800ac0e:	2b03      	cmp	r3, #3
 800ac10:	d007      	beq.n	800ac22 <USBD_StdEPReq+0x7a>
 800ac12:	2b03      	cmp	r3, #3
 800ac14:	f300 811b 	bgt.w	800ae4e <USBD_StdEPReq+0x2a6>
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d072      	beq.n	800ad02 <USBD_StdEPReq+0x15a>
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d03a      	beq.n	800ac96 <USBD_StdEPReq+0xee>
 800ac20:	e115      	b.n	800ae4e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d002      	beq.n	800ac32 <USBD_StdEPReq+0x8a>
 800ac2c:	2b03      	cmp	r3, #3
 800ac2e:	d015      	beq.n	800ac5c <USBD_StdEPReq+0xb4>
 800ac30:	e02b      	b.n	800ac8a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac32:	7bbb      	ldrb	r3, [r7, #14]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d00c      	beq.n	800ac52 <USBD_StdEPReq+0xaa>
 800ac38:	7bbb      	ldrb	r3, [r7, #14]
 800ac3a:	2b80      	cmp	r3, #128	; 0x80
 800ac3c:	d009      	beq.n	800ac52 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ac3e:	7bbb      	ldrb	r3, [r7, #14]
 800ac40:	4619      	mov	r1, r3
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f001 f970 	bl	800bf28 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ac48:	2180      	movs	r1, #128	; 0x80
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f001 f96c 	bl	800bf28 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac50:	e020      	b.n	800ac94 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ac52:	6839      	ldr	r1, [r7, #0]
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 fc1f 	bl	800b498 <USBD_CtlError>
              break;
 800ac5a:	e01b      	b.n	800ac94 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	885b      	ldrh	r3, [r3, #2]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d10e      	bne.n	800ac82 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ac64:	7bbb      	ldrb	r3, [r7, #14]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d00b      	beq.n	800ac82 <USBD_StdEPReq+0xda>
 800ac6a:	7bbb      	ldrb	r3, [r7, #14]
 800ac6c:	2b80      	cmp	r3, #128	; 0x80
 800ac6e:	d008      	beq.n	800ac82 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	88db      	ldrh	r3, [r3, #6]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d104      	bne.n	800ac82 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ac78:	7bbb      	ldrb	r3, [r7, #14]
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f001 f953 	bl	800bf28 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 fcd1 	bl	800b62a <USBD_CtlSendStatus>

              break;
 800ac88:	e004      	b.n	800ac94 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800ac8a:	6839      	ldr	r1, [r7, #0]
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 fc03 	bl	800b498 <USBD_CtlError>
              break;
 800ac92:	bf00      	nop
          }
          break;
 800ac94:	e0e0      	b.n	800ae58 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d002      	beq.n	800aca6 <USBD_StdEPReq+0xfe>
 800aca0:	2b03      	cmp	r3, #3
 800aca2:	d015      	beq.n	800acd0 <USBD_StdEPReq+0x128>
 800aca4:	e026      	b.n	800acf4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aca6:	7bbb      	ldrb	r3, [r7, #14]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00c      	beq.n	800acc6 <USBD_StdEPReq+0x11e>
 800acac:	7bbb      	ldrb	r3, [r7, #14]
 800acae:	2b80      	cmp	r3, #128	; 0x80
 800acb0:	d009      	beq.n	800acc6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800acb2:	7bbb      	ldrb	r3, [r7, #14]
 800acb4:	4619      	mov	r1, r3
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f001 f936 	bl	800bf28 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800acbc:	2180      	movs	r1, #128	; 0x80
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f001 f932 	bl	800bf28 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800acc4:	e01c      	b.n	800ad00 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fbe5 	bl	800b498 <USBD_CtlError>
              break;
 800acce:	e017      	b.n	800ad00 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	885b      	ldrh	r3, [r3, #2]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d112      	bne.n	800acfe <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800acd8:	7bbb      	ldrb	r3, [r7, #14]
 800acda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d004      	beq.n	800acec <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800ace2:	7bbb      	ldrb	r3, [r7, #14]
 800ace4:	4619      	mov	r1, r3
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f001 f93d 	bl	800bf66 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fc9c 	bl	800b62a <USBD_CtlSendStatus>
              }
              break;
 800acf2:	e004      	b.n	800acfe <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800acf4:	6839      	ldr	r1, [r7, #0]
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f000 fbce 	bl	800b498 <USBD_CtlError>
              break;
 800acfc:	e000      	b.n	800ad00 <USBD_StdEPReq+0x158>
              break;
 800acfe:	bf00      	nop
          }
          break;
 800ad00:	e0aa      	b.n	800ae58 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad08:	2b02      	cmp	r3, #2
 800ad0a:	d002      	beq.n	800ad12 <USBD_StdEPReq+0x16a>
 800ad0c:	2b03      	cmp	r3, #3
 800ad0e:	d032      	beq.n	800ad76 <USBD_StdEPReq+0x1ce>
 800ad10:	e097      	b.n	800ae42 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad12:	7bbb      	ldrb	r3, [r7, #14]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d007      	beq.n	800ad28 <USBD_StdEPReq+0x180>
 800ad18:	7bbb      	ldrb	r3, [r7, #14]
 800ad1a:	2b80      	cmp	r3, #128	; 0x80
 800ad1c:	d004      	beq.n	800ad28 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ad1e:	6839      	ldr	r1, [r7, #0]
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 fbb9 	bl	800b498 <USBD_CtlError>
                break;
 800ad26:	e091      	b.n	800ae4c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	da0b      	bge.n	800ad48 <USBD_StdEPReq+0x1a0>
 800ad30:	7bbb      	ldrb	r3, [r7, #14]
 800ad32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ad36:	4613      	mov	r3, r2
 800ad38:	009b      	lsls	r3, r3, #2
 800ad3a:	4413      	add	r3, r2
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	3310      	adds	r3, #16
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	4413      	add	r3, r2
 800ad44:	3304      	adds	r3, #4
 800ad46:	e00b      	b.n	800ad60 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad48:	7bbb      	ldrb	r3, [r7, #14]
 800ad4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad4e:	4613      	mov	r3, r2
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	4413      	add	r3, r2
 800ad54:	009b      	lsls	r3, r3, #2
 800ad56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	3304      	adds	r3, #4
 800ad60:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	2200      	movs	r2, #0
 800ad66:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	2202      	movs	r2, #2
 800ad6c:	4619      	mov	r1, r3
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 fbfd 	bl	800b56e <USBD_CtlSendData>
              break;
 800ad74:	e06a      	b.n	800ae4c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ad76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	da11      	bge.n	800ada2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ad7e:	7bbb      	ldrb	r3, [r7, #14]
 800ad80:	f003 020f 	and.w	r2, r3, #15
 800ad84:	6879      	ldr	r1, [r7, #4]
 800ad86:	4613      	mov	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4413      	add	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	440b      	add	r3, r1
 800ad90:	3318      	adds	r3, #24
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d117      	bne.n	800adc8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ad98:	6839      	ldr	r1, [r7, #0]
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f000 fb7c 	bl	800b498 <USBD_CtlError>
                  break;
 800ada0:	e054      	b.n	800ae4c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ada2:	7bbb      	ldrb	r3, [r7, #14]
 800ada4:	f003 020f 	and.w	r2, r3, #15
 800ada8:	6879      	ldr	r1, [r7, #4]
 800adaa:	4613      	mov	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	4413      	add	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	440b      	add	r3, r1
 800adb4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d104      	bne.n	800adc8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800adbe:	6839      	ldr	r1, [r7, #0]
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 fb69 	bl	800b498 <USBD_CtlError>
                  break;
 800adc6:	e041      	b.n	800ae4c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	da0b      	bge.n	800ade8 <USBD_StdEPReq+0x240>
 800add0:	7bbb      	ldrb	r3, [r7, #14]
 800add2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800add6:	4613      	mov	r3, r2
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	4413      	add	r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	3310      	adds	r3, #16
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	4413      	add	r3, r2
 800ade4:	3304      	adds	r3, #4
 800ade6:	e00b      	b.n	800ae00 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ade8:	7bbb      	ldrb	r3, [r7, #14]
 800adea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adee:	4613      	mov	r3, r2
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	4413      	add	r3, r2
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	4413      	add	r3, r2
 800adfe:	3304      	adds	r3, #4
 800ae00:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae02:	7bbb      	ldrb	r3, [r7, #14]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d002      	beq.n	800ae0e <USBD_StdEPReq+0x266>
 800ae08:	7bbb      	ldrb	r3, [r7, #14]
 800ae0a:	2b80      	cmp	r3, #128	; 0x80
 800ae0c:	d103      	bne.n	800ae16 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	2200      	movs	r2, #0
 800ae12:	601a      	str	r2, [r3, #0]
 800ae14:	e00e      	b.n	800ae34 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ae16:	7bbb      	ldrb	r3, [r7, #14]
 800ae18:	4619      	mov	r1, r3
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f001 f8c2 	bl	800bfa4 <USBD_LL_IsStallEP>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d003      	beq.n	800ae2e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	2201      	movs	r2, #1
 800ae2a:	601a      	str	r2, [r3, #0]
 800ae2c:	e002      	b.n	800ae34 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	2200      	movs	r2, #0
 800ae32:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	2202      	movs	r2, #2
 800ae38:	4619      	mov	r1, r3
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 fb97 	bl	800b56e <USBD_CtlSendData>
              break;
 800ae40:	e004      	b.n	800ae4c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ae42:	6839      	ldr	r1, [r7, #0]
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f000 fb27 	bl	800b498 <USBD_CtlError>
              break;
 800ae4a:	bf00      	nop
          }
          break;
 800ae4c:	e004      	b.n	800ae58 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ae4e:	6839      	ldr	r1, [r7, #0]
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 fb21 	bl	800b498 <USBD_CtlError>
          break;
 800ae56:	bf00      	nop
      }
      break;
 800ae58:	e004      	b.n	800ae64 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ae5a:	6839      	ldr	r1, [r7, #0]
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 fb1b 	bl	800b498 <USBD_CtlError>
      break;
 800ae62:	bf00      	nop
  }

  return ret;
 800ae64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
	...

0800ae70 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b084      	sub	sp, #16
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ae82:	2300      	movs	r3, #0
 800ae84:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	885b      	ldrh	r3, [r3, #2]
 800ae8a:	0a1b      	lsrs	r3, r3, #8
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	3b01      	subs	r3, #1
 800ae90:	2b06      	cmp	r3, #6
 800ae92:	f200 8128 	bhi.w	800b0e6 <USBD_GetDescriptor+0x276>
 800ae96:	a201      	add	r2, pc, #4	; (adr r2, 800ae9c <USBD_GetDescriptor+0x2c>)
 800ae98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae9c:	0800aeb9 	.word	0x0800aeb9
 800aea0:	0800aed1 	.word	0x0800aed1
 800aea4:	0800af11 	.word	0x0800af11
 800aea8:	0800b0e7 	.word	0x0800b0e7
 800aeac:	0800b0e7 	.word	0x0800b0e7
 800aeb0:	0800b087 	.word	0x0800b087
 800aeb4:	0800b0b3 	.word	0x0800b0b3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	7c12      	ldrb	r2, [r2, #16]
 800aec4:	f107 0108 	add.w	r1, r7, #8
 800aec8:	4610      	mov	r0, r2
 800aeca:	4798      	blx	r3
 800aecc:	60f8      	str	r0, [r7, #12]
      break;
 800aece:	e112      	b.n	800b0f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	7c1b      	ldrb	r3, [r3, #16]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10d      	bne.n	800aef4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aee0:	f107 0208 	add.w	r2, r7, #8
 800aee4:	4610      	mov	r0, r2
 800aee6:	4798      	blx	r3
 800aee8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	3301      	adds	r3, #1
 800aeee:	2202      	movs	r2, #2
 800aef0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aef2:	e100      	b.n	800b0f6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aefa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aefc:	f107 0208 	add.w	r2, r7, #8
 800af00:	4610      	mov	r0, r2
 800af02:	4798      	blx	r3
 800af04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	3301      	adds	r3, #1
 800af0a:	2202      	movs	r2, #2
 800af0c:	701a      	strb	r2, [r3, #0]
      break;
 800af0e:	e0f2      	b.n	800b0f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	885b      	ldrh	r3, [r3, #2]
 800af14:	b2db      	uxtb	r3, r3
 800af16:	2b05      	cmp	r3, #5
 800af18:	f200 80ac 	bhi.w	800b074 <USBD_GetDescriptor+0x204>
 800af1c:	a201      	add	r2, pc, #4	; (adr r2, 800af24 <USBD_GetDescriptor+0xb4>)
 800af1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af22:	bf00      	nop
 800af24:	0800af3d 	.word	0x0800af3d
 800af28:	0800af71 	.word	0x0800af71
 800af2c:	0800afa5 	.word	0x0800afa5
 800af30:	0800afd9 	.word	0x0800afd9
 800af34:	0800b00d 	.word	0x0800b00d
 800af38:	0800b041 	.word	0x0800b041
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00b      	beq.n	800af60 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	7c12      	ldrb	r2, [r2, #16]
 800af54:	f107 0108 	add.w	r1, r7, #8
 800af58:	4610      	mov	r0, r2
 800af5a:	4798      	blx	r3
 800af5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af5e:	e091      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af60:	6839      	ldr	r1, [r7, #0]
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f000 fa98 	bl	800b498 <USBD_CtlError>
            err++;
 800af68:	7afb      	ldrb	r3, [r7, #11]
 800af6a:	3301      	adds	r3, #1
 800af6c:	72fb      	strb	r3, [r7, #11]
          break;
 800af6e:	e089      	b.n	800b084 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d00b      	beq.n	800af94 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	7c12      	ldrb	r2, [r2, #16]
 800af88:	f107 0108 	add.w	r1, r7, #8
 800af8c:	4610      	mov	r0, r2
 800af8e:	4798      	blx	r3
 800af90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af92:	e077      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af94:	6839      	ldr	r1, [r7, #0]
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f000 fa7e 	bl	800b498 <USBD_CtlError>
            err++;
 800af9c:	7afb      	ldrb	r3, [r7, #11]
 800af9e:	3301      	adds	r3, #1
 800afa0:	72fb      	strb	r3, [r7, #11]
          break;
 800afa2:	e06f      	b.n	800b084 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afaa:	68db      	ldr	r3, [r3, #12]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00b      	beq.n	800afc8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afb6:	68db      	ldr	r3, [r3, #12]
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	7c12      	ldrb	r2, [r2, #16]
 800afbc:	f107 0108 	add.w	r1, r7, #8
 800afc0:	4610      	mov	r0, r2
 800afc2:	4798      	blx	r3
 800afc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afc6:	e05d      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afc8:	6839      	ldr	r1, [r7, #0]
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 fa64 	bl	800b498 <USBD_CtlError>
            err++;
 800afd0:	7afb      	ldrb	r3, [r7, #11]
 800afd2:	3301      	adds	r3, #1
 800afd4:	72fb      	strb	r3, [r7, #11]
          break;
 800afd6:	e055      	b.n	800b084 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afde:	691b      	ldr	r3, [r3, #16]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00b      	beq.n	800affc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afea:	691b      	ldr	r3, [r3, #16]
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	7c12      	ldrb	r2, [r2, #16]
 800aff0:	f107 0108 	add.w	r1, r7, #8
 800aff4:	4610      	mov	r0, r2
 800aff6:	4798      	blx	r3
 800aff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800affa:	e043      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fa4a 	bl	800b498 <USBD_CtlError>
            err++;
 800b004:	7afb      	ldrb	r3, [r7, #11]
 800b006:	3301      	adds	r3, #1
 800b008:	72fb      	strb	r3, [r7, #11]
          break;
 800b00a:	e03b      	b.n	800b084 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b012:	695b      	ldr	r3, [r3, #20]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00b      	beq.n	800b030 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b01e:	695b      	ldr	r3, [r3, #20]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	7c12      	ldrb	r2, [r2, #16]
 800b024:	f107 0108 	add.w	r1, r7, #8
 800b028:	4610      	mov	r0, r2
 800b02a:	4798      	blx	r3
 800b02c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b02e:	e029      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b030:	6839      	ldr	r1, [r7, #0]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fa30 	bl	800b498 <USBD_CtlError>
            err++;
 800b038:	7afb      	ldrb	r3, [r7, #11]
 800b03a:	3301      	adds	r3, #1
 800b03c:	72fb      	strb	r3, [r7, #11]
          break;
 800b03e:	e021      	b.n	800b084 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b046:	699b      	ldr	r3, [r3, #24]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00b      	beq.n	800b064 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	7c12      	ldrb	r2, [r2, #16]
 800b058:	f107 0108 	add.w	r1, r7, #8
 800b05c:	4610      	mov	r0, r2
 800b05e:	4798      	blx	r3
 800b060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b062:	e00f      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b064:	6839      	ldr	r1, [r7, #0]
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 fa16 	bl	800b498 <USBD_CtlError>
            err++;
 800b06c:	7afb      	ldrb	r3, [r7, #11]
 800b06e:	3301      	adds	r3, #1
 800b070:	72fb      	strb	r3, [r7, #11]
          break;
 800b072:	e007      	b.n	800b084 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b074:	6839      	ldr	r1, [r7, #0]
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 fa0e 	bl	800b498 <USBD_CtlError>
          err++;
 800b07c:	7afb      	ldrb	r3, [r7, #11]
 800b07e:	3301      	adds	r3, #1
 800b080:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b082:	e038      	b.n	800b0f6 <USBD_GetDescriptor+0x286>
 800b084:	e037      	b.n	800b0f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	7c1b      	ldrb	r3, [r3, #16]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d109      	bne.n	800b0a2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b096:	f107 0208 	add.w	r2, r7, #8
 800b09a:	4610      	mov	r0, r2
 800b09c:	4798      	blx	r3
 800b09e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0a0:	e029      	b.n	800b0f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b0a2:	6839      	ldr	r1, [r7, #0]
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 f9f7 	bl	800b498 <USBD_CtlError>
        err++;
 800b0aa:	7afb      	ldrb	r3, [r7, #11]
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	72fb      	strb	r3, [r7, #11]
      break;
 800b0b0:	e021      	b.n	800b0f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	7c1b      	ldrb	r3, [r3, #16]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d10d      	bne.n	800b0d6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0c2:	f107 0208 	add.w	r2, r7, #8
 800b0c6:	4610      	mov	r0, r2
 800b0c8:	4798      	blx	r3
 800b0ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	2207      	movs	r2, #7
 800b0d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0d4:	e00f      	b.n	800b0f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b0d6:	6839      	ldr	r1, [r7, #0]
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f9dd 	bl	800b498 <USBD_CtlError>
        err++;
 800b0de:	7afb      	ldrb	r3, [r7, #11]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	72fb      	strb	r3, [r7, #11]
      break;
 800b0e4:	e007      	b.n	800b0f6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b0e6:	6839      	ldr	r1, [r7, #0]
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f000 f9d5 	bl	800b498 <USBD_CtlError>
      err++;
 800b0ee:	7afb      	ldrb	r3, [r7, #11]
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	72fb      	strb	r3, [r7, #11]
      break;
 800b0f4:	bf00      	nop
  }

  if (err != 0U)
 800b0f6:	7afb      	ldrb	r3, [r7, #11]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d11c      	bne.n	800b136 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b0fc:	893b      	ldrh	r3, [r7, #8]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d011      	beq.n	800b126 <USBD_GetDescriptor+0x2b6>
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	88db      	ldrh	r3, [r3, #6]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d00d      	beq.n	800b126 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	88da      	ldrh	r2, [r3, #6]
 800b10e:	893b      	ldrh	r3, [r7, #8]
 800b110:	4293      	cmp	r3, r2
 800b112:	bf28      	it	cs
 800b114:	4613      	movcs	r3, r2
 800b116:	b29b      	uxth	r3, r3
 800b118:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b11a:	893b      	ldrh	r3, [r7, #8]
 800b11c:	461a      	mov	r2, r3
 800b11e:	68f9      	ldr	r1, [r7, #12]
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 fa24 	bl	800b56e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	88db      	ldrh	r3, [r3, #6]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d104      	bne.n	800b138 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f000 fa7b 	bl	800b62a <USBD_CtlSendStatus>
 800b134:	e000      	b.n	800b138 <USBD_GetDescriptor+0x2c8>
    return;
 800b136:	bf00      	nop
    }
  }
}
 800b138:	3710      	adds	r7, #16
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop

0800b140 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	889b      	ldrh	r3, [r3, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d130      	bne.n	800b1b4 <USBD_SetAddress+0x74>
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	88db      	ldrh	r3, [r3, #6]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d12c      	bne.n	800b1b4 <USBD_SetAddress+0x74>
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	885b      	ldrh	r3, [r3, #2]
 800b15e:	2b7f      	cmp	r3, #127	; 0x7f
 800b160:	d828      	bhi.n	800b1b4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	885b      	ldrh	r3, [r3, #2]
 800b166:	b2db      	uxtb	r3, r3
 800b168:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b16c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b174:	2b03      	cmp	r3, #3
 800b176:	d104      	bne.n	800b182 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b178:	6839      	ldr	r1, [r7, #0]
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f000 f98c 	bl	800b498 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b180:	e01d      	b.n	800b1be <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	7bfa      	ldrb	r2, [r7, #15]
 800b186:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b18a:	7bfb      	ldrb	r3, [r7, #15]
 800b18c:	4619      	mov	r1, r3
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 ff35 	bl	800bffe <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 fa48 	bl	800b62a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b19a:	7bfb      	ldrb	r3, [r7, #15]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d004      	beq.n	800b1aa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2202      	movs	r2, #2
 800b1a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1a8:	e009      	b.n	800b1be <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1b2:	e004      	b.n	800b1be <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b1b4:	6839      	ldr	r1, [r7, #0]
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f96e 	bl	800b498 <USBD_CtlError>
  }
}
 800b1bc:	bf00      	nop
 800b1be:	bf00      	nop
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
	...

0800b1c8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	885b      	ldrh	r3, [r3, #2]
 800b1d6:	b2da      	uxtb	r2, r3
 800b1d8:	4b41      	ldr	r3, [pc, #260]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b1da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b1dc:	4b40      	ldr	r3, [pc, #256]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	d904      	bls.n	800b1ee <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b1e4:	6839      	ldr	r1, [r7, #0]
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f956 	bl	800b498 <USBD_CtlError>
 800b1ec:	e075      	b.n	800b2da <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1f4:	2b02      	cmp	r3, #2
 800b1f6:	d002      	beq.n	800b1fe <USBD_SetConfig+0x36>
 800b1f8:	2b03      	cmp	r3, #3
 800b1fa:	d023      	beq.n	800b244 <USBD_SetConfig+0x7c>
 800b1fc:	e062      	b.n	800b2c4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b1fe:	4b38      	ldr	r3, [pc, #224]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d01a      	beq.n	800b23c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b206:	4b36      	ldr	r3, [pc, #216]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	461a      	mov	r2, r3
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2203      	movs	r2, #3
 800b214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b218:	4b31      	ldr	r3, [pc, #196]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	4619      	mov	r1, r3
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7ff f9e4 	bl	800a5ec <USBD_SetClassConfig>
 800b224:	4603      	mov	r3, r0
 800b226:	2b02      	cmp	r3, #2
 800b228:	d104      	bne.n	800b234 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b22a:	6839      	ldr	r1, [r7, #0]
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f933 	bl	800b498 <USBD_CtlError>
            return;
 800b232:	e052      	b.n	800b2da <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f9f8 	bl	800b62a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b23a:	e04e      	b.n	800b2da <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f000 f9f4 	bl	800b62a <USBD_CtlSendStatus>
        break;
 800b242:	e04a      	b.n	800b2da <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b244:	4b26      	ldr	r3, [pc, #152]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b246:	781b      	ldrb	r3, [r3, #0]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d112      	bne.n	800b272 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2202      	movs	r2, #2
 800b250:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b254:	4b22      	ldr	r3, [pc, #136]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	461a      	mov	r2, r3
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b25e:	4b20      	ldr	r3, [pc, #128]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	4619      	mov	r1, r3
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7ff f9e0 	bl	800a62a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 f9dd 	bl	800b62a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b270:	e033      	b.n	800b2da <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b272:	4b1b      	ldr	r3, [pc, #108]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b274:	781b      	ldrb	r3, [r3, #0]
 800b276:	461a      	mov	r2, r3
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d01d      	beq.n	800b2bc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	685b      	ldr	r3, [r3, #4]
 800b284:	b2db      	uxtb	r3, r3
 800b286:	4619      	mov	r1, r3
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f7ff f9ce 	bl	800a62a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b28e:	4b14      	ldr	r3, [pc, #80]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	461a      	mov	r2, r3
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b298:	4b11      	ldr	r3, [pc, #68]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	4619      	mov	r1, r3
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7ff f9a4 	bl	800a5ec <USBD_SetClassConfig>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2b02      	cmp	r3, #2
 800b2a8:	d104      	bne.n	800b2b4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f8f3 	bl	800b498 <USBD_CtlError>
            return;
 800b2b2:	e012      	b.n	800b2da <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 f9b8 	bl	800b62a <USBD_CtlSendStatus>
        break;
 800b2ba:	e00e      	b.n	800b2da <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f9b4 	bl	800b62a <USBD_CtlSendStatus>
        break;
 800b2c2:	e00a      	b.n	800b2da <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b2c4:	6839      	ldr	r1, [r7, #0]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 f8e6 	bl	800b498 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b2cc:	4b04      	ldr	r3, [pc, #16]	; (800b2e0 <USBD_SetConfig+0x118>)
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f7ff f9a9 	bl	800a62a <USBD_ClrClassConfig>
        break;
 800b2d8:	bf00      	nop
    }
  }
}
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}
 800b2e0:	20000424 	.word	0x20000424

0800b2e4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	88db      	ldrh	r3, [r3, #6]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d004      	beq.n	800b300 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b2f6:	6839      	ldr	r1, [r7, #0]
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f000 f8cd 	bl	800b498 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b2fe:	e022      	b.n	800b346 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b306:	2b02      	cmp	r3, #2
 800b308:	dc02      	bgt.n	800b310 <USBD_GetConfig+0x2c>
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	dc03      	bgt.n	800b316 <USBD_GetConfig+0x32>
 800b30e:	e015      	b.n	800b33c <USBD_GetConfig+0x58>
 800b310:	2b03      	cmp	r3, #3
 800b312:	d00b      	beq.n	800b32c <USBD_GetConfig+0x48>
 800b314:	e012      	b.n	800b33c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	3308      	adds	r3, #8
 800b320:	2201      	movs	r2, #1
 800b322:	4619      	mov	r1, r3
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 f922 	bl	800b56e <USBD_CtlSendData>
        break;
 800b32a:	e00c      	b.n	800b346 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	3304      	adds	r3, #4
 800b330:	2201      	movs	r2, #1
 800b332:	4619      	mov	r1, r3
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f91a 	bl	800b56e <USBD_CtlSendData>
        break;
 800b33a:	e004      	b.n	800b346 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b33c:	6839      	ldr	r1, [r7, #0]
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 f8aa 	bl	800b498 <USBD_CtlError>
        break;
 800b344:	bf00      	nop
}
 800b346:	bf00      	nop
 800b348:	3708      	adds	r7, #8
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b082      	sub	sp, #8
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
 800b356:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b35e:	3b01      	subs	r3, #1
 800b360:	2b02      	cmp	r3, #2
 800b362:	d81e      	bhi.n	800b3a2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	88db      	ldrh	r3, [r3, #6]
 800b368:	2b02      	cmp	r3, #2
 800b36a:	d004      	beq.n	800b376 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b36c:	6839      	ldr	r1, [r7, #0]
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 f892 	bl	800b498 <USBD_CtlError>
        break;
 800b374:	e01a      	b.n	800b3ac <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2201      	movs	r2, #1
 800b37a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b382:	2b00      	cmp	r3, #0
 800b384:	d005      	beq.n	800b392 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	68db      	ldr	r3, [r3, #12]
 800b38a:	f043 0202 	orr.w	r2, r3, #2
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	330c      	adds	r3, #12
 800b396:	2202      	movs	r2, #2
 800b398:	4619      	mov	r1, r3
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 f8e7 	bl	800b56e <USBD_CtlSendData>
      break;
 800b3a0:	e004      	b.n	800b3ac <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b3a2:	6839      	ldr	r1, [r7, #0]
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f000 f877 	bl	800b498 <USBD_CtlError>
      break;
 800b3aa:	bf00      	nop
  }
}
 800b3ac:	bf00      	nop
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	885b      	ldrh	r3, [r3, #2]
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d106      	bne.n	800b3d4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2201      	movs	r2, #1
 800b3ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 f92b 	bl	800b62a <USBD_CtlSendStatus>
  }
}
 800b3d4:	bf00      	nop
 800b3d6:	3708      	adds	r7, #8
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3ec:	3b01      	subs	r3, #1
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	d80b      	bhi.n	800b40a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	885b      	ldrh	r3, [r3, #2]
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d10c      	bne.n	800b414 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 f911 	bl	800b62a <USBD_CtlSendStatus>
      }
      break;
 800b408:	e004      	b.n	800b414 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 f843 	bl	800b498 <USBD_CtlError>
      break;
 800b412:	e000      	b.n	800b416 <USBD_ClrFeature+0x3a>
      break;
 800b414:	bf00      	nop
  }
}
 800b416:	bf00      	nop
 800b418:	3708      	adds	r7, #8
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b41e:	b480      	push	{r7}
 800b420:	b083      	sub	sp, #12
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
 800b426:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	781a      	ldrb	r2, [r3, #0]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	785a      	ldrb	r2, [r3, #1]
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	3302      	adds	r3, #2
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	b29a      	uxth	r2, r3
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	3303      	adds	r3, #3
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	b29b      	uxth	r3, r3
 800b448:	021b      	lsls	r3, r3, #8
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	4413      	add	r3, r2
 800b44e:	b29a      	uxth	r2, r3
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	3304      	adds	r3, #4
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	b29a      	uxth	r2, r3
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	3305      	adds	r3, #5
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	b29b      	uxth	r3, r3
 800b464:	021b      	lsls	r3, r3, #8
 800b466:	b29b      	uxth	r3, r3
 800b468:	4413      	add	r3, r2
 800b46a:	b29a      	uxth	r2, r3
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	3306      	adds	r3, #6
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	b29a      	uxth	r2, r3
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	3307      	adds	r3, #7
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	b29b      	uxth	r3, r3
 800b480:	021b      	lsls	r3, r3, #8
 800b482:	b29b      	uxth	r3, r3
 800b484:	4413      	add	r3, r2
 800b486:	b29a      	uxth	r2, r3
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	80da      	strh	r2, [r3, #6]

}
 800b48c:	bf00      	nop
 800b48e:	370c      	adds	r7, #12
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr

0800b498 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b4a2:	2180      	movs	r1, #128	; 0x80
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 fd3f 	bl	800bf28 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 fd3b 	bl	800bf28 <USBD_LL_StallEP>
}
 800b4b2:	bf00      	nop
 800b4b4:	3708      	adds	r7, #8
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}

0800b4ba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b4ba:	b580      	push	{r7, lr}
 800b4bc:	b086      	sub	sp, #24
 800b4be:	af00      	add	r7, sp, #0
 800b4c0:	60f8      	str	r0, [r7, #12]
 800b4c2:	60b9      	str	r1, [r7, #8]
 800b4c4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d032      	beq.n	800b536 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b4d0:	68f8      	ldr	r0, [r7, #12]
 800b4d2:	f000 f834 	bl	800b53e <USBD_GetLen>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	3301      	adds	r3, #1
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	005b      	lsls	r3, r3, #1
 800b4de:	b29a      	uxth	r2, r3
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b4e4:	7dfb      	ldrb	r3, [r7, #23]
 800b4e6:	1c5a      	adds	r2, r3, #1
 800b4e8:	75fa      	strb	r2, [r7, #23]
 800b4ea:	461a      	mov	r2, r3
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	4413      	add	r3, r2
 800b4f0:	687a      	ldr	r2, [r7, #4]
 800b4f2:	7812      	ldrb	r2, [r2, #0]
 800b4f4:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b4f6:	7dfb      	ldrb	r3, [r7, #23]
 800b4f8:	1c5a      	adds	r2, r3, #1
 800b4fa:	75fa      	strb	r2, [r7, #23]
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	4413      	add	r3, r2
 800b502:	2203      	movs	r2, #3
 800b504:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b506:	e012      	b.n	800b52e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	1c5a      	adds	r2, r3, #1
 800b50c:	60fa      	str	r2, [r7, #12]
 800b50e:	7dfa      	ldrb	r2, [r7, #23]
 800b510:	1c51      	adds	r1, r2, #1
 800b512:	75f9      	strb	r1, [r7, #23]
 800b514:	4611      	mov	r1, r2
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	440a      	add	r2, r1
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b51e:	7dfb      	ldrb	r3, [r7, #23]
 800b520:	1c5a      	adds	r2, r3, #1
 800b522:	75fa      	strb	r2, [r7, #23]
 800b524:	461a      	mov	r2, r3
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	4413      	add	r3, r2
 800b52a:	2200      	movs	r2, #0
 800b52c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1e8      	bne.n	800b508 <USBD_GetString+0x4e>
    }
  }
}
 800b536:	bf00      	nop
 800b538:	3718      	adds	r7, #24
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}

0800b53e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b53e:	b480      	push	{r7}
 800b540:	b085      	sub	sp, #20
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b546:	2300      	movs	r3, #0
 800b548:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b54a:	e005      	b.n	800b558 <USBD_GetLen+0x1a>
  {
    len++;
 800b54c:	7bfb      	ldrb	r3, [r7, #15]
 800b54e:	3301      	adds	r3, #1
 800b550:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	3301      	adds	r3, #1
 800b556:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d1f5      	bne.n	800b54c <USBD_GetLen+0xe>
  }

  return len;
 800b560:	7bfb      	ldrb	r3, [r7, #15]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3714      	adds	r7, #20
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr

0800b56e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b084      	sub	sp, #16
 800b572:	af00      	add	r7, sp, #0
 800b574:	60f8      	str	r0, [r7, #12]
 800b576:	60b9      	str	r1, [r7, #8]
 800b578:	4613      	mov	r3, r2
 800b57a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2202      	movs	r2, #2
 800b580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b584:	88fa      	ldrh	r2, [r7, #6]
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b58a:	88fa      	ldrh	r2, [r7, #6]
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b590:	88fb      	ldrh	r3, [r7, #6]
 800b592:	68ba      	ldr	r2, [r7, #8]
 800b594:	2100      	movs	r1, #0
 800b596:	68f8      	ldr	r0, [r7, #12]
 800b598:	f000 fd50 	bl	800c03c <USBD_LL_Transmit>

  return USBD_OK;
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b084      	sub	sp, #16
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	60f8      	str	r0, [r7, #12]
 800b5ae:	60b9      	str	r1, [r7, #8]
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5b4:	88fb      	ldrh	r3, [r7, #6]
 800b5b6:	68ba      	ldr	r2, [r7, #8]
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	68f8      	ldr	r0, [r7, #12]
 800b5bc:	f000 fd3e 	bl	800c03c <USBD_LL_Transmit>

  return USBD_OK;
 800b5c0:	2300      	movs	r3, #0
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3710      	adds	r7, #16
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}

0800b5ca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b5ca:	b580      	push	{r7, lr}
 800b5cc:	b084      	sub	sp, #16
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	60f8      	str	r0, [r7, #12]
 800b5d2:	60b9      	str	r1, [r7, #8]
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2203      	movs	r2, #3
 800b5dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b5e0:	88fa      	ldrh	r2, [r7, #6]
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b5e8:	88fa      	ldrh	r2, [r7, #6]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b5f0:	88fb      	ldrh	r3, [r7, #6]
 800b5f2:	68ba      	ldr	r2, [r7, #8]
 800b5f4:	2100      	movs	r1, #0
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 fd43 	bl	800c082 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}

0800b606 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b606:	b580      	push	{r7, lr}
 800b608:	b084      	sub	sp, #16
 800b60a:	af00      	add	r7, sp, #0
 800b60c:	60f8      	str	r0, [r7, #12]
 800b60e:	60b9      	str	r1, [r7, #8]
 800b610:	4613      	mov	r3, r2
 800b612:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b614:	88fb      	ldrh	r3, [r7, #6]
 800b616:	68ba      	ldr	r2, [r7, #8]
 800b618:	2100      	movs	r1, #0
 800b61a:	68f8      	ldr	r0, [r7, #12]
 800b61c:	f000 fd31 	bl	800c082 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b620:	2300      	movs	r3, #0
}
 800b622:	4618      	mov	r0, r3
 800b624:	3710      	adds	r7, #16
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}

0800b62a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b62a:	b580      	push	{r7, lr}
 800b62c:	b082      	sub	sp, #8
 800b62e:	af00      	add	r7, sp, #0
 800b630:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2204      	movs	r2, #4
 800b636:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b63a:	2300      	movs	r3, #0
 800b63c:	2200      	movs	r2, #0
 800b63e:	2100      	movs	r1, #0
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fcfb 	bl	800c03c <USBD_LL_Transmit>

  return USBD_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3708      	adds	r7, #8
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b082      	sub	sp, #8
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2205      	movs	r2, #5
 800b65c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b660:	2300      	movs	r3, #0
 800b662:	2200      	movs	r2, #0
 800b664:	2100      	movs	r1, #0
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f000 fd0b 	bl	800c082 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3708      	adds	r7, #8
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
	...

0800b678 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b67c:	2200      	movs	r2, #0
 800b67e:	4912      	ldr	r1, [pc, #72]	; (800b6c8 <MX_USB_DEVICE_Init+0x50>)
 800b680:	4812      	ldr	r0, [pc, #72]	; (800b6cc <MX_USB_DEVICE_Init+0x54>)
 800b682:	f7fe ff57 	bl	800a534 <USBD_Init>
 800b686:	4603      	mov	r3, r0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d001      	beq.n	800b690 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b68c:	f7f6 fb28 	bl	8001ce0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b690:	490f      	ldr	r1, [pc, #60]	; (800b6d0 <MX_USB_DEVICE_Init+0x58>)
 800b692:	480e      	ldr	r0, [pc, #56]	; (800b6cc <MX_USB_DEVICE_Init+0x54>)
 800b694:	f7fe ff79 	bl	800a58a <USBD_RegisterClass>
 800b698:	4603      	mov	r3, r0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d001      	beq.n	800b6a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b69e:	f7f6 fb1f 	bl	8001ce0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b6a2:	490c      	ldr	r1, [pc, #48]	; (800b6d4 <MX_USB_DEVICE_Init+0x5c>)
 800b6a4:	4809      	ldr	r0, [pc, #36]	; (800b6cc <MX_USB_DEVICE_Init+0x54>)
 800b6a6:	f7fe fea7 	bl	800a3f8 <USBD_CDC_RegisterInterface>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d001      	beq.n	800b6b4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b6b0:	f7f6 fb16 	bl	8001ce0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b6b4:	4805      	ldr	r0, [pc, #20]	; (800b6cc <MX_USB_DEVICE_Init+0x54>)
 800b6b6:	f7fe ff82 	bl	800a5be <USBD_Start>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d001      	beq.n	800b6c4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b6c0:	f7f6 fb0e 	bl	8001ce0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b6c4:	bf00      	nop
 800b6c6:	bd80      	pop	{r7, pc}
 800b6c8:	2000018c 	.word	0x2000018c
 800b6cc:	20000428 	.word	0x20000428
 800b6d0:	20000070 	.word	0x20000070
 800b6d4:	2000017c 	.word	0x2000017c

0800b6d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b6dc:	2200      	movs	r2, #0
 800b6de:	4905      	ldr	r1, [pc, #20]	; (800b6f4 <CDC_Init_FS+0x1c>)
 800b6e0:	4805      	ldr	r0, [pc, #20]	; (800b6f8 <CDC_Init_FS+0x20>)
 800b6e2:	f7fe fea0 	bl	800a426 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b6e6:	4905      	ldr	r1, [pc, #20]	; (800b6fc <CDC_Init_FS+0x24>)
 800b6e8:	4803      	ldr	r0, [pc, #12]	; (800b6f8 <CDC_Init_FS+0x20>)
 800b6ea:	f7fe feb6 	bl	800a45a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b6ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	bd80      	pop	{r7, pc}
 800b6f4:	20000b30 	.word	0x20000b30
 800b6f8:	20000428 	.word	0x20000428
 800b6fc:	20000730 	.word	0x20000730

0800b700 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b700:	b480      	push	{r7}
 800b702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b704:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b706:	4618      	mov	r0, r3
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b082      	sub	sp, #8
 800b714:	af00      	add	r7, sp, #0
 800b716:	4603      	mov	r3, r0
 800b718:	6039      	str	r1, [r7, #0]
 800b71a:	71fb      	strb	r3, [r7, #7]
 800b71c:	4613      	mov	r3, r2
 800b71e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b720:	79fb      	ldrb	r3, [r7, #7]
 800b722:	2b23      	cmp	r3, #35	; 0x23
 800b724:	f200 80a2 	bhi.w	800b86c <CDC_Control_FS+0x15c>
 800b728:	a201      	add	r2, pc, #4	; (adr r2, 800b730 <CDC_Control_FS+0x20>)
 800b72a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b72e:	bf00      	nop
 800b730:	0800b86d 	.word	0x0800b86d
 800b734:	0800b86d 	.word	0x0800b86d
 800b738:	0800b86d 	.word	0x0800b86d
 800b73c:	0800b86d 	.word	0x0800b86d
 800b740:	0800b86d 	.word	0x0800b86d
 800b744:	0800b86d 	.word	0x0800b86d
 800b748:	0800b86d 	.word	0x0800b86d
 800b74c:	0800b86d 	.word	0x0800b86d
 800b750:	0800b86d 	.word	0x0800b86d
 800b754:	0800b86d 	.word	0x0800b86d
 800b758:	0800b86d 	.word	0x0800b86d
 800b75c:	0800b86d 	.word	0x0800b86d
 800b760:	0800b86d 	.word	0x0800b86d
 800b764:	0800b86d 	.word	0x0800b86d
 800b768:	0800b86d 	.word	0x0800b86d
 800b76c:	0800b86d 	.word	0x0800b86d
 800b770:	0800b86d 	.word	0x0800b86d
 800b774:	0800b86d 	.word	0x0800b86d
 800b778:	0800b86d 	.word	0x0800b86d
 800b77c:	0800b86d 	.word	0x0800b86d
 800b780:	0800b86d 	.word	0x0800b86d
 800b784:	0800b86d 	.word	0x0800b86d
 800b788:	0800b86d 	.word	0x0800b86d
 800b78c:	0800b86d 	.word	0x0800b86d
 800b790:	0800b86d 	.word	0x0800b86d
 800b794:	0800b86d 	.word	0x0800b86d
 800b798:	0800b86d 	.word	0x0800b86d
 800b79c:	0800b86d 	.word	0x0800b86d
 800b7a0:	0800b86d 	.word	0x0800b86d
 800b7a4:	0800b86d 	.word	0x0800b86d
 800b7a8:	0800b86d 	.word	0x0800b86d
 800b7ac:	0800b86d 	.word	0x0800b86d
 800b7b0:	0800b7c1 	.word	0x0800b7c1
 800b7b4:	0800b80f 	.word	0x0800b80f
 800b7b8:	0800b86d 	.word	0x0800b86d
 800b7bc:	0800b86d 	.word	0x0800b86d
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    {

    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	2120      	movs	r1, #32
 800b7c4:	482c      	ldr	r0, [pc, #176]	; (800b878 <CDC_Control_FS+0x168>)
 800b7c6:	f7f7 ff0f 	bl	80035e8 <HAL_GPIO_WritePin>
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	021b      	lsls	r3, r3, #8
 800b7d8:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	3302      	adds	r3, #2
 800b7de:	781b      	ldrb	r3, [r3, #0]
 800b7e0:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b7e2:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	3303      	adds	r3, #3
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	061b      	lsls	r3, r3, #24
 800b7ec:	4313      	orrs	r3, r2
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	4b22      	ldr	r3, [pc, #136]	; (800b87c <CDC_Control_FS+0x16c>)
 800b7f2:	601a      	str	r2, [r3, #0]
      linecoding.format     = pbuf[4];
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	791a      	ldrb	r2, [r3, #4]
 800b7f8:	4b20      	ldr	r3, [pc, #128]	; (800b87c <CDC_Control_FS+0x16c>)
 800b7fa:	711a      	strb	r2, [r3, #4]
      linecoding.paritytype = pbuf[5];
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	795a      	ldrb	r2, [r3, #5]
 800b800:	4b1e      	ldr	r3, [pc, #120]	; (800b87c <CDC_Control_FS+0x16c>)
 800b802:	715a      	strb	r2, [r3, #5]
      linecoding.datatype   = pbuf[6];
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	799a      	ldrb	r2, [r3, #6]
 800b808:	4b1c      	ldr	r3, [pc, #112]	; (800b87c <CDC_Control_FS+0x16c>)
 800b80a:	719a      	strb	r2, [r3, #6]
    }
    break;
 800b80c:	e02f      	b.n	800b86e <CDC_Control_FS+0x15e>

    case CDC_GET_LINE_CODING:
    {


    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 800b80e:	2201      	movs	r2, #1
 800b810:	2120      	movs	r1, #32
 800b812:	4819      	ldr	r0, [pc, #100]	; (800b878 <CDC_Control_FS+0x168>)
 800b814:	f7f7 fee8 	bl	80035e8 <HAL_GPIO_WritePin>
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 800b818:	4b18      	ldr	r3, [pc, #96]	; (800b87c <CDC_Control_FS+0x16c>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	b2da      	uxtb	r2, r3
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 800b822:	4b16      	ldr	r3, [pc, #88]	; (800b87c <CDC_Control_FS+0x16c>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	0a1a      	lsrs	r2, r3, #8
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	3301      	adds	r3, #1
 800b82c:	b2d2      	uxtb	r2, r2
 800b82e:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 800b830:	4b12      	ldr	r3, [pc, #72]	; (800b87c <CDC_Control_FS+0x16c>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	0c1a      	lsrs	r2, r3, #16
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	3302      	adds	r3, #2
 800b83a:	b2d2      	uxtb	r2, r2
 800b83c:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 800b83e:	4b0f      	ldr	r3, [pc, #60]	; (800b87c <CDC_Control_FS+0x16c>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	0e1a      	lsrs	r2, r3, #24
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	3303      	adds	r3, #3
 800b848:	b2d2      	uxtb	r2, r2
 800b84a:	701a      	strb	r2, [r3, #0]
      pbuf[4] = linecoding.format;
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	3304      	adds	r3, #4
 800b850:	4a0a      	ldr	r2, [pc, #40]	; (800b87c <CDC_Control_FS+0x16c>)
 800b852:	7912      	ldrb	r2, [r2, #4]
 800b854:	701a      	strb	r2, [r3, #0]
      pbuf[5] = linecoding.paritytype;
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	3305      	adds	r3, #5
 800b85a:	4a08      	ldr	r2, [pc, #32]	; (800b87c <CDC_Control_FS+0x16c>)
 800b85c:	7952      	ldrb	r2, [r2, #5]
 800b85e:	701a      	strb	r2, [r3, #0]
      pbuf[6] = linecoding.datatype;
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	3306      	adds	r3, #6
 800b864:	4a05      	ldr	r2, [pc, #20]	; (800b87c <CDC_Control_FS+0x16c>)
 800b866:	7992      	ldrb	r2, [r2, #6]
 800b868:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b86a:	e000      	b.n	800b86e <CDC_Control_FS+0x15e>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b86c:	bf00      	nop
  }

  return (USBD_OK);
 800b86e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b870:	4618      	mov	r0, r3
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	48000400 	.word	0x48000400
 800b87c:	20000174 	.word	0x20000174

0800b880 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b88a:	6879      	ldr	r1, [r7, #4]
 800b88c:	4831      	ldr	r0, [pc, #196]	; (800b954 <CDC_Receive_FS+0xd4>)
 800b88e:	f7fe fde4 	bl	800a45a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b892:	4830      	ldr	r0, [pc, #192]	; (800b954 <CDC_Receive_FS+0xd4>)
 800b894:	f7fe fe24 	bl	800a4e0 <USBD_CDC_ReceivePacket>
  //COBS decode
  for(uint32_t i=0;i<*Len;i++)
 800b898:	2300      	movs	r3, #0
 800b89a:	60fb      	str	r3, [r7, #12]
 800b89c:	e050      	b.n	800b940 <CDC_Receive_FS+0xc0>
  {
	zero_count--;
 800b89e:	4b2e      	ldr	r3, [pc, #184]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	3b01      	subs	r3, #1
 800b8a4:	b2da      	uxtb	r2, r3
 800b8a6:	4b2c      	ldr	r3, [pc, #176]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8a8:	701a      	strb	r2, [r3, #0]
    if(Buf[i]=='\0'){
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	4413      	add	r3, r2
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d114      	bne.n	800b8e0 <CDC_Receive_FS+0x60>
      is_first = 1;
 800b8b6:	4b29      	ldr	r3, [pc, #164]	; (800b95c <CDC_Receive_FS+0xdc>)
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	701a      	strb	r2, [r3, #0]
      if(zero_count==0){
 800b8bc:	4b26      	ldr	r3, [pc, #152]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d106      	bne.n	800b8d2 <CDC_Receive_FS+0x52>
    	//last byte
    	usb_process(DecodedData,data_index);
 800b8c4:	4b26      	ldr	r3, [pc, #152]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	4826      	ldr	r0, [pc, #152]	; (800b964 <CDC_Receive_FS+0xe4>)
 800b8cc:	f7f5 fe80 	bl	80015d0 <usb_process>
 800b8d0:	e002      	b.n	800b8d8 <CDC_Receive_FS+0x58>
      }else{
        //error
        //reset
        zero_count=0;
 800b8d2:	4b21      	ldr	r3, [pc, #132]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	701a      	strb	r2, [r3, #0]
      }
      data_index=0;
 800b8d8:	4b21      	ldr	r3, [pc, #132]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b8da:	2200      	movs	r2, #0
 800b8dc:	701a      	strb	r2, [r3, #0]
 800b8de:	e02c      	b.n	800b93a <CDC_Receive_FS+0xba>
    }else{
      if(is_first==1){
 800b8e0:	4b1e      	ldr	r3, [pc, #120]	; (800b95c <CDC_Receive_FS+0xdc>)
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d109      	bne.n	800b8fc <CDC_Receive_FS+0x7c>
    	  zero_count = Buf[i];
 800b8e8:	687a      	ldr	r2, [r7, #4]
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	781a      	ldrb	r2, [r3, #0]
 800b8f0:	4b19      	ldr	r3, [pc, #100]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8f2:	701a      	strb	r2, [r3, #0]
    	  is_first = 0;
 800b8f4:	4b19      	ldr	r3, [pc, #100]	; (800b95c <CDC_Receive_FS+0xdc>)
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	701a      	strb	r2, [r3, #0]
    	  continue;
 800b8fa:	e01e      	b.n	800b93a <CDC_Receive_FS+0xba>
      }
      if(zero_count==0){
 800b8fc:	4b16      	ldr	r3, [pc, #88]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10c      	bne.n	800b91e <CDC_Receive_FS+0x9e>
    	DecodedData[data_index]=0x00;
 800b904:	4b16      	ldr	r3, [pc, #88]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	461a      	mov	r2, r3
 800b90a:	4b16      	ldr	r3, [pc, #88]	; (800b964 <CDC_Receive_FS+0xe4>)
 800b90c:	2100      	movs	r1, #0
 800b90e:	5499      	strb	r1, [r3, r2]
        zero_count=Buf[i];
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	4413      	add	r3, r2
 800b916:	781a      	ldrb	r2, [r3, #0]
 800b918:	4b0f      	ldr	r3, [pc, #60]	; (800b958 <CDC_Receive_FS+0xd8>)
 800b91a:	701a      	strb	r2, [r3, #0]
 800b91c:	e007      	b.n	800b92e <CDC_Receive_FS+0xae>
      }else{
    	DecodedData[data_index]=Buf[i];
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	4413      	add	r3, r2
 800b924:	4a0e      	ldr	r2, [pc, #56]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b926:	7812      	ldrb	r2, [r2, #0]
 800b928:	7819      	ldrb	r1, [r3, #0]
 800b92a:	4b0e      	ldr	r3, [pc, #56]	; (800b964 <CDC_Receive_FS+0xe4>)
 800b92c:	5499      	strb	r1, [r3, r2]
      }
      data_index++;
 800b92e:	4b0c      	ldr	r3, [pc, #48]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	3301      	adds	r3, #1
 800b934:	b2da      	uxtb	r2, r3
 800b936:	4b0a      	ldr	r3, [pc, #40]	; (800b960 <CDC_Receive_FS+0xe0>)
 800b938:	701a      	strb	r2, [r3, #0]
  for(uint32_t i=0;i<*Len;i++)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	3301      	adds	r3, #1
 800b93e:	60fb      	str	r3, [r7, #12]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	68fa      	ldr	r2, [r7, #12]
 800b946:	429a      	cmp	r2, r3
 800b948:	d3a9      	bcc.n	800b89e <CDC_Receive_FS+0x1e>
    }
  }

  return (USBD_OK);
 800b94a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}
 800b954:	20000428 	.word	0x20000428
 800b958:	20000173 	.word	0x20000173
 800b95c:	2000072d 	.word	0x2000072d
 800b960:	2000072c 	.word	0x2000072c
 800b964:	200006ec 	.word	0x200006ec

0800b968 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	460b      	mov	r3, r1
 800b972:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b974:	2300      	movs	r3, #0
 800b976:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b978:	4b0d      	ldr	r3, [pc, #52]	; (800b9b0 <CDC_Transmit_FS+0x48>)
 800b97a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b97e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b986:	2b00      	cmp	r3, #0
 800b988:	d001      	beq.n	800b98e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b98a:	2301      	movs	r3, #1
 800b98c:	e00b      	b.n	800b9a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b98e:	887b      	ldrh	r3, [r7, #2]
 800b990:	461a      	mov	r2, r3
 800b992:	6879      	ldr	r1, [r7, #4]
 800b994:	4806      	ldr	r0, [pc, #24]	; (800b9b0 <CDC_Transmit_FS+0x48>)
 800b996:	f7fe fd46 	bl	800a426 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b99a:	4805      	ldr	r0, [pc, #20]	; (800b9b0 <CDC_Transmit_FS+0x48>)
 800b99c:	f7fe fd71 	bl	800a482 <USBD_CDC_TransmitPacket>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b9a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop
 800b9b0:	20000428 	.word	0x20000428

0800b9b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b083      	sub	sp, #12
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	6039      	str	r1, [r7, #0]
 800b9be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	2212      	movs	r2, #18
 800b9c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b9c6:	4b03      	ldr	r3, [pc, #12]	; (800b9d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	370c      	adds	r7, #12
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr
 800b9d4:	200001a8 	.word	0x200001a8

0800b9d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b083      	sub	sp, #12
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	4603      	mov	r3, r0
 800b9e0:	6039      	str	r1, [r7, #0]
 800b9e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	2204      	movs	r2, #4
 800b9e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b9ea:	4b03      	ldr	r3, [pc, #12]	; (800b9f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr
 800b9f8:	200001bc 	.word	0x200001bc

0800b9fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	6039      	str	r1, [r7, #0]
 800ba06:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba08:	79fb      	ldrb	r3, [r7, #7]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d105      	bne.n	800ba1a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	4907      	ldr	r1, [pc, #28]	; (800ba30 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba12:	4808      	ldr	r0, [pc, #32]	; (800ba34 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba14:	f7ff fd51 	bl	800b4ba <USBD_GetString>
 800ba18:	e004      	b.n	800ba24 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba1a:	683a      	ldr	r2, [r7, #0]
 800ba1c:	4904      	ldr	r1, [pc, #16]	; (800ba30 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba1e:	4805      	ldr	r0, [pc, #20]	; (800ba34 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba20:	f7ff fd4b 	bl	800b4ba <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba24:	4b02      	ldr	r3, [pc, #8]	; (800ba30 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3708      	adds	r7, #8
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}
 800ba2e:	bf00      	nop
 800ba30:	20000f30 	.word	0x20000f30
 800ba34:	0800c230 	.word	0x0800c230

0800ba38 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b082      	sub	sp, #8
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	4603      	mov	r3, r0
 800ba40:	6039      	str	r1, [r7, #0]
 800ba42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba44:	683a      	ldr	r2, [r7, #0]
 800ba46:	4904      	ldr	r1, [pc, #16]	; (800ba58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba48:	4804      	ldr	r0, [pc, #16]	; (800ba5c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba4a:	f7ff fd36 	bl	800b4ba <USBD_GetString>
  return USBD_StrDesc;
 800ba4e:	4b02      	ldr	r3, [pc, #8]	; (800ba58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3708      	adds	r7, #8
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}
 800ba58:	20000f30 	.word	0x20000f30
 800ba5c:	0800c248 	.word	0x0800c248

0800ba60 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b082      	sub	sp, #8
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	4603      	mov	r3, r0
 800ba68:	6039      	str	r1, [r7, #0]
 800ba6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	221a      	movs	r2, #26
 800ba70:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba72:	f000 f843 	bl	800bafc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba76:	4b02      	ldr	r3, [pc, #8]	; (800ba80 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	200001c0 	.word	0x200001c0

0800ba84 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b082      	sub	sp, #8
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	6039      	str	r1, [r7, #0]
 800ba8e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba90:	79fb      	ldrb	r3, [r7, #7]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d105      	bne.n	800baa2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba96:	683a      	ldr	r2, [r7, #0]
 800ba98:	4907      	ldr	r1, [pc, #28]	; (800bab8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba9a:	4808      	ldr	r0, [pc, #32]	; (800babc <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba9c:	f7ff fd0d 	bl	800b4ba <USBD_GetString>
 800baa0:	e004      	b.n	800baac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800baa2:	683a      	ldr	r2, [r7, #0]
 800baa4:	4904      	ldr	r1, [pc, #16]	; (800bab8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800baa6:	4805      	ldr	r0, [pc, #20]	; (800babc <USBD_FS_ConfigStrDescriptor+0x38>)
 800baa8:	f7ff fd07 	bl	800b4ba <USBD_GetString>
  }
  return USBD_StrDesc;
 800baac:	4b02      	ldr	r3, [pc, #8]	; (800bab8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800baae:	4618      	mov	r0, r3
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
 800bab6:	bf00      	nop
 800bab8:	20000f30 	.word	0x20000f30
 800babc:	0800c24c 	.word	0x0800c24c

0800bac0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b082      	sub	sp, #8
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	4603      	mov	r3, r0
 800bac8:	6039      	str	r1, [r7, #0]
 800baca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bacc:	79fb      	ldrb	r3, [r7, #7]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d105      	bne.n	800bade <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	4907      	ldr	r1, [pc, #28]	; (800baf4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bad6:	4808      	ldr	r0, [pc, #32]	; (800baf8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bad8:	f7ff fcef 	bl	800b4ba <USBD_GetString>
 800badc:	e004      	b.n	800bae8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	4904      	ldr	r1, [pc, #16]	; (800baf4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bae2:	4805      	ldr	r0, [pc, #20]	; (800baf8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bae4:	f7ff fce9 	bl	800b4ba <USBD_GetString>
  }
  return USBD_StrDesc;
 800bae8:	4b02      	ldr	r3, [pc, #8]	; (800baf4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800baea:	4618      	mov	r0, r3
 800baec:	3708      	adds	r7, #8
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	20000f30 	.word	0x20000f30
 800baf8:	0800c258 	.word	0x0800c258

0800bafc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb02:	4b0f      	ldr	r3, [pc, #60]	; (800bb40 <Get_SerialNum+0x44>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb08:	4b0e      	ldr	r3, [pc, #56]	; (800bb44 <Get_SerialNum+0x48>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb0e:	4b0e      	ldr	r3, [pc, #56]	; (800bb48 <Get_SerialNum+0x4c>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	4413      	add	r3, r2
 800bb1a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d009      	beq.n	800bb36 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb22:	2208      	movs	r2, #8
 800bb24:	4909      	ldr	r1, [pc, #36]	; (800bb4c <Get_SerialNum+0x50>)
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f000 f814 	bl	800bb54 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb2c:	2204      	movs	r2, #4
 800bb2e:	4908      	ldr	r1, [pc, #32]	; (800bb50 <Get_SerialNum+0x54>)
 800bb30:	68b8      	ldr	r0, [r7, #8]
 800bb32:	f000 f80f 	bl	800bb54 <IntToUnicode>
  }
}
 800bb36:	bf00      	nop
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop
 800bb40:	1ffff7ac 	.word	0x1ffff7ac
 800bb44:	1ffff7b0 	.word	0x1ffff7b0
 800bb48:	1ffff7b4 	.word	0x1ffff7b4
 800bb4c:	200001c2 	.word	0x200001c2
 800bb50:	200001d2 	.word	0x200001d2

0800bb54 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b087      	sub	sp, #28
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	60b9      	str	r1, [r7, #8]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb62:	2300      	movs	r3, #0
 800bb64:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb66:	2300      	movs	r3, #0
 800bb68:	75fb      	strb	r3, [r7, #23]
 800bb6a:	e027      	b.n	800bbbc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	0f1b      	lsrs	r3, r3, #28
 800bb70:	2b09      	cmp	r3, #9
 800bb72:	d80b      	bhi.n	800bb8c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	0f1b      	lsrs	r3, r3, #28
 800bb78:	b2da      	uxtb	r2, r3
 800bb7a:	7dfb      	ldrb	r3, [r7, #23]
 800bb7c:	005b      	lsls	r3, r3, #1
 800bb7e:	4619      	mov	r1, r3
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	440b      	add	r3, r1
 800bb84:	3230      	adds	r2, #48	; 0x30
 800bb86:	b2d2      	uxtb	r2, r2
 800bb88:	701a      	strb	r2, [r3, #0]
 800bb8a:	e00a      	b.n	800bba2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	0f1b      	lsrs	r3, r3, #28
 800bb90:	b2da      	uxtb	r2, r3
 800bb92:	7dfb      	ldrb	r3, [r7, #23]
 800bb94:	005b      	lsls	r3, r3, #1
 800bb96:	4619      	mov	r1, r3
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	440b      	add	r3, r1
 800bb9c:	3237      	adds	r2, #55	; 0x37
 800bb9e:	b2d2      	uxtb	r2, r2
 800bba0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	011b      	lsls	r3, r3, #4
 800bba6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bba8:	7dfb      	ldrb	r3, [r7, #23]
 800bbaa:	005b      	lsls	r3, r3, #1
 800bbac:	3301      	adds	r3, #1
 800bbae:	68ba      	ldr	r2, [r7, #8]
 800bbb0:	4413      	add	r3, r2
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bbb6:	7dfb      	ldrb	r3, [r7, #23]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	75fb      	strb	r3, [r7, #23]
 800bbbc:	7dfa      	ldrb	r2, [r7, #23]
 800bbbe:	79fb      	ldrb	r3, [r7, #7]
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d3d3      	bcc.n	800bb6c <IntToUnicode+0x18>
  }
}
 800bbc4:	bf00      	nop
 800bbc6:	bf00      	nop
 800bbc8:	371c      	adds	r7, #28
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr
	...

0800bbd4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b08a      	sub	sp, #40	; 0x28
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbdc:	f107 0314 	add.w	r3, r7, #20
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	601a      	str	r2, [r3, #0]
 800bbe4:	605a      	str	r2, [r3, #4]
 800bbe6:	609a      	str	r2, [r3, #8]
 800bbe8:	60da      	str	r2, [r3, #12]
 800bbea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a1f      	ldr	r2, [pc, #124]	; (800bc70 <HAL_PCD_MspInit+0x9c>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d137      	bne.n	800bc66 <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbf6:	4b1f      	ldr	r3, [pc, #124]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bbf8:	695b      	ldr	r3, [r3, #20]
 800bbfa:	4a1e      	ldr	r2, [pc, #120]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bbfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc00:	6153      	str	r3, [r2, #20]
 800bc02:	4b1c      	ldr	r3, [pc, #112]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bc04:	695b      	ldr	r3, [r3, #20]
 800bc06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc0a:	613b      	str	r3, [r7, #16]
 800bc0c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bc12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc14:	2302      	movs	r3, #2
 800bc16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bc1c:	2303      	movs	r3, #3
 800bc1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800bc20:	230e      	movs	r3, #14
 800bc22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc24:	f107 0314 	add.w	r3, r7, #20
 800bc28:	4619      	mov	r1, r3
 800bc2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc2e:	f7f7 fb49 	bl	80032c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bc32:	4b10      	ldr	r3, [pc, #64]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bc34:	69db      	ldr	r3, [r3, #28]
 800bc36:	4a0f      	ldr	r2, [pc, #60]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bc38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bc3c:	61d3      	str	r3, [r2, #28]
 800bc3e:	4b0d      	ldr	r3, [pc, #52]	; (800bc74 <HAL_PCD_MspInit+0xa0>)
 800bc40:	69db      	ldr	r3, [r3, #28]
 800bc42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bc46:	60fb      	str	r3, [r7, #12]
 800bc48:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 800bc4a:	4b0b      	ldr	r3, [pc, #44]	; (800bc78 <HAL_PCD_MspInit+0xa4>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	4a0a      	ldr	r2, [pc, #40]	; (800bc78 <HAL_PCD_MspInit+0xa4>)
 800bc50:	f043 0320 	orr.w	r3, r3, #32
 800bc54:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800bc56:	2200      	movs	r2, #0
 800bc58:	2100      	movs	r1, #0
 800bc5a:	204b      	movs	r0, #75	; 0x4b
 800bc5c:	f7f7 fafb 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800bc60:	204b      	movs	r0, #75	; 0x4b
 800bc62:	f7f7 fb14 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bc66:	bf00      	nop
 800bc68:	3728      	adds	r7, #40	; 0x28
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
 800bc6e:	bf00      	nop
 800bc70:	40005c00 	.word	0x40005c00
 800bc74:	40021000 	.word	0x40021000
 800bc78:	40010000 	.word	0x40010000

0800bc7c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800bc90:	4619      	mov	r1, r3
 800bc92:	4610      	mov	r0, r2
 800bc94:	f7fe fcdc 	bl	800a650 <USBD_LL_SetupStage>
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	460b      	mov	r3, r1
 800bcaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bcb2:	78fa      	ldrb	r2, [r7, #3]
 800bcb4:	6879      	ldr	r1, [r7, #4]
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	4413      	add	r3, r2
 800bcbc:	00db      	lsls	r3, r3, #3
 800bcbe:	440b      	add	r3, r1
 800bcc0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800bcc4:	681a      	ldr	r2, [r3, #0]
 800bcc6:	78fb      	ldrb	r3, [r7, #3]
 800bcc8:	4619      	mov	r1, r3
 800bcca:	f7fe fd0e 	bl	800a6ea <USBD_LL_DataOutStage>
}
 800bcce:	bf00      	nop
 800bcd0:	3708      	adds	r7, #8
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}

0800bcd6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd6:	b580      	push	{r7, lr}
 800bcd8:	b082      	sub	sp, #8
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
 800bcde:	460b      	mov	r3, r1
 800bce0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bce8:	78fa      	ldrb	r2, [r7, #3]
 800bcea:	6879      	ldr	r1, [r7, #4]
 800bcec:	4613      	mov	r3, r2
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	4413      	add	r3, r2
 800bcf2:	00db      	lsls	r3, r3, #3
 800bcf4:	440b      	add	r3, r1
 800bcf6:	333c      	adds	r3, #60	; 0x3c
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	78fb      	ldrb	r3, [r7, #3]
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	f7fe fd65 	bl	800a7cc <USBD_LL_DataInStage>
}
 800bd02:	bf00      	nop
 800bd04:	3708      	adds	r7, #8
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}

0800bd0a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd0a:	b580      	push	{r7, lr}
 800bd0c:	b082      	sub	sp, #8
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7fe fe78 	bl	800aa0e <USBD_LL_SOF>
}
 800bd1e:	bf00      	nop
 800bd20:	3708      	adds	r7, #8
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd26:	b580      	push	{r7, lr}
 800bd28:	b084      	sub	sp, #16
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	2b02      	cmp	r3, #2
 800bd38:	d001      	beq.n	800bd3e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bd3a:	f7f5 ffd1 	bl	8001ce0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bd44:	7bfa      	ldrb	r2, [r7, #15]
 800bd46:	4611      	mov	r1, r2
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7fe fe25 	bl	800a998 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bd54:	4618      	mov	r0, r3
 800bd56:	f7fe fdde 	bl	800a916 <USBD_LL_Reset>
}
 800bd5a:	bf00      	nop
 800bd5c:	3710      	adds	r7, #16
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
	...

0800bd64 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fe fe20 	bl	800a9b8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	699b      	ldr	r3, [r3, #24]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d005      	beq.n	800bd8c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd80:	4b04      	ldr	r3, [pc, #16]	; (800bd94 <HAL_PCD_SuspendCallback+0x30>)
 800bd82:	691b      	ldr	r3, [r3, #16]
 800bd84:	4a03      	ldr	r2, [pc, #12]	; (800bd94 <HAL_PCD_SuspendCallback+0x30>)
 800bd86:	f043 0306 	orr.w	r3, r3, #6
 800bd8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd8c:	bf00      	nop
 800bd8e:	3708      	adds	r7, #8
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}
 800bd94:	e000ed00 	.word	0xe000ed00

0800bd98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b082      	sub	sp, #8
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7fe fe1b 	bl	800a9e2 <USBD_LL_Resume>
}
 800bdac:	bf00      	nop
 800bdae:	3708      	adds	r7, #8
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b082      	sub	sp, #8
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bdbc:	4a28      	ldr	r2, [pc, #160]	; (800be60 <USBD_LL_Init+0xac>)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	4a26      	ldr	r2, [pc, #152]	; (800be60 <USBD_LL_Init+0xac>)
 800bdc8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bdcc:	4b24      	ldr	r3, [pc, #144]	; (800be60 <USBD_LL_Init+0xac>)
 800bdce:	4a25      	ldr	r2, [pc, #148]	; (800be64 <USBD_LL_Init+0xb0>)
 800bdd0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bdd2:	4b23      	ldr	r3, [pc, #140]	; (800be60 <USBD_LL_Init+0xac>)
 800bdd4:	2208      	movs	r2, #8
 800bdd6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bdd8:	4b21      	ldr	r3, [pc, #132]	; (800be60 <USBD_LL_Init+0xac>)
 800bdda:	2202      	movs	r2, #2
 800bddc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bdde:	4b20      	ldr	r3, [pc, #128]	; (800be60 <USBD_LL_Init+0xac>)
 800bde0:	2202      	movs	r2, #2
 800bde2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bde4:	4b1e      	ldr	r3, [pc, #120]	; (800be60 <USBD_LL_Init+0xac>)
 800bde6:	2200      	movs	r2, #0
 800bde8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bdea:	4b1d      	ldr	r3, [pc, #116]	; (800be60 <USBD_LL_Init+0xac>)
 800bdec:	2200      	movs	r2, #0
 800bdee:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bdf0:	481b      	ldr	r0, [pc, #108]	; (800be60 <USBD_LL_Init+0xac>)
 800bdf2:	f7f7 fc29 	bl	8003648 <HAL_PCD_Init>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d001      	beq.n	800be00 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bdfc:	f7f5 ff70 	bl	8001ce0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be06:	2318      	movs	r3, #24
 800be08:	2200      	movs	r2, #0
 800be0a:	2100      	movs	r1, #0
 800be0c:	f7f9 f8b2 	bl	8004f74 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be16:	2358      	movs	r3, #88	; 0x58
 800be18:	2200      	movs	r2, #0
 800be1a:	2180      	movs	r1, #128	; 0x80
 800be1c:	f7f9 f8aa 	bl	8004f74 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be26:	23c0      	movs	r3, #192	; 0xc0
 800be28:	2200      	movs	r2, #0
 800be2a:	2181      	movs	r1, #129	; 0x81
 800be2c:	f7f9 f8a2 	bl	8004f74 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be36:	f44f 7388 	mov.w	r3, #272	; 0x110
 800be3a:	2200      	movs	r2, #0
 800be3c:	2101      	movs	r1, #1
 800be3e:	f7f9 f899 	bl	8004f74 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800be48:	f44f 7380 	mov.w	r3, #256	; 0x100
 800be4c:	2200      	movs	r2, #0
 800be4e:	2182      	movs	r1, #130	; 0x82
 800be50:	f7f9 f890 	bl	8004f74 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800be54:	2300      	movs	r3, #0
}
 800be56:	4618      	mov	r0, r3
 800be58:	3708      	adds	r7, #8
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	20001130 	.word	0x20001130
 800be64:	40005c00 	.word	0x40005c00

0800be68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b084      	sub	sp, #16
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be70:	2300      	movs	r3, #0
 800be72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be74:	2300      	movs	r3, #0
 800be76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be7e:	4618      	mov	r0, r3
 800be80:	f7f7 fcb4 	bl	80037ec <HAL_PCD_Start>
 800be84:	4603      	mov	r3, r0
 800be86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be88:	7bfb      	ldrb	r3, [r7, #15]
 800be8a:	4618      	mov	r0, r3
 800be8c:	f000 f964 	bl	800c158 <USBD_Get_USB_Status>
 800be90:	4603      	mov	r3, r0
 800be92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be94:	7bbb      	ldrb	r3, [r7, #14]
}
 800be96:	4618      	mov	r0, r3
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800be9e:	b580      	push	{r7, lr}
 800bea0:	b084      	sub	sp, #16
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
 800bea6:	4608      	mov	r0, r1
 800bea8:	4611      	mov	r1, r2
 800beaa:	461a      	mov	r2, r3
 800beac:	4603      	mov	r3, r0
 800beae:	70fb      	strb	r3, [r7, #3]
 800beb0:	460b      	mov	r3, r1
 800beb2:	70bb      	strb	r3, [r7, #2]
 800beb4:	4613      	mov	r3, r2
 800beb6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb8:	2300      	movs	r3, #0
 800beba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bec6:	78bb      	ldrb	r3, [r7, #2]
 800bec8:	883a      	ldrh	r2, [r7, #0]
 800beca:	78f9      	ldrb	r1, [r7, #3]
 800becc:	f7f7 fdad 	bl	8003a2a <HAL_PCD_EP_Open>
 800bed0:	4603      	mov	r3, r0
 800bed2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bed4:	7bfb      	ldrb	r3, [r7, #15]
 800bed6:	4618      	mov	r0, r3
 800bed8:	f000 f93e 	bl	800c158 <USBD_Get_USB_Status>
 800bedc:	4603      	mov	r3, r0
 800bede:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bee0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}

0800beea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800beea:	b580      	push	{r7, lr}
 800beec:	b084      	sub	sp, #16
 800beee:	af00      	add	r7, sp, #0
 800bef0:	6078      	str	r0, [r7, #4]
 800bef2:	460b      	mov	r3, r1
 800bef4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bef6:	2300      	movs	r3, #0
 800bef8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800befa:	2300      	movs	r3, #0
 800befc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf04:	78fa      	ldrb	r2, [r7, #3]
 800bf06:	4611      	mov	r1, r2
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7f7 fdeb 	bl	8003ae4 <HAL_PCD_EP_Close>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf12:	7bfb      	ldrb	r3, [r7, #15]
 800bf14:	4618      	mov	r0, r3
 800bf16:	f000 f91f 	bl	800c158 <USBD_Get_USB_Status>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3710      	adds	r7, #16
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	460b      	mov	r3, r1
 800bf32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf34:	2300      	movs	r3, #0
 800bf36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf42:	78fa      	ldrb	r2, [r7, #3]
 800bf44:	4611      	mov	r1, r2
 800bf46:	4618      	mov	r0, r3
 800bf48:	f7f7 fe94 	bl	8003c74 <HAL_PCD_EP_SetStall>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f000 f900 	bl	800c158 <USBD_Get_USB_Status>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b084      	sub	sp, #16
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf72:	2300      	movs	r3, #0
 800bf74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf76:	2300      	movs	r3, #0
 800bf78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf80:	78fa      	ldrb	r2, [r7, #3]
 800bf82:	4611      	mov	r1, r2
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7f7 fec7 	bl	8003d18 <HAL_PCD_EP_ClrStall>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf8e:	7bfb      	ldrb	r3, [r7, #15]
 800bf90:	4618      	mov	r0, r3
 800bf92:	f000 f8e1 	bl	800c158 <USBD_Get_USB_Status>
 800bf96:	4603      	mov	r3, r0
 800bf98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b085      	sub	sp, #20
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	460b      	mov	r3, r1
 800bfae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfb6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bfb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	da0c      	bge.n	800bfda <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bfc0:	78fb      	ldrb	r3, [r7, #3]
 800bfc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bfc6:	68f9      	ldr	r1, [r7, #12]
 800bfc8:	1c5a      	adds	r2, r3, #1
 800bfca:	4613      	mov	r3, r2
 800bfcc:	009b      	lsls	r3, r3, #2
 800bfce:	4413      	add	r3, r2
 800bfd0:	00db      	lsls	r3, r3, #3
 800bfd2:	440b      	add	r3, r1
 800bfd4:	3302      	adds	r3, #2
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	e00b      	b.n	800bff2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bfda:	78fb      	ldrb	r3, [r7, #3]
 800bfdc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfe0:	68f9      	ldr	r1, [r7, #12]
 800bfe2:	4613      	mov	r3, r2
 800bfe4:	009b      	lsls	r3, r3, #2
 800bfe6:	4413      	add	r3, r2
 800bfe8:	00db      	lsls	r3, r3, #3
 800bfea:	440b      	add	r3, r1
 800bfec:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800bff0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3714      	adds	r7, #20
 800bff6:	46bd      	mov	sp, r7
 800bff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffc:	4770      	bx	lr

0800bffe <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bffe:	b580      	push	{r7, lr}
 800c000:	b084      	sub	sp, #16
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
 800c006:	460b      	mov	r3, r1
 800c008:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c00a:	2300      	movs	r3, #0
 800c00c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c018:	78fa      	ldrb	r2, [r7, #3]
 800c01a:	4611      	mov	r1, r2
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7f7 fcdf 	bl	80039e0 <HAL_PCD_SetAddress>
 800c022:	4603      	mov	r3, r0
 800c024:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c026:	7bfb      	ldrb	r3, [r7, #15]
 800c028:	4618      	mov	r0, r3
 800c02a:	f000 f895 	bl	800c158 <USBD_Get_USB_Status>
 800c02e:	4603      	mov	r3, r0
 800c030:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c032:	7bbb      	ldrb	r3, [r7, #14]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b086      	sub	sp, #24
 800c040:	af00      	add	r7, sp, #0
 800c042:	60f8      	str	r0, [r7, #12]
 800c044:	607a      	str	r2, [r7, #4]
 800c046:	461a      	mov	r2, r3
 800c048:	460b      	mov	r3, r1
 800c04a:	72fb      	strb	r3, [r7, #11]
 800c04c:	4613      	mov	r3, r2
 800c04e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c050:	2300      	movs	r3, #0
 800c052:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c054:	2300      	movs	r3, #0
 800c056:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c05e:	893b      	ldrh	r3, [r7, #8]
 800c060:	7af9      	ldrb	r1, [r7, #11]
 800c062:	687a      	ldr	r2, [r7, #4]
 800c064:	f7f7 fdcf 	bl	8003c06 <HAL_PCD_EP_Transmit>
 800c068:	4603      	mov	r3, r0
 800c06a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c06c:	7dfb      	ldrb	r3, [r7, #23]
 800c06e:	4618      	mov	r0, r3
 800c070:	f000 f872 	bl	800c158 <USBD_Get_USB_Status>
 800c074:	4603      	mov	r3, r0
 800c076:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c078:	7dbb      	ldrb	r3, [r7, #22]
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3718      	adds	r7, #24
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}

0800c082 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c082:	b580      	push	{r7, lr}
 800c084:	b086      	sub	sp, #24
 800c086:	af00      	add	r7, sp, #0
 800c088:	60f8      	str	r0, [r7, #12]
 800c08a:	607a      	str	r2, [r7, #4]
 800c08c:	461a      	mov	r2, r3
 800c08e:	460b      	mov	r3, r1
 800c090:	72fb      	strb	r3, [r7, #11]
 800c092:	4613      	mov	r3, r2
 800c094:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c096:	2300      	movs	r3, #0
 800c098:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c09a:	2300      	movs	r3, #0
 800c09c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c0a4:	893b      	ldrh	r3, [r7, #8]
 800c0a6:	7af9      	ldrb	r1, [r7, #11]
 800c0a8:	687a      	ldr	r2, [r7, #4]
 800c0aa:	f7f7 fd63 	bl	8003b74 <HAL_PCD_EP_Receive>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0b2:	7dfb      	ldrb	r3, [r7, #23]
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 f84f 	bl	800c158 <USBD_Get_USB_Status>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0be:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3718      	adds	r7, #24
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b082      	sub	sp, #8
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c0da:	78fa      	ldrb	r2, [r7, #3]
 800c0dc:	4611      	mov	r1, r2
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7f7 fd79 	bl	8003bd6 <HAL_PCD_EP_GetRxCount>
 800c0e4:	4603      	mov	r3, r0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3708      	adds	r7, #8
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
	...

0800c0f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c0f8:	4b03      	ldr	r3, [pc, #12]	; (800c108 <USBD_static_malloc+0x18>)
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	370c      	adds	r7, #12
 800c0fe:	46bd      	mov	sp, r7
 800c100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c104:	4770      	bx	lr
 800c106:	bf00      	nop
 800c108:	2000141c 	.word	0x2000141c

0800c10c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b083      	sub	sp, #12
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]

}
 800c114:	bf00      	nop
 800c116:	370c      	adds	r7, #12
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b082      	sub	sp, #8
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	460b      	mov	r3, r1
 800c12a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 800c12c:	78fb      	ldrb	r3, [r7, #3]
 800c12e:	2b01      	cmp	r3, #1
 800c130:	d107      	bne.n	800c142 <HAL_PCDEx_SetConnectionState+0x22>
  {
    /* Configure Low connection state. */
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_SET);
 800c132:	2201      	movs	r2, #1
 800c134:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c13c:	f7f7 fa54 	bl	80035e8 <HAL_GPIO_WritePin>
    /* Configure High connection state. */
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);

  }
  /* USER CODE END 6 */
}
 800c140:	e006      	b.n	800c150 <HAL_PCDEx_SetConnectionState+0x30>
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);
 800c142:	2200      	movs	r2, #0
 800c144:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c14c:	f7f7 fa4c 	bl	80035e8 <HAL_GPIO_WritePin>
}
 800c150:	bf00      	nop
 800c152:	3708      	adds	r7, #8
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}

0800c158 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c158:	b480      	push	{r7}
 800c15a:	b085      	sub	sp, #20
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	4603      	mov	r3, r0
 800c160:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c162:	2300      	movs	r3, #0
 800c164:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c166:	79fb      	ldrb	r3, [r7, #7]
 800c168:	2b03      	cmp	r3, #3
 800c16a:	d817      	bhi.n	800c19c <USBD_Get_USB_Status+0x44>
 800c16c:	a201      	add	r2, pc, #4	; (adr r2, 800c174 <USBD_Get_USB_Status+0x1c>)
 800c16e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c172:	bf00      	nop
 800c174:	0800c185 	.word	0x0800c185
 800c178:	0800c18b 	.word	0x0800c18b
 800c17c:	0800c191 	.word	0x0800c191
 800c180:	0800c197 	.word	0x0800c197
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c184:	2300      	movs	r3, #0
 800c186:	73fb      	strb	r3, [r7, #15]
    break;
 800c188:	e00b      	b.n	800c1a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c18a:	2302      	movs	r3, #2
 800c18c:	73fb      	strb	r3, [r7, #15]
    break;
 800c18e:	e008      	b.n	800c1a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c190:	2301      	movs	r3, #1
 800c192:	73fb      	strb	r3, [r7, #15]
    break;
 800c194:	e005      	b.n	800c1a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c196:	2302      	movs	r3, #2
 800c198:	73fb      	strb	r3, [r7, #15]
    break;
 800c19a:	e002      	b.n	800c1a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c19c:	2302      	movs	r3, #2
 800c19e:	73fb      	strb	r3, [r7, #15]
    break;
 800c1a0:	bf00      	nop
  }
  return usb_status;
 800c1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3714      	adds	r7, #20
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr

0800c1b0 <memset>:
 800c1b0:	4402      	add	r2, r0
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	4293      	cmp	r3, r2
 800c1b6:	d100      	bne.n	800c1ba <memset+0xa>
 800c1b8:	4770      	bx	lr
 800c1ba:	f803 1b01 	strb.w	r1, [r3], #1
 800c1be:	e7f9      	b.n	800c1b4 <memset+0x4>

0800c1c0 <__libc_init_array>:
 800c1c0:	b570      	push	{r4, r5, r6, lr}
 800c1c2:	4d0d      	ldr	r5, [pc, #52]	; (800c1f8 <__libc_init_array+0x38>)
 800c1c4:	4c0d      	ldr	r4, [pc, #52]	; (800c1fc <__libc_init_array+0x3c>)
 800c1c6:	1b64      	subs	r4, r4, r5
 800c1c8:	10a4      	asrs	r4, r4, #2
 800c1ca:	2600      	movs	r6, #0
 800c1cc:	42a6      	cmp	r6, r4
 800c1ce:	d109      	bne.n	800c1e4 <__libc_init_array+0x24>
 800c1d0:	4d0b      	ldr	r5, [pc, #44]	; (800c200 <__libc_init_array+0x40>)
 800c1d2:	4c0c      	ldr	r4, [pc, #48]	; (800c204 <__libc_init_array+0x44>)
 800c1d4:	f000 f818 	bl	800c208 <_init>
 800c1d8:	1b64      	subs	r4, r4, r5
 800c1da:	10a4      	asrs	r4, r4, #2
 800c1dc:	2600      	movs	r6, #0
 800c1de:	42a6      	cmp	r6, r4
 800c1e0:	d105      	bne.n	800c1ee <__libc_init_array+0x2e>
 800c1e2:	bd70      	pop	{r4, r5, r6, pc}
 800c1e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1e8:	4798      	blx	r3
 800c1ea:	3601      	adds	r6, #1
 800c1ec:	e7ee      	b.n	800c1cc <__libc_init_array+0xc>
 800c1ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1f2:	4798      	blx	r3
 800c1f4:	3601      	adds	r6, #1
 800c1f6:	e7f2      	b.n	800c1de <__libc_init_array+0x1e>
 800c1f8:	0800c298 	.word	0x0800c298
 800c1fc:	0800c298 	.word	0x0800c298
 800c200:	0800c298 	.word	0x0800c298
 800c204:	0800c2a0 	.word	0x0800c2a0

0800c208 <_init>:
 800c208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c20a:	bf00      	nop
 800c20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c20e:	bc08      	pop	{r3}
 800c210:	469e      	mov	lr, r3
 800c212:	4770      	bx	lr

0800c214 <_fini>:
 800c214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c216:	bf00      	nop
 800c218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c21a:	bc08      	pop	{r3}
 800c21c:	469e      	mov	lr, r3
 800c21e:	4770      	bx	lr
