(load "circuits/memory.fdl")
(green input address)
(green input write)
(green input i)
(green output o)
(part-under-test (memory-3
                   address
                   write
                   i
                   o
                   sig:signal-a
                   sig:signal-w
                   sig:signal-i
                   sig:signal-o))
(test-type fixed-latency 6)

(test (((address sig:signal-a)
        (write sig:signal-w)
        (i sig:signal-i))
       ((o sig:signal-o)))
  ((0 1 1) (*))
  ((0 1 1) (*))
  ((0 1 1) (*))
  ((0 1 1) (*))
  ((0 1 1) (*))

  ((1 1 2) (*))
  ((1 1 2) (*))
  ((1 1 2) (*))
  ((1 1 2) (*))
  ((1 1 2) (*))

  ((2 1 3) (*))
  ((2 1 3) (*))
  ((2 1 3) (*))
  ((2 1 3) (*))
  ((2 1 3) (*))

  ((0 0 0) (1))
  ((1 0 0) (2))
  ((0 0 0) (1))
  ((1 0 0) (2))
  ((0 0 0) (1))
  ((1 0 0) (2))
  ((2 0 0) (3))

  ((773 1 4) (*))
  ((773 1 4) (*))
  ((773 1 4) (*))
  ((773 1 4) (*))
  ((773 1 4) (*))

  ((400 1 5) (*))
  ((400 1 5) (*))
  ((400 1 5) (*))
  ((400 1 5) (*))
  ((400 1 5) (*))

  ((1 1 6) (*))
  ((1 1 6) (*))
  ((1 1 6) (*))
  ((1 1 6) (*))
  ((1 1 6) (*))

  ((  0 0 0) (1))
  ((400 0 0) (5))
  ((  0 0 0) (1))
  ((  2 0 0) (3))
  ((400 0 0) (5))
  ((773 0 0) (4))
  ((  0 0 0) (1))
  ((  1 0 0) (6))
  ((  2 0 0) (3))
  ((400 0 0) (5))
  ((773 0 0) (4)))
