{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548711937367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548711937367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 16:45:37 2019 " "Processing started: Mon Jan 28 16:45:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548711937367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548711937367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548711937367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1548711937579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typical_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file typical_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "Typical_register.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/Typical_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937934 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "Typical_register.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/Typical_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548711937934 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.vhd " "Entity \"BusMux\" obtained from \"BusMux.vhd\" instead of from Quartus II megafunction library" {  } { { "BusMux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/BusMux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1548711937937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusMux-BusMux_architecture " "Found design unit 1: BusMux-BusMux_architecture" {  } { { "BusMux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/BusMux.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937938 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/BusMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548711937938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32-5_busencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32-5_busencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-bhv " "Found design unit 1: encoder-bhv" {  } { { "32-5_BusEncoder.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/32-5_BusEncoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937940 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "32-5_BusEncoder.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/32-5_BusEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548711937940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file phase1schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Phase1Schematic " "Found entity 1: Phase1Schematic" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548711937943 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1548711937946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-description " "Found design unit 1: mux-description" {  } { { "mux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/15mr59/Documents/Phase1ELEC374/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548711937946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548711937946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Phase1Schematic " "Elaborating entity \"Phase1Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548711937974 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R8_BusMuxIn\[31..0\] BusMux inst \"R8_Out\" " "Width mismatch in port \"R8_BusMuxIn\[31..0\]\" of instance \"inst\" and type BusMux -- source is \"\"R8_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 736 264 320 752 "R8_Out" "" } { 736 264 320 752 "R8_Out" "" } { -328 -192 -112 -312 "R8_Out" "" } { 576 320 592 1008 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937981 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "BusMuxIn_Zhigh\[31..0\] BusMux inst " "Port \"BusMuxIn_Zhigh\[31..0\]\" of type BusMux of instance \"inst\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 912 312 320 912 "" "" } { 576 320 592 1008 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937981 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R0_BusMuxOut\[31..0\] encoder inst1 \"R0_Out\" " "Width mismatch in port \"R0_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R0_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 856 -312 -256 872 "R0_Out" "" } { 872 -256 -248 872 "" "" } { -352 -416 -400 -309 "R0_Out" "" } { 856 -312 -256 872 "R0_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937981 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R1_BusMuxOut\[31..0\] encoder inst1 \"R1_Out\" " "Width mismatch in port \"R1_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R1_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 872 -320 -256 888 "R1_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { 872 -320 -256 888 "R1_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937981 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R2_BusMuxOut\[31..0\] encoder inst1 \"R2_Out\" " "Width mismatch in port \"R2_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R2_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 888 -320 -256 904 "R2_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -88 -440 -384 -72 "R2_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R3_BusMuxOut\[31..0\] encoder inst1 \"R3_Out\" " "Width mismatch in port \"R3_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R3_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 904 -328 -256 920 "R3_Out" "" } { 32 -440 -384 48 "R3_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R4_BusMuxOut\[31..0\] encoder inst1 \"R4_Out\" " "Width mismatch in port \"R4_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R4_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R5_BusMuxOut\[31..0\] encoder inst1 \"R5_Out\" " "Width mismatch in port \"R5_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R5_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 936 -336 -256 952 "R5_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R6_BusMuxOut\[31..0\] encoder inst1 \"R6_Out\" " "Width mismatch in port \"R6_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R6_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 952 -312 -256 968 "R6_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R7_BusMuxOut\[31..0\] encoder inst1 \"R7_Out\" " "Width mismatch in port \"R7_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R7_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 512 -432 -392 528 "R7_Out" "" } { 968 -368 -256 984 "R7_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R9_BusMuxOut\[31..0\] encoder inst1 \"R9_Out\" " "Width mismatch in port \"R9_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R9_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R10_BusMuxOut\[31..0\] encoder inst1 \"R10_Out\" " "Width mismatch in port \"R10_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R10_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1016 -328 -256 1032 "R10_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { -88 -192 -112 -72 "R10_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R11_BusMuxOut\[31..0\] encoder inst1 \"R11_Out\" " "Width mismatch in port \"R11_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R11_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R12_BusMuxOut\[31..0\] encoder inst1 \"R12_Out\" " "Width mismatch in port \"R12_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R12_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 152 -192 -80 168 "R12_Out" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R13_BusMuxOut\[31..0\] encoder inst1 \"R13_Out\" " "Width mismatch in port \"R13_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R13_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1064 -328 -256 1080 "R13_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R14_BusMuxOut\[31..0\] encoder inst1 \"R14_Out\" " "Width mismatch in port \"R14_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R14_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1080 -304 -256 1096 "R14_Out" "" } { 1096 -256 -248 1096 "" "" } { 392 -192 -112 408 "R14_Out" "" } { 1080 -304 -256 1096 "R14_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937982 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "R15_BusMuxOut\[31..0\] encoder inst1 \"R15_Out\" " "Width mismatch in port \"R15_BusMuxOut\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"R15_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1096 -328 -256 1112 "R15_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 512 -192 -112 528 "R15_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "HIout\[31..0\] encoder inst1 \"HI_Out\" " "Width mismatch in port \"HIout\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"HI_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1112 -320 -256 1128 "HI_Out" "" } { 1128 -256 -248 1128 "" "" } { 272 344 464 288 "HI_Out" "" } { 1112 -320 -256 1128 "HI_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "LOout\[31..0\] encoder inst1 \"LO_Out\" " "Width mismatch in port \"LOout\[31..0\]\" of instance \"inst1\" and type encoder -- source is \"\"LO_Out\"\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1128 -328 -256 1144 "LO_Out" "" } { 1144 -256 -248 1144 "" "" } { 392 344 440 408 "LO_Out" "" } { 1128 -328 -256 1144 "LO_Out" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Zhighout\[31..0\] encoder inst1 " "Port \"Zhighout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1160 -312 -256 1160 "" "" } { 1160 -256 -248 1160 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Zlowout\[31..0\] encoder inst1 " "Port \"Zlowout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1176 -360 -256 1176 "" "" } { 1176 -256 -248 1176 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "PCout\[31..0\] encoder inst1 " "Port \"PCout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1192 -312 -256 1192 "" "" } { 1192 -256 -248 1192 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "MDRout\[31..0\] encoder inst1 " "Port \"MDRout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1208 -344 -256 1208 "" "" } { 1208 -256 -248 1208 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "In_Portout\[31..0\] encoder inst1 " "Port \"In_Portout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1224 -344 -256 1224 "" "" } { 1224 -256 -248 1224 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Cout\[31..0\] encoder inst1 " "Port \"Cout\[31..0\]\" of type encoder of instance \"inst1\" is missing source signal" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { 1240 -392 -256 1240 "" "" } { 824 -256 8 1288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R0_Out \"q\[31..0\]\" (ID register32:r0) " "Width mismatch in R0_Out -- source is \"\"q\[31..0\]\" (ID register32:r0)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -344 -600 -440 -232 "r0" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R1_Out \"q\[31..0\]\" (ID register32:r1) " "Width mismatch in R1_Out -- source is \"\"q\[31..0\]\" (ID register32:r1)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -224 -600 -440 -112 "r1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R1_Out \"q\[31..0\]\" (ID register32:r1) " "Width mismatch in R1_Out -- source is \"\"q\[31..0\]\" (ID register32:r1)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -224 -600 -440 -112 "r1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R2_Out \"q\[31..0\]\" (ID register32:r2) " "Width mismatch in R2_Out -- source is \"\"q\[31..0\]\" (ID register32:r2)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -104 -600 -440 8 "r2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R3_Out \"q\[31..0\]\" (ID register32:r3) " "Width mismatch in R3_Out -- source is \"\"q\[31..0\]\" (ID register32:r3)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 32 -440 -384 48 "R3_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 16 -600 -440 128 "r3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R12_Out \"q\[31..0\]\" (ID register32:r12) " "Width mismatch in R12_Out -- source is \"\"q\[31..0\]\" (ID register32:r12)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 136 -352 -192 248 "r12" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937983 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R13_Out \"q\[31..0\]\" (ID register32:r13) " "Width mismatch in R13_Out -- source is \"\"q\[31..0\]\" (ID register32:r13)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 256 -352 -192 368 "r13" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R14_Out \"q\[31..0\]\" (ID register32:r14) " "Width mismatch in R14_Out -- source is \"\"q\[31..0\]\" (ID register32:r14)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 376 -352 -192 488 "r14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R3_Out \"q\[31..0\]\" (ID register32:r3) " "Width mismatch in R3_Out -- source is \"\"q\[31..0\]\" (ID register32:r3)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 16 -600 -440 128 "r3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R8_Out \"q\[31..0\]\" (ID register32:r8) " "Width mismatch in R8_Out -- source is \"\"q\[31..0\]\" (ID register32:r8)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -344 -352 -192 -232 "r8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R10_Out \"q\[31..0\]\" (ID register32:r10) " "Width mismatch in R10_Out -- source is \"\"q\[31..0\]\" (ID register32:r10)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -104 -352 -192 8 "r10" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R13_Out \"q\[31..0\]\" (ID register32:r13) " "Width mismatch in R13_Out -- source is \"\"q\[31..0\]\" (ID register32:r13)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 256 -352 -192 368 "r13" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R15_Out \"q\[31..0\]\" (ID register32:r15) " "Width mismatch in R15_Out -- source is \"\"q\[31..0\]\" (ID register32:r15)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 496 -352 -192 608 "r15" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "HI_Out \"q\[31..0\]\" (ID register32:hi) " "Width mismatch in HI_Out -- source is \"\"q\[31..0\]\" (ID register32:hi)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 256 184 344 368 "hi" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "LO_Out \"q\[31..0\]\" (ID register32:lo) " "Width mismatch in LO_Out -- source is \"\"q\[31..0\]\" (ID register32:lo)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { 376 184 344 488 "lo" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R2_Out \"q\[31..0\]\" (ID register32:r2) " "Width mismatch in R2_Out -- source is \"\"q\[31..0\]\" (ID register32:r2)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { -104 -600 -440 8 "r2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R4_Out \"q\[31..0\]\" (ID register32:r4) " "Width mismatch in R4_Out -- source is \"\"q\[31..0\]\" (ID register32:r4)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 136 -600 -440 248 "r4" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937984 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R5_Out \"q\[31..0\]\" (ID register32:r5) " "Width mismatch in R5_Out -- source is \"\"q\[31..0\]\" (ID register32:r5)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 256 -600 -440 368 "r5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R6_Out \"q\[31..0\]\" (ID register32:r6) " "Width mismatch in R6_Out -- source is \"\"q\[31..0\]\" (ID register32:r6)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 376 -592 -432 488 "r6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R7_Out \"q\[31..0\]\" (ID register32:r7) " "Width mismatch in R7_Out -- source is \"\"q\[31..0\]\" (ID register32:r7)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { 496 -592 -432 608 "r7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R8_Out \"q\[31..0\]\" (ID register32:r8) " "Width mismatch in R8_Out -- source is \"\"q\[31..0\]\" (ID register32:r8)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -344 -352 -192 -232 "r8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R9_Out \"q\[31..0\]\" (ID register32:r9) " "Width mismatch in R9_Out -- source is \"\"q\[31..0\]\" (ID register32:r9)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -224 -352 -192 -112 "r9" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R10_Out \"q\[31..0\]\" (ID register32:r10) " "Width mismatch in R10_Out -- source is \"\"q\[31..0\]\" (ID register32:r10)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { -104 -352 -192 8 "r10" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937985 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R11_Out \"q\[31..0\]\" (ID register32:r11) " "Width mismatch in R11_Out -- source is \"\"q\[31..0\]\" (ID register32:r11)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 16 -352 -192 128 "r11" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937986 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R15_Out \"q\[31..0\]\" (ID register32:r15) " "Width mismatch in R15_Out -- source is \"\"q\[31..0\]\" (ID register32:r15)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 496 -352 -192 608 "r15" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937986 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R4_Out \"q\[31..0\]\" (ID register32:r4) " "Width mismatch in R4_Out -- source is \"\"q\[31..0\]\" (ID register32:r4)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 136 -600 -440 248 "r4" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937986 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R5_Out \"q\[31..0\]\" (ID register32:r5) " "Width mismatch in R5_Out -- source is \"\"q\[31..0\]\" (ID register32:r5)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 256 -600 -440 368 "r5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937986 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R6_Out \"q\[31..0\]\" (ID register32:r6) " "Width mismatch in R6_Out -- source is \"\"q\[31..0\]\" (ID register32:r6)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 376 -592 -432 488 "r6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937987 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R7_Out \"q\[31..0\]\" (ID register32:r7) " "Width mismatch in R7_Out -- source is \"\"q\[31..0\]\" (ID register32:r7)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 496 -592 -432 608 "r7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937987 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R9_Out \"q\[31..0\]\" (ID register32:r9) " "Width mismatch in R9_Out -- source is \"\"q\[31..0\]\" (ID register32:r9)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { -224 -352 -192 -112 "r9" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937987 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R11_Out \"q\[31..0\]\" (ID register32:r11) " "Width mismatch in R11_Out -- source is \"\"q\[31..0\]\" (ID register32:r11)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 16 -352 -192 128 "r11" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937988 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R12_Out \"q\[31..0\]\" (ID register32:r12) " "Width mismatch in R12_Out -- source is \"\"q\[31..0\]\" (ID register32:r12)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 136 -352 -192 248 "r12" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937988 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R14_Out \"q\[31..0\]\" (ID register32:r14) " "Width mismatch in R14_Out -- source is \"\"q\[31..0\]\" (ID register32:r14)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 1080 -304 -256 1096 "R14_Out" "" } { 1096 -256 -248 1096 "" "" } { 376 -352 -192 488 "r14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937988 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "HI_Out \"q\[31..0\]\" (ID register32:hi) " "Width mismatch in HI_Out -- source is \"\"q\[31..0\]\" (ID register32:hi)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 1080 -304 -256 1096 "R14_Out" "" } { 1096 -256 -248 1096 "" "" } { 1112 -320 -256 1128 "HI_Out" "" } { 1128 -256 -248 1128 "" "" } { 256 184 344 368 "hi" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937989 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "LO_Out \"q\[31..0\]\" (ID register32:lo) " "Width mismatch in LO_Out -- source is \"\"q\[31..0\]\" (ID register32:lo)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 1080 -304 -256 1096 "R14_Out" "" } { 1096 -256 -248 1096 "" "" } { 1112 -320 -256 1128 "HI_Out" "" } { 1128 -256 -248 1128 "" "" } { 1128 -328 -256 1144 "LO_Out" "" } { 1144 -256 -248 1144 "" "" } { 376 184 344 488 "lo" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937989 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "R0_Out \"q\[31..0\]\" (ID register32:r0) " "Width mismatch in R0_Out -- source is \"\"q\[31..0\]\" (ID register32:r0)\"" {  } { { "Phase1Schematic.bdf" "" { Schematic "C:/Users/15mr59/Documents/Phase1ELEC374/Phase1Schematic.bdf" { { -352 -416 -400 -309 "R0_Out" "" } { -208 -440 -392 -192 "R1_Out" "" } { -200 -392 -392 -192 "" "" } { 872 -320 -256 888 "R1_Out" "" } { 888 -320 -256 904 "R2_Out" "" } { -72 -112 -112 -64 "" "" } { 288 -104 -104 296 "" "" } { 400 440 440 408 "" "" } { 32 -440 -384 48 "R3_Out" "" } { 152 -192 -80 168 "R12_Out" "" } { 272 -192 -104 288 "R13_Out" "" } { 392 -192 -112 408 "R14_Out" "" } { 904 -328 -256 920 "R3_Out" "" } { 736 264 320 752 "R8_Out" "" } { 1016 -328 -256 1032 "R10_Out" "" } { 1064 -328 -256 1080 "R13_Out" "" } { 1096 -328 -256 1112 "R15_Out" "" } { 288 336 344 288 "" "" } { 272 344 464 288 "HI_Out" "" } { 408 328 344 408 "" "" } { 392 344 440 408 "LO_Out" "" } { -312 -448 -440 -312 "" "" } { -312 -440 -400 -312 "" "" } { -72 -448 -440 -72 "" "" } { -88 -440 -384 -72 "R2_Out" "" } { 168 -456 -440 168 "" "" } { 152 -440 -376 168 "R4_Out" "" } { 288 -448 -440 288 "" "" } { 272 -440 -392 288 "R5_Out" "" } { 408 -440 -432 408 "" "" } { 392 -432 -393 408 "R6_Out" "" } { 528 -440 -432 528 "" "" } { 512 -432 -392 528 "R7_Out" "" } { -312 -200 -192 -312 "" "" } { -328 -192 -112 -312 "R8_Out" "" } { -192 -200 -192 -192 "" "" } { -208 -192 -96 -192 "R9_Out" "" } { -72 -200 -192 -72 "" "" } { -88 -192 -112 -72 "R10_Out" "" } { 48 -200 -192 48 "" "" } { 32 -192 -88 48 "R11_Out" "" } { 528 -200 -192 528 "" "" } { 512 -192 -112 528 "R15_Out" "" } { 920 -320 -256 936 "R4_Out" "" } { 936 -256 -248 936 "" "" } { 936 -336 -256 952 "R5_Out" "" } { 952 -256 -248 952 "" "" } { 952 -312 -256 968 "R6_Out" "" } { 968 -256 -240 968 "" "" } { 968 -368 -256 984 "R7_Out" "" } { 984 -256 -248 984 "" "" } { 1000 -336 -256 1016 "R9_Out" "" } { 1016 -256 -248 1016 "" "" } { 1032 -312 -256 1048 "R11_Out" "" } { 1048 -256 -248 1048 "" "" } { 1048 -328 -256 1064 "R12_Out" "" } { 1064 -256 -248 1064 "" "" } { 1080 -304 -256 1096 "R14_Out" "" } { 1096 -256 -248 1096 "" "" } { 1112 -320 -256 1128 "HI_Out" "" } { 1128 -256 -248 1128 "" "" } { 1128 -328 -256 1144 "LO_Out" "" } { 1144 -256 -248 1144 "" "" } { 856 -312 -256 872 "R0_Out" "" } { 872 -256 -248 872 "" "" } { -344 -600 -440 -232 "r0" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548711937989 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1548711937991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 62 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 62 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548711938120 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 28 16:45:38 2019 " "Processing ended: Mon Jan 28 16:45:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548711938120 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548711938120 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548711938120 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548711938120 ""}
