
DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c8c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08002d98  08002d98  00012d98  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002e3c  08002e3c  00012e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002e40  08002e40  00012e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000090  20000000  08002e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001f0  20000090  08002ed4  00020090  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000280  08002ed4  00020280  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000fdd9  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000298d  00000000  00000000  0002fe92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006a04  00000000  00000000  0003281f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a78  00000000  00000000  00039228  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ca0  00000000  00000000  00039ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005b56  00000000  00000000  0003a940  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003b24  00000000  00000000  00040496  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00043fba  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000022a4  00000000  00000000  00044038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d80 	.word	0x08002d80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002d80 	.word	0x08002d80

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <__aeabi_f2uiz>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	d20e      	bcs.n	8000762 <__aeabi_f2uiz+0x22>
 8000744:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000748:	d30b      	bcc.n	8000762 <__aeabi_f2uiz+0x22>
 800074a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800074e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000752:	d409      	bmi.n	8000768 <__aeabi_f2uiz+0x28>
 8000754:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000758:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800075c:	fa23 f002 	lsr.w	r0, r3, r2
 8000760:	4770      	bx	lr
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	4770      	bx	lr
 8000768:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800076c:	d101      	bne.n	8000772 <__aeabi_f2uiz+0x32>
 800076e:	0242      	lsls	r2, r0, #9
 8000770:	d102      	bne.n	8000778 <__aeabi_f2uiz+0x38>
 8000772:	f04f 30ff 	mov.w	r0, #4294967295
 8000776:	4770      	bx	lr
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop

08000780 <PID>:
 *  Created on: 13.06.2020
 *      Author: User
 */
#include "PID.h"
float PID (float set_value,float ierror, float Temp, float last_T,float time,TIM_HandleTypeDef *htim, uint32_t Channel, float Kp, float Ti, float Td)
{
 8000780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000784:	4607      	mov	r7, r0
 8000786:	4689      	mov	r9, r1
float error=Temp-set_value;
 8000788:	4601      	mov	r1, r0
 800078a:	4610      	mov	r0, r2
{
 800078c:	4698      	mov	r8, r3
float error=Temp-set_value;
 800078e:	f7ff fce1 	bl	8000154 <__aeabi_fsub>
time=time/1000;
 8000792:	492f      	ldr	r1, [pc, #188]	; (8000850 <PID+0xd0>)
float error=Temp-set_value;
 8000794:	4606      	mov	r6, r0
time=time/1000;
 8000796:	9808      	ldr	r0, [sp, #32]
 8000798:	f7ff fe9a 	bl	80004d0 <__aeabi_fdiv>
float derror=((Temp-set_value)-(last_T-set_value))/time;
 800079c:	4639      	mov	r1, r7
time=time/1000;
 800079e:	4604      	mov	r4, r0
float derror=((Temp-set_value)-(last_T-set_value))/time;
 80007a0:	4640      	mov	r0, r8
 80007a2:	f7ff fcd7 	bl	8000154 <__aeabi_fsub>
 80007a6:	4601      	mov	r1, r0
 80007a8:	4607      	mov	r7, r0
 80007aa:	4630      	mov	r0, r6
 80007ac:	f7ff fcd2 	bl	8000154 <__aeabi_fsub>
 80007b0:	4621      	mov	r1, r4
 80007b2:	f7ff fe8d 	bl	80004d0 <__aeabi_fdiv>
float Ierror=ierror+(((Temp-set_value)+(last_T-set_value))*time);
 80007b6:	4639      	mov	r1, r7
float derror=((Temp-set_value)-(last_T-set_value))/time;
 80007b8:	4680      	mov	r8, r0
float Ierror=ierror+(((Temp-set_value)+(last_T-set_value))*time);
 80007ba:	4630      	mov	r0, r6
 80007bc:	f7ff fccc 	bl	8000158 <__addsf3>
 80007c0:	4621      	mov	r1, r4
 80007c2:	f7ff fdd1 	bl	8000368 <__aeabi_fmul>
 80007c6:	4649      	mov	r1, r9
 80007c8:	f7ff fcc6 	bl	8000158 <__addsf3>
if(Ierror>=100)		//Wieksza wartosc powoduje blokowanie tego czlonu, gdyz uklad chlodzenia jest wysoce niewydajny
 80007cc:	4921      	ldr	r1, [pc, #132]	; (8000854 <PID+0xd4>)
{
 80007ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
float Ierror=ierror+(((Temp-set_value)+(last_T-set_value))*time);
 80007d0:	4604      	mov	r4, r0
if(Ierror>=100)		//Wieksza wartosc powoduje blokowanie tego czlonu, gdyz uklad chlodzenia jest wysoce niewydajny
 80007d2:	f7ff ff7b 	bl	80006cc <__aeabi_fcmpge>
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d12d      	bne.n	8000836 <PID+0xb6>
{
	Ierror=100;
}
if(Ierror<(-100))
 80007da:	491f      	ldr	r1, [pc, #124]	; (8000858 <PID+0xd8>)
 80007dc:	4620      	mov	r0, r4
 80007de:	f7ff ff61 	bl	80006a4 <__aeabi_fcmplt>
 80007e2:	b100      	cbz	r0, 80007e6 <PID+0x66>
{
	Ierror=-100;
 80007e4:	4c1c      	ldr	r4, [pc, #112]	; (8000858 <PID+0xd8>)
}
uint16_t regulation = (error*Kp + derror*Td + Ierror*Ti)+65;
 80007e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80007e8:	4630      	mov	r0, r6
 80007ea:	f7ff fdbd 	bl	8000368 <__aeabi_fmul>
 80007ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 80007f0:	4606      	mov	r6, r0
 80007f2:	4640      	mov	r0, r8
 80007f4:	f7ff fdb8 	bl	8000368 <__aeabi_fmul>
 80007f8:	4601      	mov	r1, r0
 80007fa:	4630      	mov	r0, r6
 80007fc:	f7ff fcac 	bl	8000158 <__addsf3>
 8000800:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000802:	4606      	mov	r6, r0
 8000804:	4620      	mov	r0, r4
 8000806:	f7ff fdaf 	bl	8000368 <__aeabi_fmul>
 800080a:	4601      	mov	r1, r0
 800080c:	4630      	mov	r0, r6
 800080e:	f7ff fca3 	bl	8000158 <__addsf3>
 8000812:	4912      	ldr	r1, [pc, #72]	; (800085c <PID+0xdc>)
 8000814:	f7ff fca0 	bl	8000158 <__addsf3>
 8000818:	f7ff ff92 	bl	8000740 <__aeabi_f2uiz>
 800081c:	b280      	uxth	r0, r0
if(regulation >=199)
 800081e:	28c6      	cmp	r0, #198	; 0xc6
 8000820:	d80b      	bhi.n	800083a <PID+0xba>
	regulation=199;
if (regulation<70)
	regulation=0;
 8000822:	2845      	cmp	r0, #69	; 0x45
 8000824:	bf98      	it	ls
 8000826:	2000      	movls	r0, #0
 8000828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800082a:	681b      	ldr	r3, [r3, #0]
__HAL_TIM_SET_COMPARE(htim, Channel, regulation);
 800082c:	b93d      	cbnz	r5, 800083e <PID+0xbe>
 800082e:	6358      	str	r0, [r3, #52]	; 0x34
return Ierror;
}
 8000830:	4620      	mov	r0, r4
 8000832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	Ierror=100;
 8000836:	4c07      	ldr	r4, [pc, #28]	; (8000854 <PID+0xd4>)
 8000838:	e7d5      	b.n	80007e6 <PID+0x66>
	regulation=199;
 800083a:	20c7      	movs	r0, #199	; 0xc7
 800083c:	e7f4      	b.n	8000828 <PID+0xa8>
__HAL_TIM_SET_COMPARE(htim, Channel, regulation);
 800083e:	2d04      	cmp	r5, #4
 8000840:	d101      	bne.n	8000846 <PID+0xc6>
 8000842:	6398      	str	r0, [r3, #56]	; 0x38
 8000844:	e7f4      	b.n	8000830 <PID+0xb0>
 8000846:	2d08      	cmp	r5, #8
 8000848:	bf0c      	ite	eq
 800084a:	63d8      	streq	r0, [r3, #60]	; 0x3c
 800084c:	6418      	strne	r0, [r3, #64]	; 0x40
return Ierror;
 800084e:	e7ef      	b.n	8000830 <PID+0xb0>
 8000850:	447a0000 	.word	0x447a0000
 8000854:	42c80000 	.word	0x42c80000
 8000858:	c2c80000 	.word	0xc2c80000
 800085c:	42820000 	.word	0x42820000

08000860 <us_Delay>:
 *      Author: User
 */
#include "delay.h"
void us_Delay(uint16_t time_us)
{
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000860:	2200      	movs	r2, #0
 8000862:	4b03      	ldr	r3, [pc, #12]	; (8000870 <us_Delay+0x10>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time_us);
 8000868:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800086a:	4282      	cmp	r2, r0
 800086c:	d3fc      	bcc.n	8000868 <us_Delay+0x8>
}
 800086e:	4770      	bx	lr
 8000870:	20000178 	.word	0x20000178

08000874 <set_pin_input>:

/*
 * Funkcja konfiguruj¹ca pin jako wejœcie
 */
void set_pin_input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000874:	b530      	push	{r4, r5, lr}
 8000876:	4604      	mov	r4, r0
 8000878:	460d      	mov	r5, r1
 800087a:	b085      	sub	sp, #20
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	2210      	movs	r2, #16
 800087e:	2100      	movs	r1, #0
 8000880:	4668      	mov	r0, sp
 8000882:	f001 fe49 	bl	8002518 <memset>
	GPIO_InitStruct.Pin=GPIO_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 8000886:	4669      	mov	r1, sp
 8000888:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin=GPIO_Pin;
 800088a:	9500      	str	r5, [sp, #0]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 800088c:	f000 fe56 	bl	800153c <HAL_GPIO_Init>
}
 8000890:	b005      	add	sp, #20
 8000892:	bd30      	pop	{r4, r5, pc}

08000894 <set_pin_output>:

/*
 * Funkcja konfiguruj¹ca pin jako wyjœcie
 */
void set_pin_output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000894:	b530      	push	{r4, r5, lr}
 8000896:	b085      	sub	sp, #20
 8000898:	4604      	mov	r4, r0
 800089a:	460d      	mov	r5, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	2210      	movs	r2, #16
 800089e:	2100      	movs	r1, #0
 80008a0:	4668      	mov	r0, sp
 80008a2:	f001 fe39 	bl	8002518 <memset>
	GPIO_InitStruct.Pin=GPIO_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80008ac:	4669      	mov	r1, sp
 80008ae:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin=GPIO_Pin;
 80008b0:	9500      	str	r5, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80008b4:	f000 fe42 	bl	800153c <HAL_GPIO_Init>
}
 80008b8:	b005      	add	sp, #20
 80008ba:	bd30      	pop	{r4, r5, pc}

080008bc <DHT11_start>:
/*
 * Funkcja rozpoczynaj¹ca komunikacjê z czujnikiem DHT11
 */
uint8_t DHT11_start()
{
 80008bc:	b510      	push	{r4, lr}
	set_pin_output(GPIOC,GPIO_PIN_3);
 80008be:	2108      	movs	r1, #8
 80008c0:	481d      	ldr	r0, [pc, #116]	; (8000938 <DHT11_start+0x7c>)
 80008c2:	f7ff ffe7 	bl	8000894 <set_pin_output>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	2108      	movs	r1, #8
 80008ca:	481b      	ldr	r0, [pc, #108]	; (8000938 <DHT11_start+0x7c>)
 80008cc:	f000 ff1e 	bl	800170c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80008d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008d4:	f000 fd6e 	bl	80013b4 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2108      	movs	r1, #8
 80008dc:	4816      	ldr	r0, [pc, #88]	; (8000938 <DHT11_start+0x7c>)
 80008de:	f000 ff15 	bl	800170c <HAL_GPIO_WritePin>
	us_Delay(18000);
 80008e2:	f244 6050 	movw	r0, #18000	; 0x4650
 80008e6:	f7ff ffbb 	bl	8000860 <us_Delay>
	HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,SET);
 80008ea:	2201      	movs	r2, #1
 80008ec:	2108      	movs	r1, #8
 80008ee:	4812      	ldr	r0, [pc, #72]	; (8000938 <DHT11_start+0x7c>)
 80008f0:	f000 ff0c 	bl	800170c <HAL_GPIO_WritePin>
	us_Delay(20);
 80008f4:	2014      	movs	r0, #20
 80008f6:	f7ff ffb3 	bl	8000860 <us_Delay>
	HAL_GPIO_WritePin(DHT11_PORT,DHT11_PIN,RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2108      	movs	r1, #8
 80008fe:	480e      	ldr	r0, [pc, #56]	; (8000938 <DHT11_start+0x7c>)
 8000900:	f000 ff04 	bl	800170c <HAL_GPIO_WritePin>
	set_pin_input(DHT11_PORT,DHT11_PIN);
 8000904:	2108      	movs	r1, #8
 8000906:	480c      	ldr	r0, [pc, #48]	; (8000938 <DHT11_start+0x7c>)
 8000908:	f7ff ffb4 	bl	8000874 <set_pin_input>
	//us_Delay(10);
 uint8_t response=0;
	if(!HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN))
 800090c:	2108      	movs	r1, #8
 800090e:	480a      	ldr	r0, [pc, #40]	; (8000938 <DHT11_start+0x7c>)
 8000910:	f000 fef6 	bl	8001700 <HAL_GPIO_ReadPin>
 8000914:	b970      	cbnz	r0, 8000934 <DHT11_start+0x78>

			{
				us_Delay(80);
 8000916:	2050      	movs	r0, #80	; 0x50
 8000918:	f7ff ffa2 	bl	8000860 <us_Delay>
				if(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN))
 800091c:	2108      	movs	r1, #8
 800091e:	4806      	ldr	r0, [pc, #24]	; (8000938 <DHT11_start+0x7c>)
 8000920:	f000 feee 	bl	8001700 <HAL_GPIO_ReadPin>
 uint8_t response=0;
 8000924:	1c04      	adds	r4, r0, #0
 8000926:	bf18      	it	ne
 8000928:	2401      	movne	r4, #1
					response=1;
				else
					response=0;
			}
		us_Delay(80);
 800092a:	2050      	movs	r0, #80	; 0x50
 800092c:	f7ff ff98 	bl	8000860 <us_Delay>
	return response;
}
 8000930:	4620      	mov	r0, r4
 8000932:	bd10      	pop	{r4, pc}
 uint8_t response=0;
 8000934:	2400      	movs	r4, #0
 8000936:	e7f8      	b.n	800092a <DHT11_start+0x6e>
 8000938:	40011000 	.word	0x40011000

0800093c <DHT11_get_T>:

/*
 * Funkcja pobieraj¹ca informacje o temperaturze
 */
void DHT11_get_T(float *TEMP)
{
 800093c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000940:	4605      	mov	r5, r0
 8000942:	2407      	movs	r4, #7
 uint8_t i=0,temp_int=0,temp_digit=0;
 8000944:	2600      	movs	r6, #0
 float temp_intf=0,temp_digitf=0;
		for(i=0;i<8;i++)
		{
					while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for DHT signal to go high
 8000946:	4f29      	ldr	r7, [pc, #164]	; (80009ec <DHT11_get_T+0xb0>)
 8000948:	2108      	movs	r1, #8
 800094a:	4638      	mov	r0, r7
 800094c:	f000 fed8 	bl	8001700 <HAL_GPIO_ReadPin>
 8000950:	2800      	cmp	r0, #0
 8000952:	d0f9      	beq.n	8000948 <DHT11_get_T+0xc>
					us_Delay (40);
 8000954:	2028      	movs	r0, #40	; 0x28
 8000956:	f7ff ff83 	bl	8000860 <us_Delay>
					if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800095a:	2108      	movs	r1, #8
 800095c:	4638      	mov	r0, r7
 800095e:	f000 fecf 	bl	8001700 <HAL_GPIO_ReadPin>
 8000962:	2301      	movs	r3, #1
					{
						temp_int&= ~(1<<(7-i));
 8000964:	40a3      	lsls	r3, r4
					if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8000966:	bb78      	cbnz	r0, 80009c8 <DHT11_get_T+0x8c>
						temp_int&= ~(1<<(7-i));
 8000968:	ea26 0603 	bic.w	r6, r6, r3
		for(i=0;i<8;i++)
 800096c:	f114 34ff 	adds.w	r4, r4, #4294967295
 8000970:	d2ea      	bcs.n	8000948 <DHT11_get_T+0xc>
 8000972:	f04f 0807 	mov.w	r8, #7
 8000976:	2400      	movs	r4, #0
						while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
					}
				}
		for(i=0;i<8;i++)
		{
					while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8000978:	4f1c      	ldr	r7, [pc, #112]	; (80009ec <DHT11_get_T+0xb0>)
 800097a:	2108      	movs	r1, #8
 800097c:	4638      	mov	r0, r7
 800097e:	f000 febf 	bl	8001700 <HAL_GPIO_ReadPin>
 8000982:	2800      	cmp	r0, #0
 8000984:	d0f9      	beq.n	800097a <DHT11_get_T+0x3e>
					us_Delay (40);
 8000986:	2028      	movs	r0, #40	; 0x28
 8000988:	f7ff ff6a 	bl	8000860 <us_Delay>
					if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800098c:	2108      	movs	r1, #8
 800098e:	4638      	mov	r0, r7
 8000990:	f000 feb6 	bl	8001700 <HAL_GPIO_ReadPin>
 8000994:	2301      	movs	r3, #1
					{
						temp_digit&= ~(1<<(7-i));
 8000996:	fa03 f308 	lsl.w	r3, r3, r8
					if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800099a:	b9f0      	cbnz	r0, 80009da <DHT11_get_T+0x9e>
						temp_digit&= ~(1<<(7-i));
 800099c:	ea24 0403 	bic.w	r4, r4, r3
		for(i=0;i<8;i++)
 80009a0:	f118 38ff 	adds.w	r8, r8, #4294967295
 80009a4:	d2e9      	bcs.n	800097a <DHT11_get_T+0x3e>
						temp_digit|= (1<<(7-i));
						while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
					}
				}
				temp_intf=(float)temp_int;
				temp_digitf=(float)temp_digit;
 80009a6:	4620      	mov	r0, r4
 80009a8:	f7ff fc86 	bl	80002b8 <__aeabi_ui2f>
				*TEMP=(temp_intf+(temp_digitf/10));
 80009ac:	4910      	ldr	r1, [pc, #64]	; (80009f0 <DHT11_get_T+0xb4>)
 80009ae:	f7ff fd8f 	bl	80004d0 <__aeabi_fdiv>
 80009b2:	4604      	mov	r4, r0
				temp_intf=(float)temp_int;
 80009b4:	4630      	mov	r0, r6
 80009b6:	f7ff fc7f 	bl	80002b8 <__aeabi_ui2f>
				*TEMP=(temp_intf+(temp_digitf/10));
 80009ba:	4601      	mov	r1, r0
 80009bc:	4620      	mov	r0, r4
 80009be:	f7ff fbcb 	bl	8000158 <__addsf3>
 80009c2:	6028      	str	r0, [r5, #0]
 80009c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						temp_int|= (1<<(7-i));
 80009c8:	4333      	orrs	r3, r6
 80009ca:	b2de      	uxtb	r6, r3
						while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 80009cc:	2108      	movs	r1, #8
 80009ce:	4638      	mov	r0, r7
 80009d0:	f000 fe96 	bl	8001700 <HAL_GPIO_ReadPin>
 80009d4:	2800      	cmp	r0, #0
 80009d6:	d1f9      	bne.n	80009cc <DHT11_get_T+0x90>
 80009d8:	e7c8      	b.n	800096c <DHT11_get_T+0x30>
						temp_digit|= (1<<(7-i));
 80009da:	431c      	orrs	r4, r3
 80009dc:	b2e4      	uxtb	r4, r4
						while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 80009de:	2108      	movs	r1, #8
 80009e0:	4638      	mov	r0, r7
 80009e2:	f000 fe8d 	bl	8001700 <HAL_GPIO_ReadPin>
 80009e6:	2800      	cmp	r0, #0
 80009e8:	d1f9      	bne.n	80009de <DHT11_get_T+0xa2>
 80009ea:	e7d9      	b.n	80009a0 <DHT11_get_T+0x64>
 80009ec:	40011000 	.word	0x40011000
 80009f0:	41200000 	.word	0x41200000

080009f4 <DHT11_get_H>:
 80009f4:	f7ff bfa2 	b.w	800093c <DHT11_get_T>

080009f8 <DHT11_checksum>:

/*
 *
 */
void DHT11_checksum(uint8_t *check_sum)
{
 80009f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009fa:	4607      	mov	r7, r0
 80009fc:	2507      	movs	r5, #7
 uint8_t i=0,checksum=0;
 80009fe:	2400      	movs	r4, #0
			for(i=0;i<8;i++)
			{
						//us_Delay (50);   // wait for DHT signal to go high
						while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8000a00:	4e10      	ldr	r6, [pc, #64]	; (8000a44 <DHT11_checksum+0x4c>)
 8000a02:	2108      	movs	r1, #8
 8000a04:	4630      	mov	r0, r6
 8000a06:	f000 fe7b 	bl	8001700 <HAL_GPIO_ReadPin>
 8000a0a:	2800      	cmp	r0, #0
 8000a0c:	d0f9      	beq.n	8000a02 <DHT11_checksum+0xa>
						us_Delay (40);
 8000a0e:	2028      	movs	r0, #40	; 0x28
 8000a10:	f7ff ff26 	bl	8000860 <us_Delay>
						if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8000a14:	2108      	movs	r1, #8
 8000a16:	4630      	mov	r0, r6
 8000a18:	f000 fe72 	bl	8001700 <HAL_GPIO_ReadPin>
 8000a1c:	2301      	movs	r3, #1
						{
							checksum&= ~(1<<(7-i));   // write 0
 8000a1e:	40ab      	lsls	r3, r5
						if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8000a20:	b930      	cbnz	r0, 8000a30 <DHT11_checksum+0x38>
							checksum&= ~(1<<(7-i));   // write 0
 8000a22:	ea24 0403 	bic.w	r4, r4, r3
			for(i=0;i<8;i++)
 8000a26:	f115 35ff 	adds.w	r5, r5, #4294967295
 8000a2a:	d2ea      	bcs.n	8000a02 <DHT11_checksum+0xa>
							checksum|= (1<<(7-i)); // if the pin is high, write 1
					//	us_Delay (42);
							while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
						}
					}
		    *check_sum= checksum;
 8000a2c:	703c      	strb	r4, [r7, #0]
 8000a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
							checksum|= (1<<(7-i)); // if the pin is high, write 1
 8000a30:	431c      	orrs	r4, r3
 8000a32:	b2e4      	uxtb	r4, r4
							while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8000a34:	2108      	movs	r1, #8
 8000a36:	4630      	mov	r0, r6
 8000a38:	f000 fe62 	bl	8001700 <HAL_GPIO_ReadPin>
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d1f9      	bne.n	8000a34 <DHT11_checksum+0x3c>
 8000a40:	e7f1      	b.n	8000a26 <DHT11_checksum+0x2e>
 8000a42:	bf00      	nop
 8000a44:	40011000 	.word	0x40011000

08000a48 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	2210      	movs	r2, #16
{
 8000a4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a4c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4e:	eb0d 0002 	add.w	r0, sp, r2
 8000a52:	2100      	movs	r1, #0
 8000a54:	f001 fd60 	bl	8002518 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a58:	4b39      	ldr	r3, [pc, #228]	; (8000b40 <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a5a:	4e3a      	ldr	r6, [pc, #232]	; (8000b44 <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a5e:	4630      	mov	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a60:	f042 0210 	orr.w	r2, r2, #16
 8000a64:	619a      	str	r2, [r3, #24]
 8000a66:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a68:	2160      	movs	r1, #96	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6a:	f002 0210 	and.w	r2, r2, #16
 8000a6e:	9200      	str	r2, [sp, #0]
 8000a70:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a72:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a76:	f042 0220 	orr.w	r2, r2, #32
 8000a7a:	619a      	str	r2, [r3, #24]
 8000a7c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	4f32      	ldr	r7, [pc, #200]	; (8000b48 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a80:	f002 0220 	and.w	r2, r2, #32
 8000a84:	9201      	str	r2, [sp, #4]
 8000a86:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a88:	699a      	ldr	r2, [r3, #24]
                           PC5 PC6 PC7 PC8 
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a8a:	2503      	movs	r5, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	f042 0204 	orr.w	r2, r2, #4
 8000a90:	619a      	str	r2, [r3, #24]
 8000a92:	699a      	ldr	r2, [r3, #24]
 8000a94:	f002 0204 	and.w	r2, r2, #4
 8000a98:	9202      	str	r2, [sp, #8]
 8000a9a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9c:	699a      	ldr	r2, [r3, #24]
 8000a9e:	f042 0208 	orr.w	r2, r2, #8
 8000aa2:	619a      	str	r2, [r3, #24]
 8000aa4:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa8:	f003 0308 	and.w	r3, r3, #8
 8000aac:	9303      	str	r3, [sp, #12]
 8000aae:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000ab0:	f000 fe2c 	bl	800170c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aba:	4b24      	ldr	r3, [pc, #144]	; (8000b4c <MX_GPIO_Init+0x104>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	a904      	add	r1, sp, #16
 8000abe:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f000 fd3a 	bl	800153c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8000ac8:	f641 73f7 	movw	r3, #8183	; 0x1ff7
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000acc:	a904      	add	r1, sp, #16
 8000ace:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8000ad0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ad2:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad4:	f000 fd32 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ad8:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ada:	a904      	add	r1, sp, #16
 8000adc:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ade:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae4:	f000 fd2a 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA7 PA8 
                           PA9 PA10 PA11 PA12 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8 
 8000ae8:	f649 7392 	movw	r3, #40850	; 0x9f92
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	a904      	add	r1, sp, #16
 8000aee:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8 
 8000af0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000af2:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af4:	f000 fd22 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8000af8:	2360      	movs	r3, #96	; 0x60
 8000afa:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b00:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	a904      	add	r1, sp, #16
 8000b04:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b06:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f000 fd17 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 
                           PB13 PB14 PB15 PB4 
                           PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 8000b0e:	f24f 33f7 	movw	r3, #62455	; 0xf3f7
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b12:	a904      	add	r1, sp, #16
 8000b14:	480e      	ldr	r0, [pc, #56]	; (8000b50 <MX_GPIO_Init+0x108>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 8000b16:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b18:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1a:	f000 fd0f 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b1e:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b20:	a904      	add	r1, sp, #16
 8000b22:	480c      	ldr	r0, [pc, #48]	; (8000b54 <MX_GPIO_Init+0x10c>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b24:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b26:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b28:	f000 fd08 	bl	800153c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b2c:	4622      	mov	r2, r4
 8000b2e:	4621      	mov	r1, r4
 8000b30:	2028      	movs	r0, #40	; 0x28
 8000b32:	f000 fc63 	bl	80013fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b36:	2028      	movs	r0, #40	; 0x28
 8000b38:	f000 fc94 	bl	8001464 <HAL_NVIC_EnableIRQ>

}
 8000b3c:	b009      	add	sp, #36	; 0x24
 8000b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40010800 	.word	0x40010800
 8000b48:	40011000 	.word	0x40011000
 8000b4c:	10110000 	.word	0x10110000
 8000b50:	40010c00 	.word	0x40010c00
 8000b54:	40011400 	.word	0x40011400

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b510      	push	{r4, lr}
 8000b5a:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5c:	2228      	movs	r2, #40	; 0x28
 8000b5e:	2100      	movs	r1, #0
 8000b60:	a806      	add	r0, sp, #24
 8000b62:	f001 fcd9 	bl	8002518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b66:	2214      	movs	r2, #20
 8000b68:	2100      	movs	r1, #0
 8000b6a:	a801      	add	r0, sp, #4
 8000b6c:	f001 fcd4 	bl	8002518 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b70:	2301      	movs	r3, #1
 8000b72:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b74:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b76:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b78:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000b7a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000b80:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b82:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b84:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b86:	f000 fdd3 	bl	8001730 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b90:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b94:	4621      	mov	r1, r4
 8000b96:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b98:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b9a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b9c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ba0:	f000 ffa0 	bl	8001ae4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000ba4:	b010      	add	sp, #64	; 0x40
 8000ba6:	bd10      	pop	{r4, pc}

08000ba8 <HAL_SYSTICK_Callback>:

/* USER CODE BEGIN 4 */
void HAL_SYSTICK_Callback()
{
 8000ba8:	b510      	push	{r4, lr}
	time++;
 8000baa:	4c0c      	ldr	r4, [pc, #48]	; (8000bdc <HAL_SYSTICK_Callback+0x34>)
 8000bac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000bb0:	6820      	ldr	r0, [r4, #0]
 8000bb2:	f7ff fad1 	bl	8000158 <__addsf3>
 8000bb6:	6020      	str	r0, [r4, #0]
	send_time++;
 8000bb8:	4c09      	ldr	r4, [pc, #36]	; (8000be0 <HAL_SYSTICK_Callback+0x38>)
 8000bba:	8823      	ldrh	r3, [r4, #0]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	b29b      	uxth	r3, r3
	if(send_time>=1000)
 8000bc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
	send_time++;
 8000bc4:	8023      	strh	r3, [r4, #0]
	if(send_time>=1000)
 8000bc6:	d307      	bcc.n	8000bd8 <HAL_SYSTICK_Callback+0x30>
	{
		HAL_UART_Transmit_IT(&huart3, data, size);
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <HAL_SYSTICK_Callback+0x3c>)
 8000bca:	4907      	ldr	r1, [pc, #28]	; (8000be8 <HAL_SYSTICK_Callback+0x40>)
 8000bcc:	881a      	ldrh	r2, [r3, #0]
 8000bce:	4807      	ldr	r0, [pc, #28]	; (8000bec <HAL_SYSTICK_Callback+0x44>)
 8000bd0:	f001 fb24 	bl	800221c <HAL_UART_Transmit_IT>
		send_time=0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	8023      	strh	r3, [r4, #0]
 8000bd8:	bd10      	pop	{r4, pc}
 8000bda:	bf00      	nop
 8000bdc:	200000d0 	.word	0x200000d0
 8000be0:	200000ca 	.word	0x200000ca
 8000be4:	200000ce 	.word	0x200000ce
 8000be8:	200000e1 	.word	0x200000e1
 8000bec:	200001f8 	.word	0x200001f8

08000bf0 <conversion>:
	}
}
void conversion()	//Przelicza wartosc float na uint8_t czesc calkowitra i dziesietna w celu przeslania obu czesci po UART w wolnej chwili uzyje struktury lub unii
{
 8000bf0:	b538      	push	{r3, r4, r5, lr}
set=(float)set_int+(((float)set_digit)/100);
 8000bf2:	4b31      	ldr	r3, [pc, #196]	; (8000cb8 <conversion+0xc8>)
 8000bf4:	7818      	ldrb	r0, [r3, #0]
 8000bf6:	f7ff fb5f 	bl	80002b8 <__aeabi_ui2f>
 8000bfa:	4930      	ldr	r1, [pc, #192]	; (8000cbc <conversion+0xcc>)
 8000bfc:	f7ff fc68 	bl	80004d0 <__aeabi_fdiv>
 8000c00:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <conversion+0xd0>)
 8000c02:	4604      	mov	r4, r0
 8000c04:	7818      	ldrb	r0, [r3, #0]
 8000c06:	f7ff fb57 	bl	80002b8 <__aeabi_ui2f>
 8000c0a:	4601      	mov	r1, r0
 8000c0c:	4620      	mov	r0, r4
 8000c0e:	f7ff faa3 	bl	8000158 <__addsf3>
 8000c12:	4b2c      	ldr	r3, [pc, #176]	; (8000cc4 <conversion+0xd4>)
 8000c14:	6018      	str	r0, [r3, #0]
Kp=(float)Kp_int+(((float)Kp_digit)/100);
 8000c16:	4b2c      	ldr	r3, [pc, #176]	; (8000cc8 <conversion+0xd8>)
 8000c18:	7818      	ldrb	r0, [r3, #0]
 8000c1a:	f7ff fb4d 	bl	80002b8 <__aeabi_ui2f>
 8000c1e:	4927      	ldr	r1, [pc, #156]	; (8000cbc <conversion+0xcc>)
 8000c20:	f7ff fc56 	bl	80004d0 <__aeabi_fdiv>
 8000c24:	4b29      	ldr	r3, [pc, #164]	; (8000ccc <conversion+0xdc>)
 8000c26:	4604      	mov	r4, r0
 8000c28:	7818      	ldrb	r0, [r3, #0]
 8000c2a:	f7ff fb45 	bl	80002b8 <__aeabi_ui2f>
 8000c2e:	4601      	mov	r1, r0
 8000c30:	4620      	mov	r0, r4
 8000c32:	f7ff fa91 	bl	8000158 <__addsf3>
 8000c36:	4b26      	ldr	r3, [pc, #152]	; (8000cd0 <conversion+0xe0>)
 8000c38:	6018      	str	r0, [r3, #0]
Ti=(float)Ti_int+(((float)Ti_digit)/100);
 8000c3a:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <conversion+0xe4>)
 8000c3c:	7818      	ldrb	r0, [r3, #0]
 8000c3e:	f7ff fb3b 	bl	80002b8 <__aeabi_ui2f>
 8000c42:	491e      	ldr	r1, [pc, #120]	; (8000cbc <conversion+0xcc>)
 8000c44:	f7ff fc44 	bl	80004d0 <__aeabi_fdiv>
 8000c48:	4b23      	ldr	r3, [pc, #140]	; (8000cd8 <conversion+0xe8>)
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	7818      	ldrb	r0, [r3, #0]
 8000c4e:	f7ff fb33 	bl	80002b8 <__aeabi_ui2f>
 8000c52:	4601      	mov	r1, r0
 8000c54:	4620      	mov	r0, r4
 8000c56:	f7ff fa7f 	bl	8000158 <__addsf3>
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <conversion+0xec>)
 8000c5c:	6018      	str	r0, [r3, #0]
Td=(float)Td_int+(((float)Td_digit)/100);
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <conversion+0xf0>)
 8000c60:	7818      	ldrb	r0, [r3, #0]
 8000c62:	f7ff fb29 	bl	80002b8 <__aeabi_ui2f>
 8000c66:	4915      	ldr	r1, [pc, #84]	; (8000cbc <conversion+0xcc>)
 8000c68:	f7ff fc32 	bl	80004d0 <__aeabi_fdiv>
 8000c6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ce4 <conversion+0xf4>)
 8000c6e:	4604      	mov	r4, r0
 8000c70:	7818      	ldrb	r0, [r3, #0]
 8000c72:	f7ff fb21 	bl	80002b8 <__aeabi_ui2f>
 8000c76:	4601      	mov	r1, r0
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f7ff fa6d 	bl	8000158 <__addsf3>
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <conversion+0xf8>)
 8000c80:	6018      	str	r0, [r3, #0]
T_int=(int)Temp;
 8000c82:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <conversion+0xfc>)
 8000c84:	681d      	ldr	r5, [r3, #0]
 8000c86:	4628      	mov	r0, r5
 8000c88:	f7ff fd34 	bl	80006f4 <__aeabi_f2iz>
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <conversion+0x100>)
T_digit=(int)(Temp*100-(T_int*100));
 8000c8e:	490b      	ldr	r1, [pc, #44]	; (8000cbc <conversion+0xcc>)
T_int=(int)Temp;
 8000c90:	7018      	strb	r0, [r3, #0]
 8000c92:	4604      	mov	r4, r0
T_digit=(int)(Temp*100-(T_int*100));
 8000c94:	4628      	mov	r0, r5
 8000c96:	f7ff fb67 	bl	8000368 <__aeabi_fmul>
 8000c9a:	4605      	mov	r5, r0
 8000c9c:	2064      	movs	r0, #100	; 0x64
 8000c9e:	b2e4      	uxtb	r4, r4
 8000ca0:	4360      	muls	r0, r4
 8000ca2:	f7ff fb0d 	bl	80002c0 <__aeabi_i2f>
 8000ca6:	4601      	mov	r1, r0
 8000ca8:	4628      	mov	r0, r5
 8000caa:	f7ff fa53 	bl	8000154 <__aeabi_fsub>
 8000cae:	f7ff fd21 	bl	80006f4 <__aeabi_f2iz>
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <conversion+0x104>)
 8000cb4:	7018      	strb	r0, [r3, #0]
 8000cb6:	bd38      	pop	{r3, r4, r5, pc}
 8000cb8:	200000cc 	.word	0x200000cc
 8000cbc:	42c80000 	.word	0x42c80000
 8000cc0:	2000001c 	.word	0x2000001c
 8000cc4:	20000018 	.word	0x20000018
 8000cc8:	200000b0 	.word	0x200000b0
 8000ccc:	20000004 	.word	0x20000004
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	200000c0 	.word	0x200000c0
 8000cd8:	20000014 	.word	0x20000014
 8000cdc:	20000010 	.word	0x20000010
 8000ce0:	200000ba 	.word	0x200000ba
 8000ce4:	2000000c 	.word	0x2000000c
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	200000bc 	.word	0x200000bc
 8000cf0:	200000b9 	.word	0x200000b9
 8000cf4:	200000b8 	.word	0x200000b8

08000cf8 <main>:
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b088      	sub	sp, #32
  HAL_Init();
 8000cfc:	f000 fb36 	bl	800136c <HAL_Init>
  SystemClock_Config();
 8000d00:	f7ff ff2a 	bl	8000b58 <SystemClock_Config>
  MX_GPIO_Init();
 8000d04:	f7ff fea0 	bl	8000a48 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000d08:	f000 f99c 	bl	8001044 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000d0c:	f000 fa68 	bl	80011e0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d10:	f000 fa16 	bl	8001140 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000d14:	f000 fa80 	bl	8001218 <MX_USART3_UART_Init>
  HAL_TIM_Base_Start(&htim1);
 8000d18:	4833      	ldr	r0, [pc, #204]	; (8000de8 <main+0xf0>)
 8000d1a:	f001 f815 	bl	8001d48 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4832      	ldr	r0, [pc, #200]	; (8000dec <main+0xf4>)
 8000d22:	f001 f9cb 	bl	80020bc <HAL_TIM_PWM_Start>
last_T=Temp;
 8000d26:	4f32      	ldr	r7, [pc, #200]	; (8000df0 <main+0xf8>)
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	2140      	movs	r1, #64	; 0x40
 8000d2c:	4831      	ldr	r0, [pc, #196]	; (8000df4 <main+0xfc>)
 8000d2e:	f000 fced 	bl	800170c <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart3, &Received, 1);
 8000d32:	2201      	movs	r2, #1
 8000d34:	4930      	ldr	r1, [pc, #192]	; (8000df8 <main+0x100>)
 8000d36:	4831      	ldr	r0, [pc, #196]	; (8000dfc <main+0x104>)
 8000d38:	f001 fa8f 	bl	800225a <HAL_UART_Receive_IT>
 8000d3c:	46b9      	mov	r9, r7
     time=0;
 8000d3e:	f04f 0800 	mov.w	r8, #0
last_T=Temp;
 8000d42:	4c2f      	ldr	r4, [pc, #188]	; (8000e00 <main+0x108>)
 8000d44:	6823      	ldr	r3, [r4, #0]
 8000d46:	603b      	str	r3, [r7, #0]
conversion();
 8000d48:	f7ff ff52 	bl	8000bf0 <conversion>
     n= DHT11_start();
 8000d4c:	f7ff fdb6 	bl	80008bc <DHT11_start>
 8000d50:	4b2c      	ldr	r3, [pc, #176]	; (8000e04 <main+0x10c>)
     if(n==1)
 8000d52:	2801      	cmp	r0, #1
     n= DHT11_start();
 8000d54:	7018      	strb	r0, [r3, #0]
     if(n==1)
 8000d56:	d108      	bne.n	8000d6a <main+0x72>
    	 DHT11_get_H(&Rh);
 8000d58:	482b      	ldr	r0, [pc, #172]	; (8000e08 <main+0x110>)
 8000d5a:	f7ff fe4b 	bl	80009f4 <DHT11_get_H>
    	 DHT11_get_T(&Temp);
 8000d5e:	4620      	mov	r0, r4
 8000d60:	f7ff fdec 	bl	800093c <DHT11_get_T>
    	 DHT11_checksum(&check_s);
 8000d64:	4829      	ldr	r0, [pc, #164]	; (8000e0c <main+0x114>)
 8000d66:	f7ff fe47 	bl	80009f8 <DHT11_checksum>
     Ierror= PID (set,Ierror,Temp,last_T, time,&htim2,TIM_CHANNEL_1,Kp,Ti,Td);
 8000d6a:	4b29      	ldr	r3, [pc, #164]	; (8000e10 <main+0x118>)
 8000d6c:	4d29      	ldr	r5, [pc, #164]	; (8000e14 <main+0x11c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4e29      	ldr	r6, [pc, #164]	; (8000e18 <main+0x120>)
 8000d72:	9305      	str	r3, [sp, #20]
 8000d74:	4b29      	ldr	r3, [pc, #164]	; (8000e1c <main+0x124>)
 8000d76:	482a      	ldr	r0, [pc, #168]	; (8000e20 <main+0x128>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	6822      	ldr	r2, [r4, #0]
 8000d7c:	9304      	str	r3, [sp, #16]
 8000d7e:	4b29      	ldr	r3, [pc, #164]	; (8000e24 <main+0x12c>)
 8000d80:	6831      	ldr	r1, [r6, #0]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	9303      	str	r3, [sp, #12]
 8000d86:	2300      	movs	r3, #0
 8000d88:	9302      	str	r3, [sp, #8]
 8000d8a:	4b18      	ldr	r3, [pc, #96]	; (8000dec <main+0xf4>)
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	682b      	ldr	r3, [r5, #0]
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	f8d9 3000 	ldr.w	r3, [r9]
 8000d96:	6800      	ldr	r0, [r0, #0]
 8000d98:	f7ff fcf2 	bl	8000780 <PID>
     size = sprintf(data, "TEMP: %d.%d \n\rsetT: %d.%d \n\rKp: %d.%d \n\rTi: %d.%d \n\rTd: %d.%d \n\r \n\r \n\r",T_int,T_digit,set_int,set_digit,Kp_int, Kp_digit,Ti_int,Ti_digit,Td_int,Td_digit);
 8000d9c:	4922      	ldr	r1, [pc, #136]	; (8000e28 <main+0x130>)
 8000d9e:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <main+0x134>)
 8000da0:	7809      	ldrb	r1, [r1, #0]
 8000da2:	4a23      	ldr	r2, [pc, #140]	; (8000e30 <main+0x138>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	7812      	ldrb	r2, [r2, #0]
 8000da8:	9107      	str	r1, [sp, #28]
 8000daa:	4922      	ldr	r1, [pc, #136]	; (8000e34 <main+0x13c>)
     Ierror= PID (set,Ierror,Temp,last_T, time,&htim2,TIM_CHANNEL_1,Kp,Ti,Td);
 8000dac:	6030      	str	r0, [r6, #0]
     size = sprintf(data, "TEMP: %d.%d \n\rsetT: %d.%d \n\rKp: %d.%d \n\rTi: %d.%d \n\rTd: %d.%d \n\r \n\r \n\r",T_int,T_digit,set_int,set_digit,Kp_int, Kp_digit,Ti_int,Ti_digit,Td_int,Td_digit);
 8000dae:	7809      	ldrb	r1, [r1, #0]
 8000db0:	4821      	ldr	r0, [pc, #132]	; (8000e38 <main+0x140>)
 8000db2:	9106      	str	r1, [sp, #24]
 8000db4:	4921      	ldr	r1, [pc, #132]	; (8000e3c <main+0x144>)
     time=0;
 8000db6:	f8c5 8000 	str.w	r8, [r5]
     size = sprintf(data, "TEMP: %d.%d \n\rsetT: %d.%d \n\rKp: %d.%d \n\rTi: %d.%d \n\rTd: %d.%d \n\r \n\r \n\r",T_int,T_digit,set_int,set_digit,Kp_int, Kp_digit,Ti_int,Ti_digit,Td_int,Td_digit);
 8000dba:	7809      	ldrb	r1, [r1, #0]
 8000dbc:	9105      	str	r1, [sp, #20]
 8000dbe:	4920      	ldr	r1, [pc, #128]	; (8000e40 <main+0x148>)
 8000dc0:	7809      	ldrb	r1, [r1, #0]
 8000dc2:	9104      	str	r1, [sp, #16]
 8000dc4:	491f      	ldr	r1, [pc, #124]	; (8000e44 <main+0x14c>)
 8000dc6:	7809      	ldrb	r1, [r1, #0]
 8000dc8:	9103      	str	r1, [sp, #12]
 8000dca:	491f      	ldr	r1, [pc, #124]	; (8000e48 <main+0x150>)
 8000dcc:	7809      	ldrb	r1, [r1, #0]
 8000dce:	9102      	str	r1, [sp, #8]
 8000dd0:	491e      	ldr	r1, [pc, #120]	; (8000e4c <main+0x154>)
 8000dd2:	7809      	ldrb	r1, [r1, #0]
 8000dd4:	9101      	str	r1, [sp, #4]
 8000dd6:	491e      	ldr	r1, [pc, #120]	; (8000e50 <main+0x158>)
 8000dd8:	7809      	ldrb	r1, [r1, #0]
 8000dda:	9100      	str	r1, [sp, #0]
 8000ddc:	491d      	ldr	r1, [pc, #116]	; (8000e54 <main+0x15c>)
 8000dde:	f001 fba3 	bl	8002528 <siprintf>
 8000de2:	4b1d      	ldr	r3, [pc, #116]	; (8000e58 <main+0x160>)
 8000de4:	8018      	strh	r0, [r3, #0]
last_T=Temp;
 8000de6:	e7ac      	b.n	8000d42 <main+0x4a>
 8000de8:	20000178 	.word	0x20000178
 8000dec:	200001b8 	.word	0x200001b8
 8000df0:	200000c4 	.word	0x200000c4
 8000df4:	40010800 	.word	0x40010800
 8000df8:	200000e0 	.word	0x200000e0
 8000dfc:	200001f8 	.word	0x200001f8
 8000e00:	200000bc 	.word	0x200000bc
 8000e04:	200000c8 	.word	0x200000c8
 8000e08:	200000b4 	.word	0x200000b4
 8000e0c:	200000c1 	.word	0x200000c1
 8000e10:	20000008 	.word	0x20000008
 8000e14:	200000d0 	.word	0x200000d0
 8000e18:	200000ac 	.word	0x200000ac
 8000e1c:	20000010 	.word	0x20000010
 8000e20:	20000018 	.word	0x20000018
 8000e24:	20000000 	.word	0x20000000
 8000e28:	200000ba 	.word	0x200000ba
 8000e2c:	200000b8 	.word	0x200000b8
 8000e30:	200000b9 	.word	0x200000b9
 8000e34:	2000000c 	.word	0x2000000c
 8000e38:	200000e1 	.word	0x200000e1
 8000e3c:	200000c0 	.word	0x200000c0
 8000e40:	20000014 	.word	0x20000014
 8000e44:	200000b0 	.word	0x200000b0
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	200000cc 	.word	0x200000cc
 8000e50:	2000001c 	.word	0x2000001c
 8000e54:	08002da8 	.word	0x08002da8
 8000e58:	200000ce 	.word	0x200000ce

08000e5c <HAL_UART_RxCpltCallback>:
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	switch (Received) {
 8000e5c:	4b30      	ldr	r3, [pc, #192]	; (8000f20 <HAL_UART_RxCpltCallback+0xc4>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b54      	cmp	r3, #84	; 0x54
 8000e62:	d021      	beq.n	8000ea8 <HAL_UART_RxCpltCallback+0x4c>
 8000e64:	d80d      	bhi.n	8000e82 <HAL_UART_RxCpltCallback+0x26>
 8000e66:	2b49      	cmp	r3, #73	; 0x49
 8000e68:	d041      	beq.n	8000eee <HAL_UART_RxCpltCallback+0x92>
 8000e6a:	2b4b      	cmp	r3, #75	; 0x4b
 8000e6c:	d02f      	beq.n	8000ece <HAL_UART_RxCpltCallback+0x72>
 8000e6e:	2b44      	cmp	r3, #68	; 0x44
 8000e70:	d10c      	bne.n	8000e8c <HAL_UART_RxCpltCallback+0x30>
				 Ti_int=0;
			 	 Ti_digit=0;
			 }
	 break;
	 case 68:
		 if(Td_digit<90)
 8000e72:	4a2c      	ldr	r2, [pc, #176]	; (8000f24 <HAL_UART_RxCpltCallback+0xc8>)
 8000e74:	7813      	ldrb	r3, [r2, #0]
 8000e76:	2b59      	cmp	r3, #89	; 0x59
 8000e78:	d91a      	bls.n	8000eb0 <HAL_UART_RxCpltCallback+0x54>
				 {
					 Td_digit+=10;
				 }
				 else
				 {
					 Td_digit=0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	7013      	strb	r3, [r2, #0]
					 Td_int++;
 8000e7e:	4a2a      	ldr	r2, [pc, #168]	; (8000f28 <HAL_UART_RxCpltCallback+0xcc>)
 8000e80:	e01c      	b.n	8000ebc <HAL_UART_RxCpltCallback+0x60>
	switch (Received) {
 8000e82:	2b69      	cmp	r3, #105	; 0x69
 8000e84:	d03b      	beq.n	8000efe <HAL_UART_RxCpltCallback+0xa2>
 8000e86:	d806      	bhi.n	8000e96 <HAL_UART_RxCpltCallback+0x3a>
 8000e88:	2b64      	cmp	r3, #100	; 0x64
 8000e8a:	d040      	beq.n	8000f0e <HAL_UART_RxCpltCallback+0xb2>
	 break;
	 default:

	 break;
	 }
	HAL_UART_Receive_IT(&huart3, &Received, 1);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4924      	ldr	r1, [pc, #144]	; (8000f20 <HAL_UART_RxCpltCallback+0xc4>)
 8000e90:	4826      	ldr	r0, [pc, #152]	; (8000f2c <HAL_UART_RxCpltCallback+0xd0>)
 8000e92:	f001 b9e2 	b.w	800225a <HAL_UART_Receive_IT>
	switch (Received) {
 8000e96:	2b6b      	cmp	r3, #107	; 0x6b
 8000e98:	d021      	beq.n	8000ede <HAL_UART_RxCpltCallback+0x82>
 8000e9a:	2b74      	cmp	r3, #116	; 0x74
 8000e9c:	d1f6      	bne.n	8000e8c <HAL_UART_RxCpltCallback+0x30>
	 if(set_digit>0)
 8000e9e:	4a24      	ldr	r2, [pc, #144]	; (8000f30 <HAL_UART_RxCpltCallback+0xd4>)
 8000ea0:	7813      	ldrb	r3, [r2, #0]
 8000ea2:	b173      	cbz	r3, 8000ec2 <HAL_UART_RxCpltCallback+0x66>
				 Td_digit-=10;
 8000ea4:	3b0a      	subs	r3, #10
 8000ea6:	e004      	b.n	8000eb2 <HAL_UART_RxCpltCallback+0x56>
		 if(set_digit<90)
 8000ea8:	4a21      	ldr	r2, [pc, #132]	; (8000f30 <HAL_UART_RxCpltCallback+0xd4>)
 8000eaa:	7813      	ldrb	r3, [r2, #0]
 8000eac:	2b59      	cmp	r3, #89	; 0x59
 8000eae:	d802      	bhi.n	8000eb6 <HAL_UART_RxCpltCallback+0x5a>
					 Td_digit+=10;
 8000eb0:	330a      	adds	r3, #10
				 Td_int--;
 8000eb2:	7013      	strb	r3, [r2, #0]
 8000eb4:	e7ea      	b.n	8000e8c <HAL_UART_RxCpltCallback+0x30>
			 set_digit=0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	7013      	strb	r3, [r2, #0]
			 set_int++;
 8000eba:	4a1e      	ldr	r2, [pc, #120]	; (8000f34 <HAL_UART_RxCpltCallback+0xd8>)
					 Td_int++;
 8000ebc:	7813      	ldrb	r3, [r2, #0]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	e7f7      	b.n	8000eb2 <HAL_UART_RxCpltCallback+0x56>
		 set_digit=90;
 8000ec2:	235a      	movs	r3, #90	; 0x5a
 8000ec4:	7013      	strb	r3, [r2, #0]
		 set_int--;
 8000ec6:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <HAL_UART_RxCpltCallback+0xd8>)
				 Td_int--;
 8000ec8:	7813      	ldrb	r3, [r2, #0]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	e7f1      	b.n	8000eb2 <HAL_UART_RxCpltCallback+0x56>
		 if(Kp_digit<90)
 8000ece:	4a1a      	ldr	r2, [pc, #104]	; (8000f38 <HAL_UART_RxCpltCallback+0xdc>)
 8000ed0:	7813      	ldrb	r3, [r2, #0]
 8000ed2:	2b59      	cmp	r3, #89	; 0x59
 8000ed4:	d9ec      	bls.n	8000eb0 <HAL_UART_RxCpltCallback+0x54>
					 Kp_digit=0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	7013      	strb	r3, [r2, #0]
					 Kp_int++;
 8000eda:	4a18      	ldr	r2, [pc, #96]	; (8000f3c <HAL_UART_RxCpltCallback+0xe0>)
 8000edc:	e7ee      	b.n	8000ebc <HAL_UART_RxCpltCallback+0x60>
		 if(Kp_digit>0)
 8000ede:	4a16      	ldr	r2, [pc, #88]	; (8000f38 <HAL_UART_RxCpltCallback+0xdc>)
 8000ee0:	7813      	ldrb	r3, [r2, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1de      	bne.n	8000ea4 <HAL_UART_RxCpltCallback+0x48>
				 Kp_digit=90;
 8000ee6:	235a      	movs	r3, #90	; 0x5a
 8000ee8:	7013      	strb	r3, [r2, #0]
				 Kp_int--;
 8000eea:	4a14      	ldr	r2, [pc, #80]	; (8000f3c <HAL_UART_RxCpltCallback+0xe0>)
 8000eec:	e7ec      	b.n	8000ec8 <HAL_UART_RxCpltCallback+0x6c>
		 if(Ti_digit<90)
 8000eee:	4a14      	ldr	r2, [pc, #80]	; (8000f40 <HAL_UART_RxCpltCallback+0xe4>)
 8000ef0:	7813      	ldrb	r3, [r2, #0]
 8000ef2:	2b59      	cmp	r3, #89	; 0x59
 8000ef4:	d9dc      	bls.n	8000eb0 <HAL_UART_RxCpltCallback+0x54>
					 Ti_digit=0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	7013      	strb	r3, [r2, #0]
					 Ti_int++;
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <HAL_UART_RxCpltCallback+0xe8>)
 8000efc:	e7de      	b.n	8000ebc <HAL_UART_RxCpltCallback+0x60>
		 if(Ti_digit>0)
 8000efe:	4a10      	ldr	r2, [pc, #64]	; (8000f40 <HAL_UART_RxCpltCallback+0xe4>)
 8000f00:	7813      	ldrb	r3, [r2, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1ce      	bne.n	8000ea4 <HAL_UART_RxCpltCallback+0x48>
				 Ti_digit=90;
 8000f06:	235a      	movs	r3, #90	; 0x5a
 8000f08:	7013      	strb	r3, [r2, #0]
				 Ti_int--;
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <HAL_UART_RxCpltCallback+0xe8>)
 8000f0c:	e7dc      	b.n	8000ec8 <HAL_UART_RxCpltCallback+0x6c>
		 if(Td_digit>0)
 8000f0e:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <HAL_UART_RxCpltCallback+0xc8>)
 8000f10:	7813      	ldrb	r3, [r2, #0]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1c6      	bne.n	8000ea4 <HAL_UART_RxCpltCallback+0x48>
				 Td_digit=90;
 8000f16:	235a      	movs	r3, #90	; 0x5a
 8000f18:	7013      	strb	r3, [r2, #0]
				 Td_int--;
 8000f1a:	4a03      	ldr	r2, [pc, #12]	; (8000f28 <HAL_UART_RxCpltCallback+0xcc>)
 8000f1c:	e7d4      	b.n	8000ec8 <HAL_UART_RxCpltCallback+0x6c>
 8000f1e:	bf00      	nop
 8000f20:	200000e0 	.word	0x200000e0
 8000f24:	200000ba 	.word	0x200000ba
 8000f28:	2000000c 	.word	0x2000000c
 8000f2c:	200001f8 	.word	0x200001f8
 8000f30:	200000cc 	.word	0x200000cc
 8000f34:	2000001c 	.word	0x2000001c
 8000f38:	200000b0 	.word	0x200000b0
 8000f3c:	20000004 	.word	0x20000004
 8000f40:	200000c0 	.word	0x200000c0
 8000f44:	20000014 	.word	0x20000014

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	4770      	bx	lr
	...

08000f4c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_MspInit+0x3c>)
{
 8000f4e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f50:	699a      	ldr	r2, [r3, #24]
 8000f52:	f042 0201 	orr.w	r2, r2, #1
 8000f56:	619a      	str	r2, [r3, #24]
 8000f58:	699a      	ldr	r2, [r3, #24]
 8000f5a:	f002 0201 	and.w	r2, r2, #1
 8000f5e:	9200      	str	r2, [sp, #0]
 8000f60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f62:	69da      	ldr	r2, [r3, #28]
 8000f64:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f68:	61da      	str	r2, [r3, #28]
 8000f6a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f6c:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f72:	9301      	str	r3, [sp, #4]
 8000f74:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f76:	6853      	ldr	r3, [r2, #4]
 8000f78:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f82:	b002      	add	sp, #8
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40010000 	.word	0x40010000

08000f90 <NMI_Handler>:
 8000f90:	4770      	bx	lr

08000f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f92:	e7fe      	b.n	8000f92 <HardFault_Handler>

08000f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f94:	e7fe      	b.n	8000f94 <MemManage_Handler>

08000f96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f96:	e7fe      	b.n	8000f96 <BusFault_Handler>

08000f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f98:	e7fe      	b.n	8000f98 <UsageFault_Handler>

08000f9a <SVC_Handler>:
 8000f9a:	4770      	bx	lr

08000f9c <DebugMon_Handler>:
 8000f9c:	4770      	bx	lr

08000f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9e:	4770      	bx	lr

08000fa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
HAL_SYSTICK_Callback();
 8000fa2:	f7ff fe01 	bl	8000ba8 <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTick();
 8000faa:	f000 b9f1 	b.w	8001390 <HAL_IncTick>
	...

08000fb0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000fb0:	4801      	ldr	r0, [pc, #4]	; (8000fb8 <USART3_IRQHandler+0x8>)
 8000fb2:	f001 b9b9 	b.w	8002328 <HAL_UART_IRQHandler>
 8000fb6:	bf00      	nop
 8000fb8:	200001f8 	.word	0x200001f8

08000fbc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000fbc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fc0:	f000 bbaa 	b.w	8001718 <HAL_GPIO_EXTI_IRQHandler>

08000fc4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8000fc4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <_sbrk+0x2c>)
{
 8000fc8:	4602      	mov	r2, r0
	if (heap_end == 0)
 8000fca:	6819      	ldr	r1, [r3, #0]
 8000fcc:	b909      	cbnz	r1, 8000fd2 <_sbrk+0xe>
		heap_end = &end;
 8000fce:	4909      	ldr	r1, [pc, #36]	; (8000ff4 <_sbrk+0x30>)
 8000fd0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8000fd2:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8000fd4:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8000fd6:	4402      	add	r2, r0
 8000fd8:	428a      	cmp	r2, r1
 8000fda:	d906      	bls.n	8000fea <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000fdc:	f001 fa72 	bl	80024c4 <__errno>
 8000fe0:	230c      	movs	r3, #12
 8000fe2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8000fea:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8000fec:	bd08      	pop	{r3, pc}
 8000fee:	bf00      	nop
 8000ff0:	200000d4 	.word	0x200000d4
 8000ff4:	20000280 	.word	0x20000280

08000ff8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <SystemInit+0x40>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	f042 0201 	orr.w	r2, r2, #1
 8001000:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001002:	6859      	ldr	r1, [r3, #4]
 8001004:	4a0d      	ldr	r2, [pc, #52]	; (800103c <SystemInit+0x44>)
 8001006:	400a      	ands	r2, r1
 8001008:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001010:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001014:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800101c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001024:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001026:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800102a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800102c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001030:	4b03      	ldr	r3, [pc, #12]	; (8001040 <SystemInit+0x48>)
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40021000 	.word	0x40021000
 800103c:	f8ff0000 	.word	0xf8ff0000
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001044:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001046:	2210      	movs	r2, #16
 8001048:	2100      	movs	r1, #0
 800104a:	a802      	add	r0, sp, #8
 800104c:	f001 fa64 	bl	8002518 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 63;
 8001050:	223f      	movs	r2, #63	; 0x3f
  htim1.Instance = TIM1;
 8001052:	4815      	ldr	r0, [pc, #84]	; (80010a8 <MX_TIM1_Init+0x64>)
  htim1.Init.Prescaler = 63;
 8001054:	4915      	ldr	r1, [pc, #84]	; (80010ac <MX_TIM1_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001056:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 63;
 8001058:	e880 0006 	stmia.w	r0, {r1, r2}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 19999;
 800105c:	f644 621f 	movw	r2, #19999	; 0x4e1f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	9301      	str	r3, [sp, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001064:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 19999;
 8001066:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001068:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800106a:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800106e:	f000 feb7 	bl	8001de0 <HAL_TIM_Base_Init>
 8001072:	b108      	cbz	r0, 8001078 <MX_TIM1_Init+0x34>
  {
    Error_Handler();
 8001074:	f7ff ff68 	bl	8000f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800107c:	a902      	add	r1, sp, #8
 800107e:	480a      	ldr	r0, [pc, #40]	; (80010a8 <MX_TIM1_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001080:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001082:	f000 ff79 	bl	8001f78 <HAL_TIM_ConfigClockSource>
 8001086:	b108      	cbz	r0, 800108c <MX_TIM1_Init+0x48>
  {
    Error_Handler();
 8001088:	f7ff ff5e 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800108e:	4669      	mov	r1, sp
 8001090:	4805      	ldr	r0, [pc, #20]	; (80010a8 <MX_TIM1_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001092:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001094:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001096:	f001 f82d 	bl	80020f4 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	b108      	cbz	r0, 80010a0 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800109c:	f7ff ff54 	bl	8000f48 <Error_Handler>
  }

}
 80010a0:	b007      	add	sp, #28
 80010a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80010a6:	bf00      	nop
 80010a8:	20000178 	.word	0x20000178
 80010ac:	40012c00 	.word	0x40012c00

080010b0 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 80010b0:	6803      	ldr	r3, [r0, #0]
 80010b2:	4a0f      	ldr	r2, [pc, #60]	; (80010f0 <HAL_TIM_Base_MspInit+0x40>)
{
 80010b4:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d10b      	bne.n	80010d2 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <HAL_TIM_Base_MspInit+0x44>)
 80010bc:	699a      	ldr	r2, [r3, #24]
 80010be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80010c2:	619a      	str	r2, [r3, #24]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80010ce:	b002      	add	sp, #8
 80010d0:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM2)
 80010d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010d6:	d1fa      	bne.n	80010ce <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010d8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80010dc:	69da      	ldr	r2, [r3, #28]
 80010de:	f042 0201 	orr.w	r2, r2, #1
 80010e2:	61da      	str	r2, [r3, #28]
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	9b01      	ldr	r3, [sp, #4]
}
 80010ee:	e7ee      	b.n	80010ce <HAL_TIM_Base_MspInit+0x1e>
 80010f0:	40012c00 	.word	0x40012c00
 80010f4:	40021000 	.word	0x40021000

080010f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010f8:	b510      	push	{r4, lr}
 80010fa:	4604      	mov	r4, r0
 80010fc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	2210      	movs	r2, #16
 8001100:	2100      	movs	r1, #0
 8001102:	a802      	add	r0, sp, #8
 8001104:	f001 fa08 	bl	8002518 <memset>
  if(timHandle->Instance==TIM2)
 8001108:	6823      	ldr	r3, [r4, #0]
 800110a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800110e:	d113      	bne.n	8001138 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001110:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001114:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001116:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	f042 0204 	orr.w	r2, r2, #4
 800111c:	619a      	str	r2, [r3, #24]
 800111e:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	4806      	ldr	r0, [pc, #24]	; (800113c <HAL_TIM_MspPostInit+0x44>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	f003 0304 	and.w	r3, r3, #4
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800112a:	2301      	movs	r3, #1
 800112c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001132:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001134:	f000 fa02 	bl	800153c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001138:	b006      	add	sp, #24
 800113a:	bd10      	pop	{r4, pc}
 800113c:	40010800 	.word	0x40010800

08001140 <MX_TIM2_Init>:
{
 8001140:	b510      	push	{r4, lr}
 8001142:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001144:	2210      	movs	r2, #16
 8001146:	2100      	movs	r1, #0
 8001148:	a803      	add	r0, sp, #12
 800114a:	f001 f9e5 	bl	8002518 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001150:	221c      	movs	r2, #28
 8001152:	4621      	mov	r1, r4
 8001154:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001158:	9401      	str	r4, [sp, #4]
 800115a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800115c:	f001 f9dc 	bl	8002518 <memset>
  htim2.Init.Prescaler = 600;
 8001160:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001164:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8001168:	481c      	ldr	r0, [pc, #112]	; (80011dc <MX_TIM2_Init+0x9c>)
  htim2.Init.Prescaler = 600;
 800116a:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 200;
 800116e:	23c8      	movs	r3, #200	; 0xc8
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001170:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 200;
 8001172:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001176:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001178:	f000 fe32 	bl	8001de0 <HAL_TIM_Base_Init>
 800117c:	b108      	cbz	r0, 8001182 <MX_TIM2_Init+0x42>
    Error_Handler();
 800117e:	f7ff fee3 	bl	8000f48 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001186:	a903      	add	r1, sp, #12
 8001188:	4814      	ldr	r0, [pc, #80]	; (80011dc <MX_TIM2_Init+0x9c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800118a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800118c:	f000 fef4 	bl	8001f78 <HAL_TIM_ConfigClockSource>
 8001190:	b108      	cbz	r0, 8001196 <MX_TIM2_Init+0x56>
    Error_Handler();
 8001192:	f7ff fed9 	bl	8000f48 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001196:	4811      	ldr	r0, [pc, #68]	; (80011dc <MX_TIM2_Init+0x9c>)
 8001198:	f000 fe3c 	bl	8001e14 <HAL_TIM_PWM_Init>
 800119c:	b108      	cbz	r0, 80011a2 <MX_TIM2_Init+0x62>
    Error_Handler();
 800119e:	f7ff fed3 	bl	8000f48 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a2:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011a4:	a901      	add	r1, sp, #4
 80011a6:	480d      	ldr	r0, [pc, #52]	; (80011dc <MX_TIM2_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a8:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011aa:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ac:	f000 ffa2 	bl	80020f4 <HAL_TIMEx_MasterConfigSynchronization>
 80011b0:	b108      	cbz	r0, 80011b6 <MX_TIM2_Init+0x76>
    Error_Handler();
 80011b2:	f7ff fec9 	bl	8000f48 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011b6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011b8:	2200      	movs	r2, #0
 80011ba:	a907      	add	r1, sp, #28
 80011bc:	4807      	ldr	r0, [pc, #28]	; (80011dc <MX_TIM2_Init+0x9c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011be:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80011c0:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011c2:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011c4:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011c6:	f000 fe6b 	bl	8001ea0 <HAL_TIM_PWM_ConfigChannel>
 80011ca:	b108      	cbz	r0, 80011d0 <MX_TIM2_Init+0x90>
    Error_Handler();
 80011cc:	f7ff febc 	bl	8000f48 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 80011d0:	4802      	ldr	r0, [pc, #8]	; (80011dc <MX_TIM2_Init+0x9c>)
 80011d2:	f7ff ff91 	bl	80010f8 <HAL_TIM_MspPostInit>
}
 80011d6:	b00e      	add	sp, #56	; 0x38
 80011d8:	bd10      	pop	{r4, pc}
 80011da:	bf00      	nop
 80011dc:	200001b8 	.word	0x200001b8

080011e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011e0:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80011e2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 80011e6:	480a      	ldr	r0, [pc, #40]	; (8001210 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 80011e8:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011ea:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 80011ec:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f0:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f2:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f8:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011fc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011fe:	f000 ffdf 	bl	80021c0 <HAL_UART_Init>
 8001202:	b118      	cbz	r0, 800120c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001204:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001208:	f7ff be9e 	b.w	8000f48 <Error_Handler>
 800120c:	bd08      	pop	{r3, pc}
 800120e:	bf00      	nop
 8001210:	20000238 	.word	0x20000238
 8001214:	40004400 	.word	0x40004400

08001218 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001218:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 9600;
 800121a:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart3.Instance = USART3;
 800121e:	480a      	ldr	r0, [pc, #40]	; (8001248 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 9600;
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <MX_USART3_UART_Init+0x34>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001222:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 9600;
 8001224:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001228:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 800122a:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800122c:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800122e:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001230:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001232:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001236:	f000 ffc3 	bl	80021c0 <HAL_UART_Init>
 800123a:	b118      	cbz	r0, 8001244 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800123c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001240:	f7ff be82 	b.w	8000f48 <Error_Handler>
 8001244:	bd08      	pop	{r3, pc}
 8001246:	bf00      	nop
 8001248:	200001f8 	.word	0x200001f8
 800124c:	40004800 	.word	0x40004800

08001250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	2210      	movs	r2, #16
{
 8001252:	b510      	push	{r4, lr}
 8001254:	4604      	mov	r4, r0
 8001256:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	eb0d 0002 	add.w	r0, sp, r2
 800125c:	2100      	movs	r1, #0
 800125e:	f001 f95b 	bl	8002518 <memset>
  if(uartHandle->Instance==USART2)
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	4a2a      	ldr	r2, [pc, #168]	; (8001310 <HAL_UART_MspInit+0xc0>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d11d      	bne.n	80012a6 <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800126a:	4b2a      	ldr	r3, [pc, #168]	; (8001314 <HAL_UART_MspInit+0xc4>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 800126e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	4829      	ldr	r0, [pc, #164]	; (8001318 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001272:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001276:	61da      	str	r2, [r3, #28]
 8001278:	69da      	ldr	r2, [r3, #28]
 800127a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800127e:	9200      	str	r2, [sp, #0]
 8001280:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001282:	699a      	ldr	r2, [r3, #24]
 8001284:	f042 0204 	orr.w	r2, r2, #4
 8001288:	619a      	str	r2, [r3, #24]
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0304 	and.w	r3, r3, #4
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001294:	230c      	movs	r3, #12
 8001296:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129e:	f000 f94d 	bl	800153c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80012a2:	b008      	add	sp, #32
 80012a4:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 80012a6:	4a1d      	ldr	r2, [pc, #116]	; (800131c <HAL_UART_MspInit+0xcc>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d1fa      	bne.n	80012a2 <HAL_UART_MspInit+0x52>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <HAL_UART_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80012b0:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b2:	481b      	ldr	r0, [pc, #108]	; (8001320 <HAL_UART_MspInit+0xd0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80012b4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80012b8:	61da      	str	r2, [r3, #28]
 80012ba:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012bc:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80012be:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80012c2:	9202      	str	r2, [sp, #8]
 80012c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	699a      	ldr	r2, [r3, #24]
 80012c8:	f042 0208 	orr.w	r2, r2, #8
 80012cc:	619a      	str	r2, [r3, #24]
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0308 	and.w	r3, r3, #8
 80012d4:	9303      	str	r3, [sp, #12]
 80012d6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e6:	f000 f929 	bl	800153c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ee:	a904      	add	r1, sp, #16
 80012f0:	480b      	ldr	r0, [pc, #44]	; (8001320 <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f000 f920 	bl	800153c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80012fc:	4622      	mov	r2, r4
 80012fe:	4621      	mov	r1, r4
 8001300:	2027      	movs	r0, #39	; 0x27
 8001302:	f000 f87b 	bl	80013fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001306:	2027      	movs	r0, #39	; 0x27
 8001308:	f000 f8ac 	bl	8001464 <HAL_NVIC_EnableIRQ>
}
 800130c:	e7c9      	b.n	80012a2 <HAL_UART_MspInit+0x52>
 800130e:	bf00      	nop
 8001310:	40004400 	.word	0x40004400
 8001314:	40021000 	.word	0x40021000
 8001318:	40010800 	.word	0x40010800
 800131c:	40004800 	.word	0x40004800
 8001320:	40010c00 	.word	0x40010c00

08001324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001324:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <HAL_InitTick+0x3c>)
{
 8001328:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800132a:	7818      	ldrb	r0, [r3, #0]
 800132c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001330:	fbb3 f3f0 	udiv	r3, r3, r0
 8001334:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_InitTick+0x40>)
 8001336:	6810      	ldr	r0, [r2, #0]
 8001338:	fbb0 f0f3 	udiv	r0, r0, r3
 800133c:	f000 f8a0 	bl	8001480 <HAL_SYSTICK_Config>
 8001340:	4604      	mov	r4, r0
 8001342:	b958      	cbnz	r0, 800135c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001344:	2d0f      	cmp	r5, #15
 8001346:	d809      	bhi.n	800135c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	4602      	mov	r2, r0
 800134a:	4629      	mov	r1, r5
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f000 f854 	bl	80013fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <HAL_InitTick+0x44>)
 8001356:	4620      	mov	r0, r4
 8001358:	601d      	str	r5, [r3, #0]
 800135a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800135c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800135e:	bd38      	pop	{r3, r4, r5, pc}
 8001360:	20000024 	.word	0x20000024
 8001364:	20000020 	.word	0x20000020
 8001368:	20000028 	.word	0x20000028

0800136c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800136c:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_Init+0x20>)
{
 800136e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001370:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001372:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137a:	f000 f82d 	bl	80013d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800137e:	2000      	movs	r0, #0
 8001380:	f7ff ffd0 	bl	8001324 <HAL_InitTick>
  HAL_MspInit();
 8001384:	f7ff fde2 	bl	8000f4c <HAL_MspInit>
}
 8001388:	2000      	movs	r0, #0
 800138a:	bd08      	pop	{r3, pc}
 800138c:	40022000 	.word	0x40022000

08001390 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001390:	4a03      	ldr	r2, [pc, #12]	; (80013a0 <HAL_IncTick+0x10>)
 8001392:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <HAL_IncTick+0x14>)
 8001394:	6811      	ldr	r1, [r2, #0]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	440b      	add	r3, r1
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000278 	.word	0x20000278
 80013a4:	20000024 	.word	0x20000024

080013a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80013a8:	4b01      	ldr	r3, [pc, #4]	; (80013b0 <HAL_GetTick+0x8>)
 80013aa:	6818      	ldr	r0, [r3, #0]
}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	20000278 	.word	0x20000278

080013b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b4:	b538      	push	{r3, r4, r5, lr}
 80013b6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80013b8:	f7ff fff6 	bl	80013a8 <HAL_GetTick>
 80013bc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013be:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80013c0:	bf1e      	ittt	ne
 80013c2:	4b04      	ldrne	r3, [pc, #16]	; (80013d4 <HAL_Delay+0x20>)
 80013c4:	781b      	ldrbne	r3, [r3, #0]
 80013c6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	1b40      	subs	r0, r0, r5
 80013ce:	4284      	cmp	r4, r0
 80013d0:	d8fa      	bhi.n	80013c8 <HAL_Delay+0x14>
  {
  }
}
 80013d2:	bd38      	pop	{r3, r4, r5, pc}
 80013d4:	20000024 	.word	0x20000024

080013d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d8:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013e6:	041b      	lsls	r3, r3, #16
 80013e8:	0c1b      	lsrs	r3, r3, #16
 80013ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80013f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80013f4:	60d3      	str	r3, [r2, #12]
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013fc:	4b17      	ldr	r3, [pc, #92]	; (800145c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013fe:	b530      	push	{r4, r5, lr}
 8001400:	68dc      	ldr	r4, [r3, #12]
 8001402:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001406:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800140a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800140c:	2b04      	cmp	r3, #4
 800140e:	bf28      	it	cs
 8001410:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001414:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001418:	bf98      	it	ls
 800141a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800141c:	fa05 f303 	lsl.w	r3, r5, r3
 8001420:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001424:	bf88      	it	hi
 8001426:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	4019      	ands	r1, r3
 800142a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800142c:	fa05 f404 	lsl.w	r4, r5, r4
 8001430:	3c01      	subs	r4, #1
 8001432:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001434:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001436:	ea42 0201 	orr.w	r2, r2, r1
 800143a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143e:	bfa9      	itett	ge
 8001440:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	4b06      	ldrlt	r3, [pc, #24]	; (8001460 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001446:	b2d2      	uxtbge	r2, r2
 8001448:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	bfbb      	ittet	lt
 800144e:	f000 000f 	andlt.w	r0, r0, #15
 8001452:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	541a      	strblt	r2, [r3, r0]
 800145a:	bd30      	pop	{r4, r5, pc}
 800145c:	e000ed00 	.word	0xe000ed00
 8001460:	e000ed14 	.word	0xe000ed14

08001464 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001464:	2800      	cmp	r0, #0
 8001466:	db08      	blt.n	800147a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001468:	2301      	movs	r3, #1
 800146a:	0942      	lsrs	r2, r0, #5
 800146c:	f000 001f 	and.w	r0, r0, #31
 8001470:	fa03 f000 	lsl.w	r0, r3, r0
 8001474:	4b01      	ldr	r3, [pc, #4]	; (800147c <HAL_NVIC_EnableIRQ+0x18>)
 8001476:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800147a:	4770      	bx	lr
 800147c:	e000e100 	.word	0xe000e100

08001480 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001480:	3801      	subs	r0, #1
 8001482:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001486:	d20a      	bcs.n	800149e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001488:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148c:	4a06      	ldr	r2, [pc, #24]	; (80014a8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001490:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001494:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800149e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000e010 	.word	0xe000e010
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014ac:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80014b0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d003      	beq.n	80014be <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b6:	2304      	movs	r3, #4
 80014b8:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80014ba:	2001      	movs	r0, #1
 80014bc:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014be:	6803      	ldr	r3, [r0, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	f022 020e 	bic.w	r2, r2, #14
 80014c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	f022 0201 	bic.w	r2, r2, #1
 80014ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80014d0:	4a18      	ldr	r2, [pc, #96]	; (8001534 <HAL_DMA_Abort_IT+0x88>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d01f      	beq.n	8001516 <HAL_DMA_Abort_IT+0x6a>
 80014d6:	3214      	adds	r2, #20
 80014d8:	4293      	cmp	r3, r2
 80014da:	d01e      	beq.n	800151a <HAL_DMA_Abort_IT+0x6e>
 80014dc:	3214      	adds	r2, #20
 80014de:	4293      	cmp	r3, r2
 80014e0:	d01d      	beq.n	800151e <HAL_DMA_Abort_IT+0x72>
 80014e2:	3214      	adds	r2, #20
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d01d      	beq.n	8001524 <HAL_DMA_Abort_IT+0x78>
 80014e8:	3214      	adds	r2, #20
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d01d      	beq.n	800152a <HAL_DMA_Abort_IT+0x7e>
 80014ee:	3214      	adds	r2, #20
 80014f0:	4293      	cmp	r3, r2
 80014f2:	bf0c      	ite	eq
 80014f4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80014f8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80014fc:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014fe:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001500:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001502:	2301      	movs	r3, #1
 8001504:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001508:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800150a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800150e:	b17b      	cbz	r3, 8001530 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8001510:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001512:	4620      	mov	r0, r4
 8001514:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001516:	2301      	movs	r3, #1
 8001518:	e7f0      	b.n	80014fc <HAL_DMA_Abort_IT+0x50>
 800151a:	2310      	movs	r3, #16
 800151c:	e7ee      	b.n	80014fc <HAL_DMA_Abort_IT+0x50>
 800151e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001522:	e7eb      	b.n	80014fc <HAL_DMA_Abort_IT+0x50>
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	e7e8      	b.n	80014fc <HAL_DMA_Abort_IT+0x50>
 800152a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800152e:	e7e5      	b.n	80014fc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001530:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8001532:	bd10      	pop	{r4, pc}
 8001534:	40020008 	.word	0x40020008
 8001538:	40020000 	.word	0x40020000

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001540:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001542:	4626      	mov	r6, r4
 8001544:	4b66      	ldr	r3, [pc, #408]	; (80016e0 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001546:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 80016f0 <HAL_GPIO_Init+0x1b4>
 800154a:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80016f4 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800154e:	680a      	ldr	r2, [r1, #0]
 8001550:	fa32 f506 	lsrs.w	r5, r2, r6
 8001554:	d102      	bne.n	800155c <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8001556:	b003      	add	sp, #12
 8001558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 800155c:	f04f 0801 	mov.w	r8, #1
 8001560:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001564:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8001568:	4590      	cmp	r8, r2
 800156a:	d17f      	bne.n	800166c <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 800156c:	684d      	ldr	r5, [r1, #4]
 800156e:	2d12      	cmp	r5, #18
 8001570:	f000 80aa 	beq.w	80016c8 <HAL_GPIO_Init+0x18c>
 8001574:	f200 8083 	bhi.w	800167e <HAL_GPIO_Init+0x142>
 8001578:	2d02      	cmp	r5, #2
 800157a:	f000 80a2 	beq.w	80016c2 <HAL_GPIO_Init+0x186>
 800157e:	d877      	bhi.n	8001670 <HAL_GPIO_Init+0x134>
 8001580:	2d00      	cmp	r5, #0
 8001582:	f000 8089 	beq.w	8001698 <HAL_GPIO_Init+0x15c>
 8001586:	2d01      	cmp	r5, #1
 8001588:	f000 8099 	beq.w	80016be <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800158c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001590:	2aff      	cmp	r2, #255	; 0xff
 8001592:	bf93      	iteet	ls
 8001594:	4682      	movls	sl, r0
 8001596:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800159a:	3d08      	subhi	r5, #8
 800159c:	f8d0 b000 	ldrls.w	fp, [r0]
 80015a0:	bf92      	itee	ls
 80015a2:	00b5      	lslls	r5, r6, #2
 80015a4:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80015a8:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015aa:	fa09 f805 	lsl.w	r8, r9, r5
 80015ae:	ea2b 0808 	bic.w	r8, fp, r8
 80015b2:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015b6:	bf88      	it	hi
 80015b8:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015bc:	ea48 0505 	orr.w	r5, r8, r5
 80015c0:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015c4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80015c8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80015cc:	d04e      	beq.n	800166c <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015ce:	4d45      	ldr	r5, [pc, #276]	; (80016e4 <HAL_GPIO_Init+0x1a8>)
 80015d0:	4f44      	ldr	r7, [pc, #272]	; (80016e4 <HAL_GPIO_Init+0x1a8>)
 80015d2:	69ad      	ldr	r5, [r5, #24]
 80015d4:	f026 0803 	bic.w	r8, r6, #3
 80015d8:	f045 0501 	orr.w	r5, r5, #1
 80015dc:	61bd      	str	r5, [r7, #24]
 80015de:	69bd      	ldr	r5, [r7, #24]
 80015e0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80015e4:	f005 0501 	and.w	r5, r5, #1
 80015e8:	9501      	str	r5, [sp, #4]
 80015ea:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ee:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015f2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015f4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80015f8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015fc:	fa09 f90b 	lsl.w	r9, r9, fp
 8001600:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001604:	4d38      	ldr	r5, [pc, #224]	; (80016e8 <HAL_GPIO_Init+0x1ac>)
 8001606:	42a8      	cmp	r0, r5
 8001608:	d063      	beq.n	80016d2 <HAL_GPIO_Init+0x196>
 800160a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800160e:	42a8      	cmp	r0, r5
 8001610:	d061      	beq.n	80016d6 <HAL_GPIO_Init+0x19a>
 8001612:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001616:	42a8      	cmp	r0, r5
 8001618:	d05f      	beq.n	80016da <HAL_GPIO_Init+0x19e>
 800161a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800161e:	42a8      	cmp	r0, r5
 8001620:	bf0c      	ite	eq
 8001622:	2503      	moveq	r5, #3
 8001624:	2504      	movne	r5, #4
 8001626:	fa05 f50b 	lsl.w	r5, r5, fp
 800162a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800162e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001632:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001634:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001638:	bf14      	ite	ne
 800163a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800163c:	4395      	biceq	r5, r2
 800163e:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001640:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001642:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001646:	bf14      	ite	ne
 8001648:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800164a:	4395      	biceq	r5, r2
 800164c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800164e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001650:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001654:	bf14      	ite	ne
 8001656:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001658:	4395      	biceq	r5, r2
 800165a:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800165c:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800165e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001662:	bf14      	ite	ne
 8001664:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001666:	ea25 0202 	biceq.w	r2, r5, r2
 800166a:	60da      	str	r2, [r3, #12]
	position++;
 800166c:	3601      	adds	r6, #1
 800166e:	e76e      	b.n	800154e <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8001670:	2d03      	cmp	r5, #3
 8001672:	d022      	beq.n	80016ba <HAL_GPIO_Init+0x17e>
 8001674:	2d11      	cmp	r5, #17
 8001676:	d189      	bne.n	800158c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001678:	68cc      	ldr	r4, [r1, #12]
 800167a:	3404      	adds	r4, #4
          break;
 800167c:	e786      	b.n	800158c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800167e:	4f1b      	ldr	r7, [pc, #108]	; (80016ec <HAL_GPIO_Init+0x1b0>)
 8001680:	42bd      	cmp	r5, r7
 8001682:	d009      	beq.n	8001698 <HAL_GPIO_Init+0x15c>
 8001684:	d812      	bhi.n	80016ac <HAL_GPIO_Init+0x170>
 8001686:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80016f8 <HAL_GPIO_Init+0x1bc>
 800168a:	454d      	cmp	r5, r9
 800168c:	d004      	beq.n	8001698 <HAL_GPIO_Init+0x15c>
 800168e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001692:	454d      	cmp	r5, r9
 8001694:	f47f af7a 	bne.w	800158c <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001698:	688c      	ldr	r4, [r1, #8]
 800169a:	b1c4      	cbz	r4, 80016ce <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800169c:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800169e:	bf0c      	ite	eq
 80016a0:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80016a4:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016a8:	2408      	movs	r4, #8
 80016aa:	e76f      	b.n	800158c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80016ac:	4575      	cmp	r5, lr
 80016ae:	d0f3      	beq.n	8001698 <HAL_GPIO_Init+0x15c>
 80016b0:	4565      	cmp	r5, ip
 80016b2:	d0f1      	beq.n	8001698 <HAL_GPIO_Init+0x15c>
 80016b4:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80016fc <HAL_GPIO_Init+0x1c0>
 80016b8:	e7eb      	b.n	8001692 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016ba:	2400      	movs	r4, #0
 80016bc:	e766      	b.n	800158c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016be:	68cc      	ldr	r4, [r1, #12]
          break;
 80016c0:	e764      	b.n	800158c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016c2:	68cc      	ldr	r4, [r1, #12]
 80016c4:	3408      	adds	r4, #8
          break;
 80016c6:	e761      	b.n	800158c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016c8:	68cc      	ldr	r4, [r1, #12]
 80016ca:	340c      	adds	r4, #12
          break;
 80016cc:	e75e      	b.n	800158c <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016ce:	2404      	movs	r4, #4
 80016d0:	e75c      	b.n	800158c <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016d2:	2500      	movs	r5, #0
 80016d4:	e7a7      	b.n	8001626 <HAL_GPIO_Init+0xea>
 80016d6:	2501      	movs	r5, #1
 80016d8:	e7a5      	b.n	8001626 <HAL_GPIO_Init+0xea>
 80016da:	2502      	movs	r5, #2
 80016dc:	e7a3      	b.n	8001626 <HAL_GPIO_Init+0xea>
 80016de:	bf00      	nop
 80016e0:	40010400 	.word	0x40010400
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40010800 	.word	0x40010800
 80016ec:	10210000 	.word	0x10210000
 80016f0:	10310000 	.word	0x10310000
 80016f4:	10320000 	.word	0x10320000
 80016f8:	10110000 	.word	0x10110000
 80016fc:	10220000 	.word	0x10220000

08001700 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001700:	6883      	ldr	r3, [r0, #8]
 8001702:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001704:	bf14      	ite	ne
 8001706:	2001      	movne	r0, #1
 8001708:	2000      	moveq	r0, #0
 800170a:	4770      	bx	lr

0800170c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800170c:	b10a      	cbz	r2, 8001712 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800170e:	6101      	str	r1, [r0, #16]
 8001710:	4770      	bx	lr
 8001712:	0409      	lsls	r1, r1, #16
 8001714:	e7fb      	b.n	800170e <HAL_GPIO_WritePin+0x2>

08001716 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001716:	4770      	bx	lr

08001718 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001718:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800171a:	4b04      	ldr	r3, [pc, #16]	; (800172c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800171c:	6959      	ldr	r1, [r3, #20]
 800171e:	4201      	tst	r1, r0
 8001720:	d002      	beq.n	8001728 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001722:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001724:	f7ff fff7 	bl	8001716 <HAL_GPIO_EXTI_Callback>
 8001728:	bd08      	pop	{r3, pc}
 800172a:	bf00      	nop
 800172c:	40010400 	.word	0x40010400

08001730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001730:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001734:	4605      	mov	r5, r0
 8001736:	b908      	cbnz	r0, 800173c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001738:	2001      	movs	r0, #1
 800173a:	e03c      	b.n	80017b6 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800173c:	6803      	ldr	r3, [r0, #0]
 800173e:	07db      	lsls	r3, r3, #31
 8001740:	d410      	bmi.n	8001764 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001742:	682b      	ldr	r3, [r5, #0]
 8001744:	079f      	lsls	r7, r3, #30
 8001746:	d45d      	bmi.n	8001804 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001748:	682b      	ldr	r3, [r5, #0]
 800174a:	0719      	lsls	r1, r3, #28
 800174c:	f100 8094 	bmi.w	8001878 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001750:	682b      	ldr	r3, [r5, #0]
 8001752:	075a      	lsls	r2, r3, #29
 8001754:	f100 80be 	bmi.w	80018d4 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001758:	69e8      	ldr	r0, [r5, #28]
 800175a:	2800      	cmp	r0, #0
 800175c:	f040 812c 	bne.w	80019b8 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001760:	2000      	movs	r0, #0
 8001762:	e028      	b.n	80017b6 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001764:	4c8f      	ldr	r4, [pc, #572]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001766:	6863      	ldr	r3, [r4, #4]
 8001768:	f003 030c 	and.w	r3, r3, #12
 800176c:	2b04      	cmp	r3, #4
 800176e:	d007      	beq.n	8001780 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001770:	6863      	ldr	r3, [r4, #4]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b08      	cmp	r3, #8
 8001778:	d109      	bne.n	800178e <HAL_RCC_OscConfig+0x5e>
 800177a:	6863      	ldr	r3, [r4, #4]
 800177c:	03de      	lsls	r6, r3, #15
 800177e:	d506      	bpl.n	800178e <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001780:	6823      	ldr	r3, [r4, #0]
 8001782:	039c      	lsls	r4, r3, #14
 8001784:	d5dd      	bpl.n	8001742 <HAL_RCC_OscConfig+0x12>
 8001786:	686b      	ldr	r3, [r5, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1da      	bne.n	8001742 <HAL_RCC_OscConfig+0x12>
 800178c:	e7d4      	b.n	8001738 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800178e:	686b      	ldr	r3, [r5, #4]
 8001790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001794:	d112      	bne.n	80017bc <HAL_RCC_OscConfig+0x8c>
 8001796:	6823      	ldr	r3, [r4, #0]
 8001798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800179c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800179e:	f7ff fe03 	bl	80013a8 <HAL_GetTick>
 80017a2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a4:	6823      	ldr	r3, [r4, #0]
 80017a6:	0398      	lsls	r0, r3, #14
 80017a8:	d4cb      	bmi.n	8001742 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017aa:	f7ff fdfd 	bl	80013a8 <HAL_GetTick>
 80017ae:	1b80      	subs	r0, r0, r6
 80017b0:	2864      	cmp	r0, #100	; 0x64
 80017b2:	d9f7      	bls.n	80017a4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80017b4:	2003      	movs	r0, #3
}
 80017b6:	b002      	add	sp, #8
 80017b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017bc:	b99b      	cbnz	r3, 80017e6 <HAL_RCC_OscConfig+0xb6>
 80017be:	6823      	ldr	r3, [r4, #0]
 80017c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c4:	6023      	str	r3, [r4, #0]
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017cc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017ce:	f7ff fdeb 	bl	80013a8 <HAL_GetTick>
 80017d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017d4:	6823      	ldr	r3, [r4, #0]
 80017d6:	0399      	lsls	r1, r3, #14
 80017d8:	d5b3      	bpl.n	8001742 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017da:	f7ff fde5 	bl	80013a8 <HAL_GetTick>
 80017de:	1b80      	subs	r0, r0, r6
 80017e0:	2864      	cmp	r0, #100	; 0x64
 80017e2:	d9f7      	bls.n	80017d4 <HAL_RCC_OscConfig+0xa4>
 80017e4:	e7e6      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	d103      	bne.n	80017f6 <HAL_RCC_OscConfig+0xc6>
 80017ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017f2:	6023      	str	r3, [r4, #0]
 80017f4:	e7cf      	b.n	8001796 <HAL_RCC_OscConfig+0x66>
 80017f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017fa:	6023      	str	r3, [r4, #0]
 80017fc:	6823      	ldr	r3, [r4, #0]
 80017fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001802:	e7cb      	b.n	800179c <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001804:	4c67      	ldr	r4, [pc, #412]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001806:	6863      	ldr	r3, [r4, #4]
 8001808:	f013 0f0c 	tst.w	r3, #12
 800180c:	d007      	beq.n	800181e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800180e:	6863      	ldr	r3, [r4, #4]
 8001810:	f003 030c 	and.w	r3, r3, #12
 8001814:	2b08      	cmp	r3, #8
 8001816:	d110      	bne.n	800183a <HAL_RCC_OscConfig+0x10a>
 8001818:	6863      	ldr	r3, [r4, #4]
 800181a:	03da      	lsls	r2, r3, #15
 800181c:	d40d      	bmi.n	800183a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181e:	6823      	ldr	r3, [r4, #0]
 8001820:	079b      	lsls	r3, r3, #30
 8001822:	d502      	bpl.n	800182a <HAL_RCC_OscConfig+0xfa>
 8001824:	692b      	ldr	r3, [r5, #16]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d186      	bne.n	8001738 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182a:	6823      	ldr	r3, [r4, #0]
 800182c:	696a      	ldr	r2, [r5, #20]
 800182e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001832:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001836:	6023      	str	r3, [r4, #0]
 8001838:	e786      	b.n	8001748 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800183a:	692a      	ldr	r2, [r5, #16]
 800183c:	4b5a      	ldr	r3, [pc, #360]	; (80019a8 <HAL_RCC_OscConfig+0x278>)
 800183e:	b16a      	cbz	r2, 800185c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001844:	f7ff fdb0 	bl	80013a8 <HAL_GetTick>
 8001848:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184a:	6823      	ldr	r3, [r4, #0]
 800184c:	079f      	lsls	r7, r3, #30
 800184e:	d4ec      	bmi.n	800182a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001850:	f7ff fdaa 	bl	80013a8 <HAL_GetTick>
 8001854:	1b80      	subs	r0, r0, r6
 8001856:	2802      	cmp	r0, #2
 8001858:	d9f7      	bls.n	800184a <HAL_RCC_OscConfig+0x11a>
 800185a:	e7ab      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 800185c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800185e:	f7ff fda3 	bl	80013a8 <HAL_GetTick>
 8001862:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001864:	6823      	ldr	r3, [r4, #0]
 8001866:	0798      	lsls	r0, r3, #30
 8001868:	f57f af6e 	bpl.w	8001748 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800186c:	f7ff fd9c 	bl	80013a8 <HAL_GetTick>
 8001870:	1b80      	subs	r0, r0, r6
 8001872:	2802      	cmp	r0, #2
 8001874:	d9f6      	bls.n	8001864 <HAL_RCC_OscConfig+0x134>
 8001876:	e79d      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001878:	69aa      	ldr	r2, [r5, #24]
 800187a:	4c4a      	ldr	r4, [pc, #296]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 800187c:	4b4b      	ldr	r3, [pc, #300]	; (80019ac <HAL_RCC_OscConfig+0x27c>)
 800187e:	b1da      	cbz	r2, 80018b8 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001880:	2201      	movs	r2, #1
 8001882:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001884:	f7ff fd90 	bl	80013a8 <HAL_GetTick>
 8001888:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800188a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800188c:	079b      	lsls	r3, r3, #30
 800188e:	d50d      	bpl.n	80018ac <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001890:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001894:	4b46      	ldr	r3, [pc, #280]	; (80019b0 <HAL_RCC_OscConfig+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	fbb3 f3f2 	udiv	r3, r3, r2
 800189c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800189e:	bf00      	nop
  }
  while (Delay --);
 80018a0:	9b01      	ldr	r3, [sp, #4]
 80018a2:	1e5a      	subs	r2, r3, #1
 80018a4:	9201      	str	r2, [sp, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f9      	bne.n	800189e <HAL_RCC_OscConfig+0x16e>
 80018aa:	e751      	b.n	8001750 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ac:	f7ff fd7c 	bl	80013a8 <HAL_GetTick>
 80018b0:	1b80      	subs	r0, r0, r6
 80018b2:	2802      	cmp	r0, #2
 80018b4:	d9e9      	bls.n	800188a <HAL_RCC_OscConfig+0x15a>
 80018b6:	e77d      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80018b8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018ba:	f7ff fd75 	bl	80013a8 <HAL_GetTick>
 80018be:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018c2:	079f      	lsls	r7, r3, #30
 80018c4:	f57f af44 	bpl.w	8001750 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c8:	f7ff fd6e 	bl	80013a8 <HAL_GetTick>
 80018cc:	1b80      	subs	r0, r0, r6
 80018ce:	2802      	cmp	r0, #2
 80018d0:	d9f6      	bls.n	80018c0 <HAL_RCC_OscConfig+0x190>
 80018d2:	e76f      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018d4:	4c33      	ldr	r4, [pc, #204]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80018d6:	69e3      	ldr	r3, [r4, #28]
 80018d8:	00d8      	lsls	r0, r3, #3
 80018da:	d424      	bmi.n	8001926 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80018dc:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80018de:	69e3      	ldr	r3, [r4, #28]
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e4:	61e3      	str	r3, [r4, #28]
 80018e6:	69e3      	ldr	r3, [r4, #28]
 80018e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f0:	4e30      	ldr	r6, [pc, #192]	; (80019b4 <HAL_RCC_OscConfig+0x284>)
 80018f2:	6833      	ldr	r3, [r6, #0]
 80018f4:	05d9      	lsls	r1, r3, #23
 80018f6:	d518      	bpl.n	800192a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f8:	68eb      	ldr	r3, [r5, #12]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d126      	bne.n	800194c <HAL_RCC_OscConfig+0x21c>
 80018fe:	6a23      	ldr	r3, [r4, #32]
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001906:	f7ff fd4f 	bl	80013a8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800190a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800190e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001910:	6a23      	ldr	r3, [r4, #32]
 8001912:	079b      	lsls	r3, r3, #30
 8001914:	d53f      	bpl.n	8001996 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001916:	2f00      	cmp	r7, #0
 8001918:	f43f af1e 	beq.w	8001758 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800191c:	69e3      	ldr	r3, [r4, #28]
 800191e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001922:	61e3      	str	r3, [r4, #28]
 8001924:	e718      	b.n	8001758 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001926:	2700      	movs	r7, #0
 8001928:	e7e2      	b.n	80018f0 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800192a:	6833      	ldr	r3, [r6, #0]
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001932:	f7ff fd39 	bl	80013a8 <HAL_GetTick>
 8001936:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	6833      	ldr	r3, [r6, #0]
 800193a:	05da      	lsls	r2, r3, #23
 800193c:	d4dc      	bmi.n	80018f8 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193e:	f7ff fd33 	bl	80013a8 <HAL_GetTick>
 8001942:	eba0 0008 	sub.w	r0, r0, r8
 8001946:	2864      	cmp	r0, #100	; 0x64
 8001948:	d9f6      	bls.n	8001938 <HAL_RCC_OscConfig+0x208>
 800194a:	e733      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800194c:	b9ab      	cbnz	r3, 800197a <HAL_RCC_OscConfig+0x24a>
 800194e:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001950:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001954:	f023 0301 	bic.w	r3, r3, #1
 8001958:	6223      	str	r3, [r4, #32]
 800195a:	6a23      	ldr	r3, [r4, #32]
 800195c:	f023 0304 	bic.w	r3, r3, #4
 8001960:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001962:	f7ff fd21 	bl	80013a8 <HAL_GetTick>
 8001966:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001968:	6a23      	ldr	r3, [r4, #32]
 800196a:	0798      	lsls	r0, r3, #30
 800196c:	d5d3      	bpl.n	8001916 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f7ff fd1b 	bl	80013a8 <HAL_GetTick>
 8001972:	1b80      	subs	r0, r0, r6
 8001974:	4540      	cmp	r0, r8
 8001976:	d9f7      	bls.n	8001968 <HAL_RCC_OscConfig+0x238>
 8001978:	e71c      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800197a:	2b05      	cmp	r3, #5
 800197c:	6a23      	ldr	r3, [r4, #32]
 800197e:	d103      	bne.n	8001988 <HAL_RCC_OscConfig+0x258>
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6223      	str	r3, [r4, #32]
 8001986:	e7ba      	b.n	80018fe <HAL_RCC_OscConfig+0x1ce>
 8001988:	f023 0301 	bic.w	r3, r3, #1
 800198c:	6223      	str	r3, [r4, #32]
 800198e:	6a23      	ldr	r3, [r4, #32]
 8001990:	f023 0304 	bic.w	r3, r3, #4
 8001994:	e7b6      	b.n	8001904 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7ff fd07 	bl	80013a8 <HAL_GetTick>
 800199a:	eba0 0008 	sub.w	r0, r0, r8
 800199e:	42b0      	cmp	r0, r6
 80019a0:	d9b6      	bls.n	8001910 <HAL_RCC_OscConfig+0x1e0>
 80019a2:	e707      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
 80019a4:	40021000 	.word	0x40021000
 80019a8:	42420000 	.word	0x42420000
 80019ac:	42420480 	.word	0x42420480
 80019b0:	20000020 	.word	0x20000020
 80019b4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_RCC_OscConfig+0x334>)
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	461c      	mov	r4, r3
 80019be:	f002 020c 	and.w	r2, r2, #12
 80019c2:	2a08      	cmp	r2, #8
 80019c4:	d03d      	beq.n	8001a42 <HAL_RCC_OscConfig+0x312>
 80019c6:	2300      	movs	r3, #0
 80019c8:	4e27      	ldr	r6, [pc, #156]	; (8001a68 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ca:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80019cc:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ce:	d12b      	bne.n	8001a28 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80019d0:	f7ff fcea 	bl	80013a8 <HAL_GetTick>
 80019d4:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	0199      	lsls	r1, r3, #6
 80019da:	d41f      	bmi.n	8001a1c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019dc:	6a2b      	ldr	r3, [r5, #32]
 80019de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e2:	d105      	bne.n	80019f0 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019e4:	6862      	ldr	r2, [r4, #4]
 80019e6:	68a9      	ldr	r1, [r5, #8]
 80019e8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80019ec:	430a      	orrs	r2, r1
 80019ee:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80019f2:	6862      	ldr	r2, [r4, #4]
 80019f4:	430b      	orrs	r3, r1
 80019f6:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80019fa:	4313      	orrs	r3, r2
 80019fc:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80019fe:	2301      	movs	r3, #1
 8001a00:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001a02:	f7ff fcd1 	bl	80013a8 <HAL_GetTick>
 8001a06:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a08:	6823      	ldr	r3, [r4, #0]
 8001a0a:	019a      	lsls	r2, r3, #6
 8001a0c:	f53f aea8 	bmi.w	8001760 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a10:	f7ff fcca 	bl	80013a8 <HAL_GetTick>
 8001a14:	1b40      	subs	r0, r0, r5
 8001a16:	2802      	cmp	r0, #2
 8001a18:	d9f6      	bls.n	8001a08 <HAL_RCC_OscConfig+0x2d8>
 8001a1a:	e6cb      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1c:	f7ff fcc4 	bl	80013a8 <HAL_GetTick>
 8001a20:	1bc0      	subs	r0, r0, r7
 8001a22:	2802      	cmp	r0, #2
 8001a24:	d9d7      	bls.n	80019d6 <HAL_RCC_OscConfig+0x2a6>
 8001a26:	e6c5      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001a28:	f7ff fcbe 	bl	80013a8 <HAL_GetTick>
 8001a2c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	019b      	lsls	r3, r3, #6
 8001a32:	f57f ae95 	bpl.w	8001760 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a36:	f7ff fcb7 	bl	80013a8 <HAL_GetTick>
 8001a3a:	1b40      	subs	r0, r0, r5
 8001a3c:	2802      	cmp	r0, #2
 8001a3e:	d9f6      	bls.n	8001a2e <HAL_RCC_OscConfig+0x2fe>
 8001a40:	e6b8      	b.n	80017b4 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a42:	2801      	cmp	r0, #1
 8001a44:	f43f aeb7 	beq.w	80017b6 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001a48:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a4a:	6a2b      	ldr	r3, [r5, #32]
 8001a4c:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001a50:	429a      	cmp	r2, r3
 8001a52:	f47f ae71 	bne.w	8001738 <HAL_RCC_OscConfig+0x8>
 8001a56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a58:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001a5c:	1ac0      	subs	r0, r0, r3
 8001a5e:	bf18      	it	ne
 8001a60:	2001      	movne	r0, #1
 8001a62:	e6a8      	b.n	80017b6 <HAL_RCC_OscConfig+0x86>
 8001a64:	40021000 	.word	0x40021000
 8001a68:	42420060 	.word	0x42420060

08001a6c <HAL_RCC_GetSysClockFreq>:
{
 8001a6c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a6e:	4b19      	ldr	r3, [pc, #100]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001a70:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a72:	ac02      	add	r4, sp, #8
 8001a74:	f103 0510 	add.w	r5, r3, #16
 8001a78:	4622      	mov	r2, r4
 8001a7a:	6818      	ldr	r0, [r3, #0]
 8001a7c:	6859      	ldr	r1, [r3, #4]
 8001a7e:	3308      	adds	r3, #8
 8001a80:	c203      	stmia	r2!, {r0, r1}
 8001a82:	42ab      	cmp	r3, r5
 8001a84:	4614      	mov	r4, r2
 8001a86:	d1f7      	bne.n	8001a78 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a88:	2301      	movs	r3, #1
 8001a8a:	f88d 3004 	strb.w	r3, [sp, #4]
 8001a8e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001a90:	4911      	ldr	r1, [pc, #68]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a92:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001a96:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001a98:	f003 020c 	and.w	r2, r3, #12
 8001a9c:	2a08      	cmp	r2, #8
 8001a9e:	d117      	bne.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001aa0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001aa4:	a806      	add	r0, sp, #24
 8001aa6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001aa8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001aaa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001aae:	d50c      	bpl.n	8001aca <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ab0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ab2:	480a      	ldr	r0, [pc, #40]	; (8001adc <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ab4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ab8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001aba:	aa06      	add	r2, sp, #24
 8001abc:	4413      	add	r3, r2
 8001abe:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ac2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001ac6:	b007      	add	sp, #28
 8001ac8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001aca:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x74>)
 8001acc:	4350      	muls	r0, r2
 8001ace:	e7fa      	b.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001ad2:	e7f8      	b.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x5a>
 8001ad4:	08002d98 	.word	0x08002d98
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	007a1200 	.word	0x007a1200
 8001ae0:	003d0900 	.word	0x003d0900

08001ae4 <HAL_RCC_ClockConfig>:
{
 8001ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ae8:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001aea:	4604      	mov	r4, r0
 8001aec:	b910      	cbnz	r0, 8001af4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001aee:	2001      	movs	r0, #1
 8001af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001af4:	4a45      	ldr	r2, [pc, #276]	; (8001c0c <HAL_RCC_ClockConfig+0x128>)
 8001af6:	6813      	ldr	r3, [r2, #0]
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	428b      	cmp	r3, r1
 8001afe:	d329      	bcc.n	8001b54 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b00:	6821      	ldr	r1, [r4, #0]
 8001b02:	078e      	lsls	r6, r1, #30
 8001b04:	d431      	bmi.n	8001b6a <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b06:	07ca      	lsls	r2, r1, #31
 8001b08:	d444      	bmi.n	8001b94 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b0a:	4a40      	ldr	r2, [pc, #256]	; (8001c0c <HAL_RCC_ClockConfig+0x128>)
 8001b0c:	6813      	ldr	r3, [r2, #0]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	429d      	cmp	r5, r3
 8001b14:	d367      	bcc.n	8001be6 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b16:	6822      	ldr	r2, [r4, #0]
 8001b18:	4d3d      	ldr	r5, [pc, #244]	; (8001c10 <HAL_RCC_ClockConfig+0x12c>)
 8001b1a:	f012 0f04 	tst.w	r2, #4
 8001b1e:	d16e      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b20:	0713      	lsls	r3, r2, #28
 8001b22:	d506      	bpl.n	8001b32 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b24:	686b      	ldr	r3, [r5, #4]
 8001b26:	6922      	ldr	r2, [r4, #16]
 8001b28:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001b2c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b30:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b32:	f7ff ff9b 	bl	8001a6c <HAL_RCC_GetSysClockFreq>
 8001b36:	686b      	ldr	r3, [r5, #4]
 8001b38:	4a36      	ldr	r2, [pc, #216]	; (8001c14 <HAL_RCC_ClockConfig+0x130>)
 8001b3a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001b3e:	5cd3      	ldrb	r3, [r2, r3]
 8001b40:	40d8      	lsrs	r0, r3
 8001b42:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <HAL_RCC_ClockConfig+0x134>)
 8001b44:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001b46:	4b35      	ldr	r3, [pc, #212]	; (8001c1c <HAL_RCC_ClockConfig+0x138>)
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	f7ff fbeb 	bl	8001324 <HAL_InitTick>
  return HAL_OK;
 8001b4e:	2000      	movs	r0, #0
 8001b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b54:	6813      	ldr	r3, [r2, #0]
 8001b56:	f023 0307 	bic.w	r3, r3, #7
 8001b5a:	430b      	orrs	r3, r1
 8001b5c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	6813      	ldr	r3, [r2, #0]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	4299      	cmp	r1, r3
 8001b66:	d1c2      	bne.n	8001aee <HAL_RCC_ClockConfig+0xa>
 8001b68:	e7ca      	b.n	8001b00 <HAL_RCC_ClockConfig+0x1c>
 8001b6a:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b6c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b70:	bf1e      	ittt	ne
 8001b72:	685a      	ldrne	r2, [r3, #4]
 8001b74:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001b78:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b7a:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b7c:	bf42      	ittt	mi
 8001b7e:	685a      	ldrmi	r2, [r3, #4]
 8001b80:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001b84:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	68a0      	ldr	r0, [r4, #8]
 8001b8a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001b8e:	4302      	orrs	r2, r0
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	e7b8      	b.n	8001b06 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b94:	6862      	ldr	r2, [r4, #4]
 8001b96:	4e1e      	ldr	r6, [pc, #120]	; (8001c10 <HAL_RCC_ClockConfig+0x12c>)
 8001b98:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b9c:	d11b      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	d0a4      	beq.n	8001aee <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba4:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001baa:	f023 0303 	bic.w	r3, r3, #3
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001bb2:	f7ff fbf9 	bl	80013a8 <HAL_GetTick>
 8001bb6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb8:	6873      	ldr	r3, [r6, #4]
 8001bba:	6862      	ldr	r2, [r4, #4]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001bc4:	d0a1      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc6:	f7ff fbef 	bl	80013a8 <HAL_GetTick>
 8001bca:	1bc0      	subs	r0, r0, r7
 8001bcc:	4540      	cmp	r0, r8
 8001bce:	d9f3      	bls.n	8001bb8 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001bd0:	2003      	movs	r0, #3
}
 8001bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bd6:	2a02      	cmp	r2, #2
 8001bd8:	d102      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001bde:	e7e0      	b.n	8001ba2 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be0:	f013 0f02 	tst.w	r3, #2
 8001be4:	e7dd      	b.n	8001ba2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be6:	6813      	ldr	r3, [r2, #0]
 8001be8:	f023 0307 	bic.w	r3, r3, #7
 8001bec:	432b      	orrs	r3, r5
 8001bee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf0:	6813      	ldr	r3, [r2, #0]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	429d      	cmp	r5, r3
 8001bf8:	f47f af79 	bne.w	8001aee <HAL_RCC_ClockConfig+0xa>
 8001bfc:	e78b      	b.n	8001b16 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bfe:	686b      	ldr	r3, [r5, #4]
 8001c00:	68e1      	ldr	r1, [r4, #12]
 8001c02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001c06:	430b      	orrs	r3, r1
 8001c08:	606b      	str	r3, [r5, #4]
 8001c0a:	e789      	b.n	8001b20 <HAL_RCC_ClockConfig+0x3c>
 8001c0c:	40022000 	.word	0x40022000
 8001c10:	40021000 	.word	0x40021000
 8001c14:	08002def 	.word	0x08002def
 8001c18:	20000020 	.word	0x20000020
 8001c1c:	20000028 	.word	0x20000028

08001c20 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001c22:	4a05      	ldr	r2, [pc, #20]	; (8001c38 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001c2a:	5cd3      	ldrb	r3, [r2, r3]
 8001c2c:	4a03      	ldr	r2, [pc, #12]	; (8001c3c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001c2e:	6810      	ldr	r0, [r2, #0]
}
 8001c30:	40d8      	lsrs	r0, r3
 8001c32:	4770      	bx	lr
 8001c34:	40021000 	.word	0x40021000
 8001c38:	08002dff 	.word	0x08002dff
 8001c3c:	20000020 	.word	0x20000020

08001c40 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001c42:	4a05      	ldr	r2, [pc, #20]	; (8001c58 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001c4a:	5cd3      	ldrb	r3, [r2, r3]
 8001c4c:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001c4e:	6810      	ldr	r0, [r2, #0]
}
 8001c50:	40d8      	lsrs	r0, r3
 8001c52:	4770      	bx	lr
 8001c54:	40021000 	.word	0x40021000
 8001c58:	08002dff 	.word	0x08002dff
 8001c5c:	20000020 	.word	0x20000020

08001c60 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c60:	6a03      	ldr	r3, [r0, #32]
{
 8001c62:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c64:	f023 0301 	bic.w	r3, r3, #1
 8001c68:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c6a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c6e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c72:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c76:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c78:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001c7a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001c7e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c80:	4d0a      	ldr	r5, [pc, #40]	; (8001cac <TIM_OC1_SetConfig+0x4c>)
 8001c82:	42a8      	cmp	r0, r5
 8001c84:	d10b      	bne.n	8001c9e <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001c86:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001c88:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001c8c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c8e:	698e      	ldr	r6, [r1, #24]
 8001c90:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001c92:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c96:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001c98:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c9c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c9e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ca0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ca2:	684a      	ldr	r2, [r1, #4]
 8001ca4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ca6:	6203      	str	r3, [r0, #32]
 8001ca8:	bd70      	pop	{r4, r5, r6, pc}
 8001caa:	bf00      	nop
 8001cac:	40012c00 	.word	0x40012c00

08001cb0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001cb0:	6a03      	ldr	r3, [r0, #32]
{
 8001cb2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001cb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cb8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cbc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cbe:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cc0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001cc2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001cc6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001cc8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001cca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001cce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001cd2:	4d0b      	ldr	r5, [pc, #44]	; (8001d00 <TIM_OC3_SetConfig+0x50>)
 8001cd4:	42a8      	cmp	r0, r5
 8001cd6:	d10d      	bne.n	8001cf4 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001cd8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001cda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001cde:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ce2:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001ce4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ce6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001cea:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001cec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001cf0:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cf4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001cf6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001cf8:	684a      	ldr	r2, [r1, #4]
 8001cfa:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cfc:	6203      	str	r3, [r0, #32]
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
 8001d00:	40012c00 	.word	0x40012c00

08001d04 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d04:	6a03      	ldr	r3, [r0, #32]
{
 8001d06:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d0c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d0e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d10:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d12:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d14:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001d16:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d1a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001d1e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001d20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001d24:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d28:	4d06      	ldr	r5, [pc, #24]	; (8001d44 <TIM_OC4_SetConfig+0x40>)
 8001d2a:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d2c:	bf02      	ittt	eq
 8001d2e:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001d30:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d34:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d38:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001d3a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001d3c:	684a      	ldr	r2, [r1, #4]
 8001d3e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d40:	6203      	str	r3, [r0, #32]
 8001d42:	bd30      	pop	{r4, r5, pc}
 8001d44:	40012c00 	.word	0x40012c00

08001d48 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d4e:	6803      	ldr	r3, [r0, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d56:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001d58:	bf1e      	ittt	ne
 8001d5a:	681a      	ldrne	r2, [r3, #0]
 8001d5c:	f042 0201 	orrne.w	r2, r2, #1
 8001d60:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001d62:	2301      	movs	r3, #1
 8001d64:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001d68:	2000      	movs	r0, #0
 8001d6a:	4770      	bx	lr

08001d6c <HAL_TIM_PWM_MspInit>:
 8001d6c:	4770      	bx	lr
	...

08001d70 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d70:	4a1a      	ldr	r2, [pc, #104]	; (8001ddc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001d72:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d74:	4290      	cmp	r0, r2
 8001d76:	d00a      	beq.n	8001d8e <TIM_Base_SetConfig+0x1e>
 8001d78:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001d7c:	d007      	beq.n	8001d8e <TIM_Base_SetConfig+0x1e>
 8001d7e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001d82:	4290      	cmp	r0, r2
 8001d84:	d003      	beq.n	8001d8e <TIM_Base_SetConfig+0x1e>
 8001d86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d8a:	4290      	cmp	r0, r2
 8001d8c:	d115      	bne.n	8001dba <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001d8e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001d94:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d96:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <TIM_Base_SetConfig+0x6c>)
 8001d98:	4290      	cmp	r0, r2
 8001d9a:	d00a      	beq.n	8001db2 <TIM_Base_SetConfig+0x42>
 8001d9c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001da0:	d007      	beq.n	8001db2 <TIM_Base_SetConfig+0x42>
 8001da2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001da6:	4290      	cmp	r0, r2
 8001da8:	d003      	beq.n	8001db2 <TIM_Base_SetConfig+0x42>
 8001daa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dae:	4290      	cmp	r0, r2
 8001db0:	d103      	bne.n	8001dba <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001db2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001db8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dba:	694a      	ldr	r2, [r1, #20]
 8001dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dc0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001dc2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dc4:	688b      	ldr	r3, [r1, #8]
 8001dc6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001dc8:	680b      	ldr	r3, [r1, #0]
 8001dca:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dcc:	4b03      	ldr	r3, [pc, #12]	; (8001ddc <TIM_Base_SetConfig+0x6c>)
 8001dce:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001dd0:	bf04      	itt	eq
 8001dd2:	690b      	ldreq	r3, [r1, #16]
 8001dd4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	6143      	str	r3, [r0, #20]
 8001dda:	4770      	bx	lr
 8001ddc:	40012c00 	.word	0x40012c00

08001de0 <HAL_TIM_Base_Init>:
{
 8001de0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001de2:	4604      	mov	r4, r0
 8001de4:	b1a0      	cbz	r0, 8001e10 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001de6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001dea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001dee:	b91b      	cbnz	r3, 8001df8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001df0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001df4:	f7ff f95c 	bl	80010b0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001df8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dfa:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001dfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e00:	1d21      	adds	r1, r4, #4
 8001e02:	f7ff ffb5 	bl	8001d70 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001e06:	2301      	movs	r3, #1
  return HAL_OK;
 8001e08:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001e0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e0e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e10:	2001      	movs	r0, #1
}
 8001e12:	bd10      	pop	{r4, pc}

08001e14 <HAL_TIM_PWM_Init>:
{
 8001e14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001e16:	4604      	mov	r4, r0
 8001e18:	b1a0      	cbz	r0, 8001e44 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e22:	b91b      	cbnz	r3, 8001e2c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001e28:	f7ff ffa0 	bl	8001d6c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e2c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e2e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001e30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e34:	1d21      	adds	r1, r4, #4
 8001e36:	f7ff ff9b 	bl	8001d70 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001e3a:	2301      	movs	r3, #1
  return HAL_OK;
 8001e3c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001e3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e44:	2001      	movs	r0, #1
}
 8001e46:	bd10      	pop	{r4, pc}

08001e48 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e48:	6a03      	ldr	r3, [r0, #32]
{
 8001e4a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e4c:	f023 0310 	bic.w	r3, r3, #16
 8001e50:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001e52:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001e54:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001e56:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e58:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e5a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e5e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001e62:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001e64:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001e68:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001e6c:	4d0b      	ldr	r5, [pc, #44]	; (8001e9c <TIM_OC2_SetConfig+0x54>)
 8001e6e:	42a8      	cmp	r0, r5
 8001e70:	d10d      	bne.n	8001e8e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e72:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e78:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e7c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001e7e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e80:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e84:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e8a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001e8e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001e90:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001e92:	684a      	ldr	r2, [r1, #4]
 8001e94:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001e96:	6203      	str	r3, [r0, #32]
 8001e98:	bd70      	pop	{r4, r5, r6, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40012c00 	.word	0x40012c00

08001ea0 <HAL_TIM_PWM_ConfigChannel>:
{
 8001ea0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001ea2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001ea6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	f04f 0002 	mov.w	r0, #2
 8001eae:	d025      	beq.n	8001efc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001eb0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001eb6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001eba:	2a0c      	cmp	r2, #12
 8001ebc:	d818      	bhi.n	8001ef0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001ebe:	e8df f002 	tbb	[pc, r2]
 8001ec2:	1707      	.short	0x1707
 8001ec4:	171e1717 	.word	0x171e1717
 8001ec8:	172f1717 	.word	0x172f1717
 8001ecc:	1717      	.short	0x1717
 8001ece:	40          	.byte	0x40
 8001ecf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ed0:	6820      	ldr	r0, [r4, #0]
 8001ed2:	f7ff fec5 	bl	8001c60 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ed6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ed8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001eda:	699a      	ldr	r2, [r3, #24]
 8001edc:	f042 0208 	orr.w	r2, r2, #8
 8001ee0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ee2:	699a      	ldr	r2, [r3, #24]
 8001ee4:	f022 0204 	bic.w	r2, r2, #4
 8001ee8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001eea:	699a      	ldr	r2, [r3, #24]
 8001eec:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001eee:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001ef0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001ef2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ef4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001ef8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001efc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001efe:	6820      	ldr	r0, [r4, #0]
 8001f00:	f7ff ffa2 	bl	8001e48 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f04:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f06:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f08:	699a      	ldr	r2, [r3, #24]
 8001f0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f10:	699a      	ldr	r2, [r3, #24]
 8001f12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f18:	699a      	ldr	r2, [r3, #24]
 8001f1a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f1e:	e7e6      	b.n	8001eee <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f20:	6820      	ldr	r0, [r4, #0]
 8001f22:	f7ff fec5 	bl	8001cb0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f26:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f28:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f2a:	69da      	ldr	r2, [r3, #28]
 8001f2c:	f042 0208 	orr.w	r2, r2, #8
 8001f30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f32:	69da      	ldr	r2, [r3, #28]
 8001f34:	f022 0204 	bic.w	r2, r2, #4
 8001f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f3a:	69da      	ldr	r2, [r3, #28]
 8001f3c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f3e:	61da      	str	r2, [r3, #28]
      break;
 8001f40:	e7d6      	b.n	8001ef0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f42:	6820      	ldr	r0, [r4, #0]
 8001f44:	f7ff fede 	bl	8001d04 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f48:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f4a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f4c:	69da      	ldr	r2, [r3, #28]
 8001f4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f52:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f5c:	69da      	ldr	r2, [r3, #28]
 8001f5e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f62:	e7ec      	b.n	8001f3e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f64:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f66:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f68:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f6a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f6e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001f72:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f74:	6083      	str	r3, [r0, #8]
 8001f76:	bd10      	pop	{r4, pc}

08001f78 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001f78:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001f7c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001f7e:	2b01      	cmp	r3, #1
{
 8001f80:	4604      	mov	r4, r0
 8001f82:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001f86:	d019      	beq.n	8001fbc <HAL_TIM_ConfigClockSource+0x44>
 8001f88:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001f8a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001f8e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001f90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001f94:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001f9e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001fa0:	680b      	ldr	r3, [r1, #0]
 8001fa2:	2b40      	cmp	r3, #64	; 0x40
 8001fa4:	d065      	beq.n	8002072 <HAL_TIM_ConfigClockSource+0xfa>
 8001fa6:	d815      	bhi.n	8001fd4 <HAL_TIM_ConfigClockSource+0x5c>
 8001fa8:	2b10      	cmp	r3, #16
 8001faa:	d00c      	beq.n	8001fc6 <HAL_TIM_ConfigClockSource+0x4e>
 8001fac:	d807      	bhi.n	8001fbe <HAL_TIM_ConfigClockSource+0x46>
 8001fae:	b153      	cbz	r3, 8001fc6 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001fb0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001fb2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001fb4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001fb8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001fbc:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001fbe:	2b20      	cmp	r3, #32
 8001fc0:	d001      	beq.n	8001fc6 <HAL_TIM_ConfigClockSource+0x4e>
 8001fc2:	2b30      	cmp	r3, #48	; 0x30
 8001fc4:	d1f4      	bne.n	8001fb0 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8001fc6:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fc8:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001fcc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	e01a      	b.n	800200a <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001fd4:	2b60      	cmp	r3, #96	; 0x60
 8001fd6:	d034      	beq.n	8002042 <HAL_TIM_ConfigClockSource+0xca>
 8001fd8:	d819      	bhi.n	800200e <HAL_TIM_ConfigClockSource+0x96>
 8001fda:	2b50      	cmp	r3, #80	; 0x50
 8001fdc:	d1e8      	bne.n	8001fb0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fde:	684a      	ldr	r2, [r1, #4]
 8001fe0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001fe2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fe4:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fe6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fea:	f025 0501 	bic.w	r5, r5, #1
 8001fee:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ff0:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001ff2:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ff4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ff8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001ffc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ffe:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002000:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002006:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800200a:	6083      	str	r3, [r0, #8]
 800200c:	e7d0      	b.n	8001fb0 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 800200e:	2b70      	cmp	r3, #112	; 0x70
 8002010:	d00c      	beq.n	800202c <HAL_TIM_ConfigClockSource+0xb4>
 8002012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002016:	d1cb      	bne.n	8001fb0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002018:	68cb      	ldr	r3, [r1, #12]
 800201a:	684a      	ldr	r2, [r1, #4]
 800201c:	6889      	ldr	r1, [r1, #8]
 800201e:	f7ff ffa1 	bl	8001f64 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002022:	6822      	ldr	r2, [r4, #0]
 8002024:	6893      	ldr	r3, [r2, #8]
 8002026:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800202a:	e008      	b.n	800203e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 800202c:	68cb      	ldr	r3, [r1, #12]
 800202e:	684a      	ldr	r2, [r1, #4]
 8002030:	6889      	ldr	r1, [r1, #8]
 8002032:	f7ff ff97 	bl	8001f64 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002036:	6822      	ldr	r2, [r4, #0]
 8002038:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800203a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800203e:	6093      	str	r3, [r2, #8]
      break;
 8002040:	e7b6      	b.n	8001fb0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002042:	684d      	ldr	r5, [r1, #4]
 8002044:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002046:	6a01      	ldr	r1, [r0, #32]
 8002048:	f021 0110 	bic.w	r1, r1, #16
 800204c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800204e:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002050:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002052:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002056:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800205a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800205e:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002062:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002064:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002066:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800206c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002070:	e7cb      	b.n	800200a <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002072:	684a      	ldr	r2, [r1, #4]
 8002074:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002076:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002078:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800207a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800207e:	f025 0501 	bic.w	r5, r5, #1
 8002082:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002084:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002086:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002088:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800208c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002090:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002092:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002094:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800209a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 800209e:	e7b4      	b.n	800200a <HAL_TIM_ConfigClockSource+0x92>

080020a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80020a0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80020a2:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020a4:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80020a6:	f001 011f 	and.w	r1, r1, #31
 80020aa:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80020ac:	ea23 0304 	bic.w	r3, r3, r4
 80020b0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80020b2:	6a03      	ldr	r3, [r0, #32]
 80020b4:	408a      	lsls	r2, r1
 80020b6:	431a      	orrs	r2, r3
 80020b8:	6202      	str	r2, [r0, #32]
 80020ba:	bd10      	pop	{r4, pc}

080020bc <HAL_TIM_PWM_Start>:
{
 80020bc:	b510      	push	{r4, lr}
 80020be:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80020c0:	2201      	movs	r2, #1
 80020c2:	6800      	ldr	r0, [r0, #0]
 80020c4:	f7ff ffec 	bl	80020a0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020c8:	6823      	ldr	r3, [r4, #0]
 80020ca:	4a09      	ldr	r2, [pc, #36]	; (80020f0 <HAL_TIM_PWM_Start+0x34>)
}
 80020cc:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020ce:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80020d0:	bf02      	ittt	eq
 80020d2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80020d4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80020d8:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020e0:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80020e2:	bf1e      	ittt	ne
 80020e4:	681a      	ldrne	r2, [r3, #0]
 80020e6:	f042 0201 	orrne.w	r2, r2, #1
 80020ea:	601a      	strne	r2, [r3, #0]
}
 80020ec:	bd10      	pop	{r4, pc}
 80020ee:	bf00      	nop
 80020f0:	40012c00 	.word	0x40012c00

080020f4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80020f8:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	f04f 0302 	mov.w	r3, #2
 8002100:	d014      	beq.n	800212c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002102:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002104:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002108:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800210a:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800210c:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800210e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002110:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002114:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002118:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800211a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800211c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800211e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002120:	2301      	movs	r3, #1
 8002122:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002126:	2300      	movs	r3, #0
 8002128:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800212c:	4618      	mov	r0, r3

  return HAL_OK;
}
 800212e:	bd30      	pop	{r4, r5, pc}

08002130 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002130:	6803      	ldr	r3, [r0, #0]
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002138:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	f022 0201 	bic.w	r2, r2, #1
 8002140:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002142:	2320      	movs	r3, #32
 8002144:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002148:	4770      	bx	lr
	...

0800214c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800214c:	b538      	push	{r3, r4, r5, lr}
 800214e:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002150:	6803      	ldr	r3, [r0, #0]
 8002152:	68c1      	ldr	r1, [r0, #12]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	2419      	movs	r4, #25
 8002158:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800215c:	430a      	orrs	r2, r1
 800215e:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002160:	6882      	ldr	r2, [r0, #8]
 8002162:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002164:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002166:	4302      	orrs	r2, r0
 8002168:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 800216a:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800216e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002172:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002174:	430a      	orrs	r2, r1
 8002176:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	69a9      	ldr	r1, [r5, #24]
 800217c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002180:	430a      	orrs	r2, r1
 8002182:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002184:	4a0d      	ldr	r2, [pc, #52]	; (80021bc <UART_SetConfig+0x70>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d114      	bne.n	80021b4 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800218a:	f7ff fd59 	bl	8001c40 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800218e:	4360      	muls	r0, r4
 8002190:	686c      	ldr	r4, [r5, #4]
 8002192:	2264      	movs	r2, #100	; 0x64
 8002194:	00a4      	lsls	r4, r4, #2
 8002196:	fbb0 f0f4 	udiv	r0, r0, r4
 800219a:	fbb0 f4f2 	udiv	r4, r0, r2
 800219e:	fb02 0314 	mls	r3, r2, r4, r0
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	3332      	adds	r3, #50	; 0x32
 80021a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80021aa:	6829      	ldr	r1, [r5, #0]
 80021ac:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80021b0:	608b      	str	r3, [r1, #8]
 80021b2:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80021b4:	f7ff fd34 	bl	8001c20 <HAL_RCC_GetPCLK1Freq>
 80021b8:	e7e9      	b.n	800218e <UART_SetConfig+0x42>
 80021ba:	bf00      	nop
 80021bc:	40013800 	.word	0x40013800

080021c0 <HAL_UART_Init>:
{
 80021c0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80021c2:	4604      	mov	r4, r0
 80021c4:	b340      	cbz	r0, 8002218 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80021c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80021ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021ce:	b91b      	cbnz	r3, 80021d8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80021d0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80021d4:	f7ff f83c 	bl	8001250 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80021d8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80021da:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80021dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80021e0:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80021e2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80021e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021e8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80021ea:	f7ff ffaf 	bl	800214c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ee:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f0:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021fa:	695a      	ldr	r2, [r3, #20]
 80021fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002200:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002208:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800220a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800220e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002212:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002216:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002218:	2001      	movs	r0, #1
}
 800221a:	bd10      	pop	{r4, pc}

0800221c <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800221c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002220:	2b20      	cmp	r3, #32
 8002222:	d118      	bne.n	8002256 <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8002224:	b1a9      	cbz	r1, 8002252 <HAL_UART_Transmit_IT+0x36>
 8002226:	b1a2      	cbz	r2, 8002252 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8002228:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800222c:	2b01      	cmp	r3, #1
 800222e:	d012      	beq.n	8002256 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8002230:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 8002232:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002234:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002236:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 8002238:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800223a:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800223c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800223e:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002242:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8002244:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002248:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800224c:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800224e:	4618      	mov	r0, r3
 8002250:	4770      	bx	lr
      return HAL_ERROR;
 8002252:	2001      	movs	r0, #1
 8002254:	4770      	bx	lr
    return HAL_BUSY;
 8002256:	2002      	movs	r0, #2
}
 8002258:	4770      	bx	lr

0800225a <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800225a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800225e:	2b20      	cmp	r3, #32
 8002260:	d120      	bne.n	80022a4 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002262:	b1e9      	cbz	r1, 80022a0 <HAL_UART_Receive_IT+0x46>
 8002264:	b1e2      	cbz	r2, 80022a0 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002266:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800226a:	2b01      	cmp	r3, #1
 800226c:	d01a      	beq.n	80022a4 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 800226e:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002270:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002272:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002274:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002276:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002278:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800227c:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800227e:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002280:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002282:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002286:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800228a:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800228c:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 800228e:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002290:	f041 0101 	orr.w	r1, r1, #1
 8002294:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002296:	68d1      	ldr	r1, [r2, #12]
 8002298:	f041 0120 	orr.w	r1, r1, #32
 800229c:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 800229e:	4770      	bx	lr
      return HAL_ERROR;
 80022a0:	2001      	movs	r0, #1
 80022a2:	4770      	bx	lr
    return HAL_BUSY;
 80022a4:	2002      	movs	r0, #2
}
 80022a6:	4770      	bx	lr

080022a8 <HAL_UART_TxCpltCallback>:
 80022a8:	4770      	bx	lr

080022aa <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80022aa:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80022ae:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80022b0:	2b22      	cmp	r3, #34	; 0x22
 80022b2:	d136      	bne.n	8002322 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022b4:	6883      	ldr	r3, [r0, #8]
 80022b6:	6901      	ldr	r1, [r0, #16]
 80022b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022bc:	6802      	ldr	r2, [r0, #0]
 80022be:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80022c0:	d123      	bne.n	800230a <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80022c2:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80022c4:	b9e9      	cbnz	r1, 8002302 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80022c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022ca:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80022ce:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80022d0:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80022d2:	3c01      	subs	r4, #1
 80022d4:	b2a4      	uxth	r4, r4
 80022d6:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80022d8:	b98c      	cbnz	r4, 80022fe <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80022da:	6803      	ldr	r3, [r0, #0]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	f022 0220 	bic.w	r2, r2, #32
 80022e2:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022ea:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	f022 0201 	bic.w	r2, r2, #1
 80022f2:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80022f4:	2320      	movs	r3, #32
 80022f6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80022fa:	f7fe fdaf 	bl	8000e5c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80022fe:	2000      	movs	r0, #0
}
 8002300:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	f823 2b01 	strh.w	r2, [r3], #1
 8002308:	e7e1      	b.n	80022ce <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 800230a:	b921      	cbnz	r1, 8002316 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800230c:	1c59      	adds	r1, r3, #1
 800230e:	6852      	ldr	r2, [r2, #4]
 8002310:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002312:	701a      	strb	r2, [r3, #0]
 8002314:	e7dc      	b.n	80022d0 <UART_Receive_IT+0x26>
 8002316:	6852      	ldr	r2, [r2, #4]
 8002318:	1c59      	adds	r1, r3, #1
 800231a:	6281      	str	r1, [r0, #40]	; 0x28
 800231c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002320:	e7f7      	b.n	8002312 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002322:	2002      	movs	r0, #2
 8002324:	bd10      	pop	{r4, pc}

08002326 <HAL_UART_ErrorCallback>:
 8002326:	4770      	bx	lr

08002328 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002328:	6803      	ldr	r3, [r0, #0]
{
 800232a:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800232c:	681a      	ldr	r2, [r3, #0]
{
 800232e:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002330:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002332:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002334:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8002336:	d107      	bne.n	8002348 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002338:	0696      	lsls	r6, r2, #26
 800233a:	d55a      	bpl.n	80023f2 <HAL_UART_IRQHandler+0xca>
 800233c:	068d      	lsls	r5, r1, #26
 800233e:	d558      	bpl.n	80023f2 <HAL_UART_IRQHandler+0xca>
}
 8002340:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002344:	f7ff bfb1 	b.w	80022aa <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002348:	f015 0501 	ands.w	r5, r5, #1
 800234c:	d102      	bne.n	8002354 <HAL_UART_IRQHandler+0x2c>
 800234e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002352:	d04e      	beq.n	80023f2 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002354:	07d3      	lsls	r3, r2, #31
 8002356:	d505      	bpl.n	8002364 <HAL_UART_IRQHandler+0x3c>
 8002358:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800235a:	bf42      	ittt	mi
 800235c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800235e:	f043 0301 	orrmi.w	r3, r3, #1
 8002362:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002364:	0750      	lsls	r0, r2, #29
 8002366:	d504      	bpl.n	8002372 <HAL_UART_IRQHandler+0x4a>
 8002368:	b11d      	cbz	r5, 8002372 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800236a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800236c:	f043 0302 	orr.w	r3, r3, #2
 8002370:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002372:	0793      	lsls	r3, r2, #30
 8002374:	d504      	bpl.n	8002380 <HAL_UART_IRQHandler+0x58>
 8002376:	b11d      	cbz	r5, 8002380 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002378:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800237a:	f043 0304 	orr.w	r3, r3, #4
 800237e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002380:	0716      	lsls	r6, r2, #28
 8002382:	d504      	bpl.n	800238e <HAL_UART_IRQHandler+0x66>
 8002384:	b11d      	cbz	r5, 800238e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002386:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002388:	f043 0308 	orr.w	r3, r3, #8
 800238c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800238e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002390:	2b00      	cmp	r3, #0
 8002392:	d066      	beq.n	8002462 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002394:	0695      	lsls	r5, r2, #26
 8002396:	d504      	bpl.n	80023a2 <HAL_UART_IRQHandler+0x7a>
 8002398:	0688      	lsls	r0, r1, #26
 800239a:	d502      	bpl.n	80023a2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800239c:	4620      	mov	r0, r4
 800239e:	f7ff ff84 	bl	80022aa <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023a2:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80023a4:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023a6:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023a8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80023aa:	0711      	lsls	r1, r2, #28
 80023ac:	d402      	bmi.n	80023b4 <HAL_UART_IRQHandler+0x8c>
 80023ae:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80023b2:	d01a      	beq.n	80023ea <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80023b4:	f7ff febc 	bl	8002130 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	695a      	ldr	r2, [r3, #20]
 80023bc:	0652      	lsls	r2, r2, #25
 80023be:	d510      	bpl.n	80023e2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023c0:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80023c2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023c8:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80023ca:	b150      	cbz	r0, 80023e2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80023cc:	4b25      	ldr	r3, [pc, #148]	; (8002464 <HAL_UART_IRQHandler+0x13c>)
 80023ce:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80023d0:	f7ff f86c 	bl	80014ac <HAL_DMA_Abort_IT>
 80023d4:	2800      	cmp	r0, #0
 80023d6:	d044      	beq.n	8002462 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80023d8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80023da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80023de:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80023e0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80023e2:	4620      	mov	r0, r4
 80023e4:	f7ff ff9f 	bl	8002326 <HAL_UART_ErrorCallback>
 80023e8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80023ea:	f7ff ff9c 	bl	8002326 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ee:	63e5      	str	r5, [r4, #60]	; 0x3c
 80023f0:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80023f2:	0616      	lsls	r6, r2, #24
 80023f4:	d527      	bpl.n	8002446 <HAL_UART_IRQHandler+0x11e>
 80023f6:	060d      	lsls	r5, r1, #24
 80023f8:	d525      	bpl.n	8002446 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023fa:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80023fe:	2a21      	cmp	r2, #33	; 0x21
 8002400:	d12f      	bne.n	8002462 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002402:	68a2      	ldr	r2, [r4, #8]
 8002404:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002408:	6a22      	ldr	r2, [r4, #32]
 800240a:	d117      	bne.n	800243c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800240c:	8811      	ldrh	r1, [r2, #0]
 800240e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002412:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002414:	6921      	ldr	r1, [r4, #16]
 8002416:	b979      	cbnz	r1, 8002438 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002418:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800241a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800241c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800241e:	3a01      	subs	r2, #1
 8002420:	b292      	uxth	r2, r2
 8002422:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002424:	b9ea      	cbnz	r2, 8002462 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002426:	68da      	ldr	r2, [r3, #12]
 8002428:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800242c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002438:	3201      	adds	r2, #1
 800243a:	e7ee      	b.n	800241a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800243c:	1c51      	adds	r1, r2, #1
 800243e:	6221      	str	r1, [r4, #32]
 8002440:	7812      	ldrb	r2, [r2, #0]
 8002442:	605a      	str	r2, [r3, #4]
 8002444:	e7ea      	b.n	800241c <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002446:	0650      	lsls	r0, r2, #25
 8002448:	d50b      	bpl.n	8002462 <HAL_UART_IRQHandler+0x13a>
 800244a:	064a      	lsls	r2, r1, #25
 800244c:	d509      	bpl.n	8002462 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800244e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002450:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002452:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002456:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002458:	2320      	movs	r3, #32
 800245a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800245e:	f7ff ff23 	bl	80022a8 <HAL_UART_TxCpltCallback>
 8002462:	bd70      	pop	{r4, r5, r6, pc}
 8002464:	08002469 	.word	0x08002469

08002468 <UART_DMAAbortOnError>:
{
 8002468:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800246a:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800246c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800246e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002470:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002472:	f7ff ff58 	bl	8002326 <HAL_UART_ErrorCallback>
 8002476:	bd08      	pop	{r3, pc}

08002478 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002478:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800247a:	e003      	b.n	8002484 <LoopCopyDataInit>

0800247c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800247e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002480:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002482:	3104      	adds	r1, #4

08002484 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002484:	480a      	ldr	r0, [pc, #40]	; (80024b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002488:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800248a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800248c:	d3f6      	bcc.n	800247c <CopyDataInit>
  ldr r2, =_sbss
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002490:	e002      	b.n	8002498 <LoopFillZerobss>

08002492 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002494:	f842 3b04 	str.w	r3, [r2], #4

08002498 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800249a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800249c:	d3f9      	bcc.n	8002492 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800249e:	f7fe fdab 	bl	8000ff8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024a2:	f000 f815 	bl	80024d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024a6:	f7fe fc27 	bl	8000cf8 <main>
  bx lr
 80024aa:	4770      	bx	lr
  ldr r3, =_sidata
 80024ac:	08002e44 	.word	0x08002e44
  ldr r0, =_sdata
 80024b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80024b4:	20000090 	.word	0x20000090
  ldr r2, =_sbss
 80024b8:	20000090 	.word	0x20000090
  ldr r3, = _ebss
 80024bc:	20000280 	.word	0x20000280

080024c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024c0:	e7fe      	b.n	80024c0 <ADC1_2_IRQHandler>
	...

080024c4 <__errno>:
 80024c4:	4b01      	ldr	r3, [pc, #4]	; (80024cc <__errno+0x8>)
 80024c6:	6818      	ldr	r0, [r3, #0]
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	2000002c 	.word	0x2000002c

080024d0 <__libc_init_array>:
 80024d0:	b570      	push	{r4, r5, r6, lr}
 80024d2:	2500      	movs	r5, #0
 80024d4:	4e0c      	ldr	r6, [pc, #48]	; (8002508 <__libc_init_array+0x38>)
 80024d6:	4c0d      	ldr	r4, [pc, #52]	; (800250c <__libc_init_array+0x3c>)
 80024d8:	1ba4      	subs	r4, r4, r6
 80024da:	10a4      	asrs	r4, r4, #2
 80024dc:	42a5      	cmp	r5, r4
 80024de:	d109      	bne.n	80024f4 <__libc_init_array+0x24>
 80024e0:	f000 fc4e 	bl	8002d80 <_init>
 80024e4:	2500      	movs	r5, #0
 80024e6:	4e0a      	ldr	r6, [pc, #40]	; (8002510 <__libc_init_array+0x40>)
 80024e8:	4c0a      	ldr	r4, [pc, #40]	; (8002514 <__libc_init_array+0x44>)
 80024ea:	1ba4      	subs	r4, r4, r6
 80024ec:	10a4      	asrs	r4, r4, #2
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	d105      	bne.n	80024fe <__libc_init_array+0x2e>
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
 80024f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024f8:	4798      	blx	r3
 80024fa:	3501      	adds	r5, #1
 80024fc:	e7ee      	b.n	80024dc <__libc_init_array+0xc>
 80024fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002502:	4798      	blx	r3
 8002504:	3501      	adds	r5, #1
 8002506:	e7f2      	b.n	80024ee <__libc_init_array+0x1e>
 8002508:	08002e3c 	.word	0x08002e3c
 800250c:	08002e3c 	.word	0x08002e3c
 8002510:	08002e3c 	.word	0x08002e3c
 8002514:	08002e40 	.word	0x08002e40

08002518 <memset>:
 8002518:	4603      	mov	r3, r0
 800251a:	4402      	add	r2, r0
 800251c:	4293      	cmp	r3, r2
 800251e:	d100      	bne.n	8002522 <memset+0xa>
 8002520:	4770      	bx	lr
 8002522:	f803 1b01 	strb.w	r1, [r3], #1
 8002526:	e7f9      	b.n	800251c <memset+0x4>

08002528 <siprintf>:
 8002528:	b40e      	push	{r1, r2, r3}
 800252a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800252e:	b500      	push	{lr}
 8002530:	b09c      	sub	sp, #112	; 0x70
 8002532:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002536:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800253a:	9104      	str	r1, [sp, #16]
 800253c:	9107      	str	r1, [sp, #28]
 800253e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002542:	ab1d      	add	r3, sp, #116	; 0x74
 8002544:	9002      	str	r0, [sp, #8]
 8002546:	9006      	str	r0, [sp, #24]
 8002548:	4808      	ldr	r0, [pc, #32]	; (800256c <siprintf+0x44>)
 800254a:	f853 2b04 	ldr.w	r2, [r3], #4
 800254e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002552:	6800      	ldr	r0, [r0, #0]
 8002554:	a902      	add	r1, sp, #8
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	f000 f866 	bl	8002628 <_svfiprintf_r>
 800255c:	2200      	movs	r2, #0
 800255e:	9b02      	ldr	r3, [sp, #8]
 8002560:	701a      	strb	r2, [r3, #0]
 8002562:	b01c      	add	sp, #112	; 0x70
 8002564:	f85d eb04 	ldr.w	lr, [sp], #4
 8002568:	b003      	add	sp, #12
 800256a:	4770      	bx	lr
 800256c:	2000002c 	.word	0x2000002c

08002570 <__ssputs_r>:
 8002570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002574:	688e      	ldr	r6, [r1, #8]
 8002576:	4682      	mov	sl, r0
 8002578:	429e      	cmp	r6, r3
 800257a:	460c      	mov	r4, r1
 800257c:	4691      	mov	r9, r2
 800257e:	4698      	mov	r8, r3
 8002580:	d835      	bhi.n	80025ee <__ssputs_r+0x7e>
 8002582:	898a      	ldrh	r2, [r1, #12]
 8002584:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002588:	d031      	beq.n	80025ee <__ssputs_r+0x7e>
 800258a:	2302      	movs	r3, #2
 800258c:	6825      	ldr	r5, [r4, #0]
 800258e:	6909      	ldr	r1, [r1, #16]
 8002590:	1a6f      	subs	r7, r5, r1
 8002592:	6965      	ldr	r5, [r4, #20]
 8002594:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002598:	fb95 f5f3 	sdiv	r5, r5, r3
 800259c:	f108 0301 	add.w	r3, r8, #1
 80025a0:	443b      	add	r3, r7
 80025a2:	429d      	cmp	r5, r3
 80025a4:	bf38      	it	cc
 80025a6:	461d      	movcc	r5, r3
 80025a8:	0553      	lsls	r3, r2, #21
 80025aa:	d531      	bpl.n	8002610 <__ssputs_r+0xa0>
 80025ac:	4629      	mov	r1, r5
 80025ae:	f000 fb47 	bl	8002c40 <_malloc_r>
 80025b2:	4606      	mov	r6, r0
 80025b4:	b950      	cbnz	r0, 80025cc <__ssputs_r+0x5c>
 80025b6:	230c      	movs	r3, #12
 80025b8:	f8ca 3000 	str.w	r3, [sl]
 80025bc:	89a3      	ldrh	r3, [r4, #12]
 80025be:	f04f 30ff 	mov.w	r0, #4294967295
 80025c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c6:	81a3      	strh	r3, [r4, #12]
 80025c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025cc:	463a      	mov	r2, r7
 80025ce:	6921      	ldr	r1, [r4, #16]
 80025d0:	f000 fac4 	bl	8002b5c <memcpy>
 80025d4:	89a3      	ldrh	r3, [r4, #12]
 80025d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80025da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025de:	81a3      	strh	r3, [r4, #12]
 80025e0:	6126      	str	r6, [r4, #16]
 80025e2:	443e      	add	r6, r7
 80025e4:	6026      	str	r6, [r4, #0]
 80025e6:	4646      	mov	r6, r8
 80025e8:	6165      	str	r5, [r4, #20]
 80025ea:	1bed      	subs	r5, r5, r7
 80025ec:	60a5      	str	r5, [r4, #8]
 80025ee:	4546      	cmp	r6, r8
 80025f0:	bf28      	it	cs
 80025f2:	4646      	movcs	r6, r8
 80025f4:	4649      	mov	r1, r9
 80025f6:	4632      	mov	r2, r6
 80025f8:	6820      	ldr	r0, [r4, #0]
 80025fa:	f000 faba 	bl	8002b72 <memmove>
 80025fe:	68a3      	ldr	r3, [r4, #8]
 8002600:	2000      	movs	r0, #0
 8002602:	1b9b      	subs	r3, r3, r6
 8002604:	60a3      	str	r3, [r4, #8]
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	441e      	add	r6, r3
 800260a:	6026      	str	r6, [r4, #0]
 800260c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002610:	462a      	mov	r2, r5
 8002612:	f000 fb73 	bl	8002cfc <_realloc_r>
 8002616:	4606      	mov	r6, r0
 8002618:	2800      	cmp	r0, #0
 800261a:	d1e1      	bne.n	80025e0 <__ssputs_r+0x70>
 800261c:	6921      	ldr	r1, [r4, #16]
 800261e:	4650      	mov	r0, sl
 8002620:	f000 fac2 	bl	8002ba8 <_free_r>
 8002624:	e7c7      	b.n	80025b6 <__ssputs_r+0x46>
	...

08002628 <_svfiprintf_r>:
 8002628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800262c:	b09d      	sub	sp, #116	; 0x74
 800262e:	9303      	str	r3, [sp, #12]
 8002630:	898b      	ldrh	r3, [r1, #12]
 8002632:	4680      	mov	r8, r0
 8002634:	061c      	lsls	r4, r3, #24
 8002636:	460d      	mov	r5, r1
 8002638:	4616      	mov	r6, r2
 800263a:	d50f      	bpl.n	800265c <_svfiprintf_r+0x34>
 800263c:	690b      	ldr	r3, [r1, #16]
 800263e:	b96b      	cbnz	r3, 800265c <_svfiprintf_r+0x34>
 8002640:	2140      	movs	r1, #64	; 0x40
 8002642:	f000 fafd 	bl	8002c40 <_malloc_r>
 8002646:	6028      	str	r0, [r5, #0]
 8002648:	6128      	str	r0, [r5, #16]
 800264a:	b928      	cbnz	r0, 8002658 <_svfiprintf_r+0x30>
 800264c:	230c      	movs	r3, #12
 800264e:	f8c8 3000 	str.w	r3, [r8]
 8002652:	f04f 30ff 	mov.w	r0, #4294967295
 8002656:	e0c4      	b.n	80027e2 <_svfiprintf_r+0x1ba>
 8002658:	2340      	movs	r3, #64	; 0x40
 800265a:	616b      	str	r3, [r5, #20]
 800265c:	2300      	movs	r3, #0
 800265e:	9309      	str	r3, [sp, #36]	; 0x24
 8002660:	2320      	movs	r3, #32
 8002662:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002666:	2330      	movs	r3, #48	; 0x30
 8002668:	f04f 0b01 	mov.w	fp, #1
 800266c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002670:	4637      	mov	r7, r6
 8002672:	463c      	mov	r4, r7
 8002674:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d13c      	bne.n	80026f6 <_svfiprintf_r+0xce>
 800267c:	ebb7 0a06 	subs.w	sl, r7, r6
 8002680:	d00b      	beq.n	800269a <_svfiprintf_r+0x72>
 8002682:	4653      	mov	r3, sl
 8002684:	4632      	mov	r2, r6
 8002686:	4629      	mov	r1, r5
 8002688:	4640      	mov	r0, r8
 800268a:	f7ff ff71 	bl	8002570 <__ssputs_r>
 800268e:	3001      	adds	r0, #1
 8002690:	f000 80a2 	beq.w	80027d8 <_svfiprintf_r+0x1b0>
 8002694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002696:	4453      	add	r3, sl
 8002698:	9309      	str	r3, [sp, #36]	; 0x24
 800269a:	783b      	ldrb	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 809b 	beq.w	80027d8 <_svfiprintf_r+0x1b0>
 80026a2:	2300      	movs	r3, #0
 80026a4:	f04f 32ff 	mov.w	r2, #4294967295
 80026a8:	9304      	str	r3, [sp, #16]
 80026aa:	9307      	str	r3, [sp, #28]
 80026ac:	9205      	str	r2, [sp, #20]
 80026ae:	9306      	str	r3, [sp, #24]
 80026b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80026b4:	931a      	str	r3, [sp, #104]	; 0x68
 80026b6:	2205      	movs	r2, #5
 80026b8:	7821      	ldrb	r1, [r4, #0]
 80026ba:	4850      	ldr	r0, [pc, #320]	; (80027fc <_svfiprintf_r+0x1d4>)
 80026bc:	f000 fa40 	bl	8002b40 <memchr>
 80026c0:	1c67      	adds	r7, r4, #1
 80026c2:	9b04      	ldr	r3, [sp, #16]
 80026c4:	b9d8      	cbnz	r0, 80026fe <_svfiprintf_r+0xd6>
 80026c6:	06d9      	lsls	r1, r3, #27
 80026c8:	bf44      	itt	mi
 80026ca:	2220      	movmi	r2, #32
 80026cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80026d0:	071a      	lsls	r2, r3, #28
 80026d2:	bf44      	itt	mi
 80026d4:	222b      	movmi	r2, #43	; 0x2b
 80026d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80026da:	7822      	ldrb	r2, [r4, #0]
 80026dc:	2a2a      	cmp	r2, #42	; 0x2a
 80026de:	d016      	beq.n	800270e <_svfiprintf_r+0xe6>
 80026e0:	2100      	movs	r1, #0
 80026e2:	200a      	movs	r0, #10
 80026e4:	9a07      	ldr	r2, [sp, #28]
 80026e6:	4627      	mov	r7, r4
 80026e8:	783b      	ldrb	r3, [r7, #0]
 80026ea:	3401      	adds	r4, #1
 80026ec:	3b30      	subs	r3, #48	; 0x30
 80026ee:	2b09      	cmp	r3, #9
 80026f0:	d950      	bls.n	8002794 <_svfiprintf_r+0x16c>
 80026f2:	b1c9      	cbz	r1, 8002728 <_svfiprintf_r+0x100>
 80026f4:	e011      	b.n	800271a <_svfiprintf_r+0xf2>
 80026f6:	2b25      	cmp	r3, #37	; 0x25
 80026f8:	d0c0      	beq.n	800267c <_svfiprintf_r+0x54>
 80026fa:	4627      	mov	r7, r4
 80026fc:	e7b9      	b.n	8002672 <_svfiprintf_r+0x4a>
 80026fe:	4a3f      	ldr	r2, [pc, #252]	; (80027fc <_svfiprintf_r+0x1d4>)
 8002700:	463c      	mov	r4, r7
 8002702:	1a80      	subs	r0, r0, r2
 8002704:	fa0b f000 	lsl.w	r0, fp, r0
 8002708:	4318      	orrs	r0, r3
 800270a:	9004      	str	r0, [sp, #16]
 800270c:	e7d3      	b.n	80026b6 <_svfiprintf_r+0x8e>
 800270e:	9a03      	ldr	r2, [sp, #12]
 8002710:	1d11      	adds	r1, r2, #4
 8002712:	6812      	ldr	r2, [r2, #0]
 8002714:	9103      	str	r1, [sp, #12]
 8002716:	2a00      	cmp	r2, #0
 8002718:	db01      	blt.n	800271e <_svfiprintf_r+0xf6>
 800271a:	9207      	str	r2, [sp, #28]
 800271c:	e004      	b.n	8002728 <_svfiprintf_r+0x100>
 800271e:	4252      	negs	r2, r2
 8002720:	f043 0302 	orr.w	r3, r3, #2
 8002724:	9207      	str	r2, [sp, #28]
 8002726:	9304      	str	r3, [sp, #16]
 8002728:	783b      	ldrb	r3, [r7, #0]
 800272a:	2b2e      	cmp	r3, #46	; 0x2e
 800272c:	d10d      	bne.n	800274a <_svfiprintf_r+0x122>
 800272e:	787b      	ldrb	r3, [r7, #1]
 8002730:	1c79      	adds	r1, r7, #1
 8002732:	2b2a      	cmp	r3, #42	; 0x2a
 8002734:	d132      	bne.n	800279c <_svfiprintf_r+0x174>
 8002736:	9b03      	ldr	r3, [sp, #12]
 8002738:	3702      	adds	r7, #2
 800273a:	1d1a      	adds	r2, r3, #4
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	9203      	str	r2, [sp, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	bfb8      	it	lt
 8002744:	f04f 33ff 	movlt.w	r3, #4294967295
 8002748:	9305      	str	r3, [sp, #20]
 800274a:	4c2d      	ldr	r4, [pc, #180]	; (8002800 <_svfiprintf_r+0x1d8>)
 800274c:	2203      	movs	r2, #3
 800274e:	7839      	ldrb	r1, [r7, #0]
 8002750:	4620      	mov	r0, r4
 8002752:	f000 f9f5 	bl	8002b40 <memchr>
 8002756:	b138      	cbz	r0, 8002768 <_svfiprintf_r+0x140>
 8002758:	2340      	movs	r3, #64	; 0x40
 800275a:	1b00      	subs	r0, r0, r4
 800275c:	fa03 f000 	lsl.w	r0, r3, r0
 8002760:	9b04      	ldr	r3, [sp, #16]
 8002762:	3701      	adds	r7, #1
 8002764:	4303      	orrs	r3, r0
 8002766:	9304      	str	r3, [sp, #16]
 8002768:	7839      	ldrb	r1, [r7, #0]
 800276a:	2206      	movs	r2, #6
 800276c:	4825      	ldr	r0, [pc, #148]	; (8002804 <_svfiprintf_r+0x1dc>)
 800276e:	1c7e      	adds	r6, r7, #1
 8002770:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002774:	f000 f9e4 	bl	8002b40 <memchr>
 8002778:	2800      	cmp	r0, #0
 800277a:	d035      	beq.n	80027e8 <_svfiprintf_r+0x1c0>
 800277c:	4b22      	ldr	r3, [pc, #136]	; (8002808 <_svfiprintf_r+0x1e0>)
 800277e:	b9fb      	cbnz	r3, 80027c0 <_svfiprintf_r+0x198>
 8002780:	9b03      	ldr	r3, [sp, #12]
 8002782:	3307      	adds	r3, #7
 8002784:	f023 0307 	bic.w	r3, r3, #7
 8002788:	3308      	adds	r3, #8
 800278a:	9303      	str	r3, [sp, #12]
 800278c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800278e:	444b      	add	r3, r9
 8002790:	9309      	str	r3, [sp, #36]	; 0x24
 8002792:	e76d      	b.n	8002670 <_svfiprintf_r+0x48>
 8002794:	fb00 3202 	mla	r2, r0, r2, r3
 8002798:	2101      	movs	r1, #1
 800279a:	e7a4      	b.n	80026e6 <_svfiprintf_r+0xbe>
 800279c:	2300      	movs	r3, #0
 800279e:	240a      	movs	r4, #10
 80027a0:	4618      	mov	r0, r3
 80027a2:	9305      	str	r3, [sp, #20]
 80027a4:	460f      	mov	r7, r1
 80027a6:	783a      	ldrb	r2, [r7, #0]
 80027a8:	3101      	adds	r1, #1
 80027aa:	3a30      	subs	r2, #48	; 0x30
 80027ac:	2a09      	cmp	r2, #9
 80027ae:	d903      	bls.n	80027b8 <_svfiprintf_r+0x190>
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0ca      	beq.n	800274a <_svfiprintf_r+0x122>
 80027b4:	9005      	str	r0, [sp, #20]
 80027b6:	e7c8      	b.n	800274a <_svfiprintf_r+0x122>
 80027b8:	fb04 2000 	mla	r0, r4, r0, r2
 80027bc:	2301      	movs	r3, #1
 80027be:	e7f1      	b.n	80027a4 <_svfiprintf_r+0x17c>
 80027c0:	ab03      	add	r3, sp, #12
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	462a      	mov	r2, r5
 80027c6:	4b11      	ldr	r3, [pc, #68]	; (800280c <_svfiprintf_r+0x1e4>)
 80027c8:	a904      	add	r1, sp, #16
 80027ca:	4640      	mov	r0, r8
 80027cc:	f3af 8000 	nop.w
 80027d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80027d4:	4681      	mov	r9, r0
 80027d6:	d1d9      	bne.n	800278c <_svfiprintf_r+0x164>
 80027d8:	89ab      	ldrh	r3, [r5, #12]
 80027da:	065b      	lsls	r3, r3, #25
 80027dc:	f53f af39 	bmi.w	8002652 <_svfiprintf_r+0x2a>
 80027e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027e2:	b01d      	add	sp, #116	; 0x74
 80027e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027e8:	ab03      	add	r3, sp, #12
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	462a      	mov	r2, r5
 80027ee:	4b07      	ldr	r3, [pc, #28]	; (800280c <_svfiprintf_r+0x1e4>)
 80027f0:	a904      	add	r1, sp, #16
 80027f2:	4640      	mov	r0, r8
 80027f4:	f000 f884 	bl	8002900 <_printf_i>
 80027f8:	e7ea      	b.n	80027d0 <_svfiprintf_r+0x1a8>
 80027fa:	bf00      	nop
 80027fc:	08002e07 	.word	0x08002e07
 8002800:	08002e0d 	.word	0x08002e0d
 8002804:	08002e11 	.word	0x08002e11
 8002808:	00000000 	.word	0x00000000
 800280c:	08002571 	.word	0x08002571

08002810 <_printf_common>:
 8002810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002814:	4691      	mov	r9, r2
 8002816:	461f      	mov	r7, r3
 8002818:	688a      	ldr	r2, [r1, #8]
 800281a:	690b      	ldr	r3, [r1, #16]
 800281c:	4606      	mov	r6, r0
 800281e:	4293      	cmp	r3, r2
 8002820:	bfb8      	it	lt
 8002822:	4613      	movlt	r3, r2
 8002824:	f8c9 3000 	str.w	r3, [r9]
 8002828:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800282c:	460c      	mov	r4, r1
 800282e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002832:	b112      	cbz	r2, 800283a <_printf_common+0x2a>
 8002834:	3301      	adds	r3, #1
 8002836:	f8c9 3000 	str.w	r3, [r9]
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	0699      	lsls	r1, r3, #26
 800283e:	bf42      	ittt	mi
 8002840:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002844:	3302      	addmi	r3, #2
 8002846:	f8c9 3000 	strmi.w	r3, [r9]
 800284a:	6825      	ldr	r5, [r4, #0]
 800284c:	f015 0506 	ands.w	r5, r5, #6
 8002850:	d107      	bne.n	8002862 <_printf_common+0x52>
 8002852:	f104 0a19 	add.w	sl, r4, #25
 8002856:	68e3      	ldr	r3, [r4, #12]
 8002858:	f8d9 2000 	ldr.w	r2, [r9]
 800285c:	1a9b      	subs	r3, r3, r2
 800285e:	429d      	cmp	r5, r3
 8002860:	db2a      	blt.n	80028b8 <_printf_common+0xa8>
 8002862:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002866:	6822      	ldr	r2, [r4, #0]
 8002868:	3300      	adds	r3, #0
 800286a:	bf18      	it	ne
 800286c:	2301      	movne	r3, #1
 800286e:	0692      	lsls	r2, r2, #26
 8002870:	d42f      	bmi.n	80028d2 <_printf_common+0xc2>
 8002872:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002876:	4639      	mov	r1, r7
 8002878:	4630      	mov	r0, r6
 800287a:	47c0      	blx	r8
 800287c:	3001      	adds	r0, #1
 800287e:	d022      	beq.n	80028c6 <_printf_common+0xb6>
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	68e5      	ldr	r5, [r4, #12]
 8002884:	f003 0306 	and.w	r3, r3, #6
 8002888:	2b04      	cmp	r3, #4
 800288a:	bf18      	it	ne
 800288c:	2500      	movne	r5, #0
 800288e:	f8d9 2000 	ldr.w	r2, [r9]
 8002892:	f04f 0900 	mov.w	r9, #0
 8002896:	bf08      	it	eq
 8002898:	1aad      	subeq	r5, r5, r2
 800289a:	68a3      	ldr	r3, [r4, #8]
 800289c:	6922      	ldr	r2, [r4, #16]
 800289e:	bf08      	it	eq
 80028a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028a4:	4293      	cmp	r3, r2
 80028a6:	bfc4      	itt	gt
 80028a8:	1a9b      	subgt	r3, r3, r2
 80028aa:	18ed      	addgt	r5, r5, r3
 80028ac:	341a      	adds	r4, #26
 80028ae:	454d      	cmp	r5, r9
 80028b0:	d11b      	bne.n	80028ea <_printf_common+0xda>
 80028b2:	2000      	movs	r0, #0
 80028b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028b8:	2301      	movs	r3, #1
 80028ba:	4652      	mov	r2, sl
 80028bc:	4639      	mov	r1, r7
 80028be:	4630      	mov	r0, r6
 80028c0:	47c0      	blx	r8
 80028c2:	3001      	adds	r0, #1
 80028c4:	d103      	bne.n	80028ce <_printf_common+0xbe>
 80028c6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028ce:	3501      	adds	r5, #1
 80028d0:	e7c1      	b.n	8002856 <_printf_common+0x46>
 80028d2:	2030      	movs	r0, #48	; 0x30
 80028d4:	18e1      	adds	r1, r4, r3
 80028d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028e0:	4422      	add	r2, r4
 80028e2:	3302      	adds	r3, #2
 80028e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028e8:	e7c3      	b.n	8002872 <_printf_common+0x62>
 80028ea:	2301      	movs	r3, #1
 80028ec:	4622      	mov	r2, r4
 80028ee:	4639      	mov	r1, r7
 80028f0:	4630      	mov	r0, r6
 80028f2:	47c0      	blx	r8
 80028f4:	3001      	adds	r0, #1
 80028f6:	d0e6      	beq.n	80028c6 <_printf_common+0xb6>
 80028f8:	f109 0901 	add.w	r9, r9, #1
 80028fc:	e7d7      	b.n	80028ae <_printf_common+0x9e>
	...

08002900 <_printf_i>:
 8002900:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002904:	4617      	mov	r7, r2
 8002906:	7e0a      	ldrb	r2, [r1, #24]
 8002908:	b085      	sub	sp, #20
 800290a:	2a6e      	cmp	r2, #110	; 0x6e
 800290c:	4698      	mov	r8, r3
 800290e:	4606      	mov	r6, r0
 8002910:	460c      	mov	r4, r1
 8002912:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002914:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002918:	f000 80bc 	beq.w	8002a94 <_printf_i+0x194>
 800291c:	d81a      	bhi.n	8002954 <_printf_i+0x54>
 800291e:	2a63      	cmp	r2, #99	; 0x63
 8002920:	d02e      	beq.n	8002980 <_printf_i+0x80>
 8002922:	d80a      	bhi.n	800293a <_printf_i+0x3a>
 8002924:	2a00      	cmp	r2, #0
 8002926:	f000 80c8 	beq.w	8002aba <_printf_i+0x1ba>
 800292a:	2a58      	cmp	r2, #88	; 0x58
 800292c:	f000 808a 	beq.w	8002a44 <_printf_i+0x144>
 8002930:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002934:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002938:	e02a      	b.n	8002990 <_printf_i+0x90>
 800293a:	2a64      	cmp	r2, #100	; 0x64
 800293c:	d001      	beq.n	8002942 <_printf_i+0x42>
 800293e:	2a69      	cmp	r2, #105	; 0x69
 8002940:	d1f6      	bne.n	8002930 <_printf_i+0x30>
 8002942:	6821      	ldr	r1, [r4, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	f011 0f80 	tst.w	r1, #128	; 0x80
 800294a:	d023      	beq.n	8002994 <_printf_i+0x94>
 800294c:	1d11      	adds	r1, r2, #4
 800294e:	6019      	str	r1, [r3, #0]
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	e027      	b.n	80029a4 <_printf_i+0xa4>
 8002954:	2a73      	cmp	r2, #115	; 0x73
 8002956:	f000 80b4 	beq.w	8002ac2 <_printf_i+0x1c2>
 800295a:	d808      	bhi.n	800296e <_printf_i+0x6e>
 800295c:	2a6f      	cmp	r2, #111	; 0x6f
 800295e:	d02a      	beq.n	80029b6 <_printf_i+0xb6>
 8002960:	2a70      	cmp	r2, #112	; 0x70
 8002962:	d1e5      	bne.n	8002930 <_printf_i+0x30>
 8002964:	680a      	ldr	r2, [r1, #0]
 8002966:	f042 0220 	orr.w	r2, r2, #32
 800296a:	600a      	str	r2, [r1, #0]
 800296c:	e003      	b.n	8002976 <_printf_i+0x76>
 800296e:	2a75      	cmp	r2, #117	; 0x75
 8002970:	d021      	beq.n	80029b6 <_printf_i+0xb6>
 8002972:	2a78      	cmp	r2, #120	; 0x78
 8002974:	d1dc      	bne.n	8002930 <_printf_i+0x30>
 8002976:	2278      	movs	r2, #120	; 0x78
 8002978:	496f      	ldr	r1, [pc, #444]	; (8002b38 <_printf_i+0x238>)
 800297a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800297e:	e064      	b.n	8002a4a <_printf_i+0x14a>
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002986:	1d11      	adds	r1, r2, #4
 8002988:	6019      	str	r1, [r3, #0]
 800298a:	6813      	ldr	r3, [r2, #0]
 800298c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002990:	2301      	movs	r3, #1
 8002992:	e0a3      	b.n	8002adc <_printf_i+0x1dc>
 8002994:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002998:	f102 0104 	add.w	r1, r2, #4
 800299c:	6019      	str	r1, [r3, #0]
 800299e:	d0d7      	beq.n	8002950 <_printf_i+0x50>
 80029a0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	da03      	bge.n	80029b0 <_printf_i+0xb0>
 80029a8:	222d      	movs	r2, #45	; 0x2d
 80029aa:	425b      	negs	r3, r3
 80029ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80029b0:	4962      	ldr	r1, [pc, #392]	; (8002b3c <_printf_i+0x23c>)
 80029b2:	220a      	movs	r2, #10
 80029b4:	e017      	b.n	80029e6 <_printf_i+0xe6>
 80029b6:	6820      	ldr	r0, [r4, #0]
 80029b8:	6819      	ldr	r1, [r3, #0]
 80029ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80029be:	d003      	beq.n	80029c8 <_printf_i+0xc8>
 80029c0:	1d08      	adds	r0, r1, #4
 80029c2:	6018      	str	r0, [r3, #0]
 80029c4:	680b      	ldr	r3, [r1, #0]
 80029c6:	e006      	b.n	80029d6 <_printf_i+0xd6>
 80029c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029cc:	f101 0004 	add.w	r0, r1, #4
 80029d0:	6018      	str	r0, [r3, #0]
 80029d2:	d0f7      	beq.n	80029c4 <_printf_i+0xc4>
 80029d4:	880b      	ldrh	r3, [r1, #0]
 80029d6:	2a6f      	cmp	r2, #111	; 0x6f
 80029d8:	bf14      	ite	ne
 80029da:	220a      	movne	r2, #10
 80029dc:	2208      	moveq	r2, #8
 80029de:	4957      	ldr	r1, [pc, #348]	; (8002b3c <_printf_i+0x23c>)
 80029e0:	2000      	movs	r0, #0
 80029e2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80029e6:	6865      	ldr	r5, [r4, #4]
 80029e8:	2d00      	cmp	r5, #0
 80029ea:	60a5      	str	r5, [r4, #8]
 80029ec:	f2c0 809c 	blt.w	8002b28 <_printf_i+0x228>
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	f020 0004 	bic.w	r0, r0, #4
 80029f6:	6020      	str	r0, [r4, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d13f      	bne.n	8002a7c <_printf_i+0x17c>
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	f040 8095 	bne.w	8002b2c <_printf_i+0x22c>
 8002a02:	4675      	mov	r5, lr
 8002a04:	2a08      	cmp	r2, #8
 8002a06:	d10b      	bne.n	8002a20 <_printf_i+0x120>
 8002a08:	6823      	ldr	r3, [r4, #0]
 8002a0a:	07da      	lsls	r2, r3, #31
 8002a0c:	d508      	bpl.n	8002a20 <_printf_i+0x120>
 8002a0e:	6923      	ldr	r3, [r4, #16]
 8002a10:	6862      	ldr	r2, [r4, #4]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	bfde      	ittt	le
 8002a16:	2330      	movle	r3, #48	; 0x30
 8002a18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a20:	ebae 0305 	sub.w	r3, lr, r5
 8002a24:	6123      	str	r3, [r4, #16]
 8002a26:	f8cd 8000 	str.w	r8, [sp]
 8002a2a:	463b      	mov	r3, r7
 8002a2c:	aa03      	add	r2, sp, #12
 8002a2e:	4621      	mov	r1, r4
 8002a30:	4630      	mov	r0, r6
 8002a32:	f7ff feed 	bl	8002810 <_printf_common>
 8002a36:	3001      	adds	r0, #1
 8002a38:	d155      	bne.n	8002ae6 <_printf_i+0x1e6>
 8002a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3e:	b005      	add	sp, #20
 8002a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a44:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002a48:	493c      	ldr	r1, [pc, #240]	; (8002b3c <_printf_i+0x23c>)
 8002a4a:	6822      	ldr	r2, [r4, #0]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002a52:	f100 0504 	add.w	r5, r0, #4
 8002a56:	601d      	str	r5, [r3, #0]
 8002a58:	d001      	beq.n	8002a5e <_printf_i+0x15e>
 8002a5a:	6803      	ldr	r3, [r0, #0]
 8002a5c:	e002      	b.n	8002a64 <_printf_i+0x164>
 8002a5e:	0655      	lsls	r5, r2, #25
 8002a60:	d5fb      	bpl.n	8002a5a <_printf_i+0x15a>
 8002a62:	8803      	ldrh	r3, [r0, #0]
 8002a64:	07d0      	lsls	r0, r2, #31
 8002a66:	bf44      	itt	mi
 8002a68:	f042 0220 	orrmi.w	r2, r2, #32
 8002a6c:	6022      	strmi	r2, [r4, #0]
 8002a6e:	b91b      	cbnz	r3, 8002a78 <_printf_i+0x178>
 8002a70:	6822      	ldr	r2, [r4, #0]
 8002a72:	f022 0220 	bic.w	r2, r2, #32
 8002a76:	6022      	str	r2, [r4, #0]
 8002a78:	2210      	movs	r2, #16
 8002a7a:	e7b1      	b.n	80029e0 <_printf_i+0xe0>
 8002a7c:	4675      	mov	r5, lr
 8002a7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002a82:	fb02 3310 	mls	r3, r2, r0, r3
 8002a86:	5ccb      	ldrb	r3, [r1, r3]
 8002a88:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d1f5      	bne.n	8002a7e <_printf_i+0x17e>
 8002a92:	e7b7      	b.n	8002a04 <_printf_i+0x104>
 8002a94:	6808      	ldr	r0, [r1, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002a9c:	6949      	ldr	r1, [r1, #20]
 8002a9e:	d004      	beq.n	8002aaa <_printf_i+0x1aa>
 8002aa0:	1d10      	adds	r0, r2, #4
 8002aa2:	6018      	str	r0, [r3, #0]
 8002aa4:	6813      	ldr	r3, [r2, #0]
 8002aa6:	6019      	str	r1, [r3, #0]
 8002aa8:	e007      	b.n	8002aba <_printf_i+0x1ba>
 8002aaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002aae:	f102 0004 	add.w	r0, r2, #4
 8002ab2:	6018      	str	r0, [r3, #0]
 8002ab4:	6813      	ldr	r3, [r2, #0]
 8002ab6:	d0f6      	beq.n	8002aa6 <_printf_i+0x1a6>
 8002ab8:	8019      	strh	r1, [r3, #0]
 8002aba:	2300      	movs	r3, #0
 8002abc:	4675      	mov	r5, lr
 8002abe:	6123      	str	r3, [r4, #16]
 8002ac0:	e7b1      	b.n	8002a26 <_printf_i+0x126>
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	1d11      	adds	r1, r2, #4
 8002ac6:	6019      	str	r1, [r3, #0]
 8002ac8:	6815      	ldr	r5, [r2, #0]
 8002aca:	2100      	movs	r1, #0
 8002acc:	6862      	ldr	r2, [r4, #4]
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f000 f836 	bl	8002b40 <memchr>
 8002ad4:	b108      	cbz	r0, 8002ada <_printf_i+0x1da>
 8002ad6:	1b40      	subs	r0, r0, r5
 8002ad8:	6060      	str	r0, [r4, #4]
 8002ada:	6863      	ldr	r3, [r4, #4]
 8002adc:	6123      	str	r3, [r4, #16]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ae4:	e79f      	b.n	8002a26 <_printf_i+0x126>
 8002ae6:	6923      	ldr	r3, [r4, #16]
 8002ae8:	462a      	mov	r2, r5
 8002aea:	4639      	mov	r1, r7
 8002aec:	4630      	mov	r0, r6
 8002aee:	47c0      	blx	r8
 8002af0:	3001      	adds	r0, #1
 8002af2:	d0a2      	beq.n	8002a3a <_printf_i+0x13a>
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	079b      	lsls	r3, r3, #30
 8002af8:	d507      	bpl.n	8002b0a <_printf_i+0x20a>
 8002afa:	2500      	movs	r5, #0
 8002afc:	f104 0919 	add.w	r9, r4, #25
 8002b00:	68e3      	ldr	r3, [r4, #12]
 8002b02:	9a03      	ldr	r2, [sp, #12]
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	429d      	cmp	r5, r3
 8002b08:	db05      	blt.n	8002b16 <_printf_i+0x216>
 8002b0a:	68e0      	ldr	r0, [r4, #12]
 8002b0c:	9b03      	ldr	r3, [sp, #12]
 8002b0e:	4298      	cmp	r0, r3
 8002b10:	bfb8      	it	lt
 8002b12:	4618      	movlt	r0, r3
 8002b14:	e793      	b.n	8002a3e <_printf_i+0x13e>
 8002b16:	2301      	movs	r3, #1
 8002b18:	464a      	mov	r2, r9
 8002b1a:	4639      	mov	r1, r7
 8002b1c:	4630      	mov	r0, r6
 8002b1e:	47c0      	blx	r8
 8002b20:	3001      	adds	r0, #1
 8002b22:	d08a      	beq.n	8002a3a <_printf_i+0x13a>
 8002b24:	3501      	adds	r5, #1
 8002b26:	e7eb      	b.n	8002b00 <_printf_i+0x200>
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1a7      	bne.n	8002a7c <_printf_i+0x17c>
 8002b2c:	780b      	ldrb	r3, [r1, #0]
 8002b2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b36:	e765      	b.n	8002a04 <_printf_i+0x104>
 8002b38:	08002e29 	.word	0x08002e29
 8002b3c:	08002e18 	.word	0x08002e18

08002b40 <memchr>:
 8002b40:	b510      	push	{r4, lr}
 8002b42:	b2c9      	uxtb	r1, r1
 8002b44:	4402      	add	r2, r0
 8002b46:	4290      	cmp	r0, r2
 8002b48:	4603      	mov	r3, r0
 8002b4a:	d101      	bne.n	8002b50 <memchr+0x10>
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	bd10      	pop	{r4, pc}
 8002b50:	781c      	ldrb	r4, [r3, #0]
 8002b52:	3001      	adds	r0, #1
 8002b54:	428c      	cmp	r4, r1
 8002b56:	d1f6      	bne.n	8002b46 <memchr+0x6>
 8002b58:	4618      	mov	r0, r3
 8002b5a:	bd10      	pop	{r4, pc}

08002b5c <memcpy>:
 8002b5c:	b510      	push	{r4, lr}
 8002b5e:	1e43      	subs	r3, r0, #1
 8002b60:	440a      	add	r2, r1
 8002b62:	4291      	cmp	r1, r2
 8002b64:	d100      	bne.n	8002b68 <memcpy+0xc>
 8002b66:	bd10      	pop	{r4, pc}
 8002b68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b70:	e7f7      	b.n	8002b62 <memcpy+0x6>

08002b72 <memmove>:
 8002b72:	4288      	cmp	r0, r1
 8002b74:	b510      	push	{r4, lr}
 8002b76:	eb01 0302 	add.w	r3, r1, r2
 8002b7a:	d803      	bhi.n	8002b84 <memmove+0x12>
 8002b7c:	1e42      	subs	r2, r0, #1
 8002b7e:	4299      	cmp	r1, r3
 8002b80:	d10c      	bne.n	8002b9c <memmove+0x2a>
 8002b82:	bd10      	pop	{r4, pc}
 8002b84:	4298      	cmp	r0, r3
 8002b86:	d2f9      	bcs.n	8002b7c <memmove+0xa>
 8002b88:	1881      	adds	r1, r0, r2
 8002b8a:	1ad2      	subs	r2, r2, r3
 8002b8c:	42d3      	cmn	r3, r2
 8002b8e:	d100      	bne.n	8002b92 <memmove+0x20>
 8002b90:	bd10      	pop	{r4, pc}
 8002b92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b96:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002b9a:	e7f7      	b.n	8002b8c <memmove+0x1a>
 8002b9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ba0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002ba4:	e7eb      	b.n	8002b7e <memmove+0xc>
	...

08002ba8 <_free_r>:
 8002ba8:	b538      	push	{r3, r4, r5, lr}
 8002baa:	4605      	mov	r5, r0
 8002bac:	2900      	cmp	r1, #0
 8002bae:	d043      	beq.n	8002c38 <_free_r+0x90>
 8002bb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bb4:	1f0c      	subs	r4, r1, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	bfb8      	it	lt
 8002bba:	18e4      	addlt	r4, r4, r3
 8002bbc:	f000 f8d4 	bl	8002d68 <__malloc_lock>
 8002bc0:	4a1e      	ldr	r2, [pc, #120]	; (8002c3c <_free_r+0x94>)
 8002bc2:	6813      	ldr	r3, [r2, #0]
 8002bc4:	4610      	mov	r0, r2
 8002bc6:	b933      	cbnz	r3, 8002bd6 <_free_r+0x2e>
 8002bc8:	6063      	str	r3, [r4, #4]
 8002bca:	6014      	str	r4, [r2, #0]
 8002bcc:	4628      	mov	r0, r5
 8002bce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bd2:	f000 b8ca 	b.w	8002d6a <__malloc_unlock>
 8002bd6:	42a3      	cmp	r3, r4
 8002bd8:	d90b      	bls.n	8002bf2 <_free_r+0x4a>
 8002bda:	6821      	ldr	r1, [r4, #0]
 8002bdc:	1862      	adds	r2, r4, r1
 8002bde:	4293      	cmp	r3, r2
 8002be0:	bf01      	itttt	eq
 8002be2:	681a      	ldreq	r2, [r3, #0]
 8002be4:	685b      	ldreq	r3, [r3, #4]
 8002be6:	1852      	addeq	r2, r2, r1
 8002be8:	6022      	streq	r2, [r4, #0]
 8002bea:	6063      	str	r3, [r4, #4]
 8002bec:	6004      	str	r4, [r0, #0]
 8002bee:	e7ed      	b.n	8002bcc <_free_r+0x24>
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	b10a      	cbz	r2, 8002bfa <_free_r+0x52>
 8002bf6:	42a2      	cmp	r2, r4
 8002bf8:	d9fa      	bls.n	8002bf0 <_free_r+0x48>
 8002bfa:	6819      	ldr	r1, [r3, #0]
 8002bfc:	1858      	adds	r0, r3, r1
 8002bfe:	42a0      	cmp	r0, r4
 8002c00:	d10b      	bne.n	8002c1a <_free_r+0x72>
 8002c02:	6820      	ldr	r0, [r4, #0]
 8002c04:	4401      	add	r1, r0
 8002c06:	1858      	adds	r0, r3, r1
 8002c08:	4282      	cmp	r2, r0
 8002c0a:	6019      	str	r1, [r3, #0]
 8002c0c:	d1de      	bne.n	8002bcc <_free_r+0x24>
 8002c0e:	6810      	ldr	r0, [r2, #0]
 8002c10:	6852      	ldr	r2, [r2, #4]
 8002c12:	4401      	add	r1, r0
 8002c14:	6019      	str	r1, [r3, #0]
 8002c16:	605a      	str	r2, [r3, #4]
 8002c18:	e7d8      	b.n	8002bcc <_free_r+0x24>
 8002c1a:	d902      	bls.n	8002c22 <_free_r+0x7a>
 8002c1c:	230c      	movs	r3, #12
 8002c1e:	602b      	str	r3, [r5, #0]
 8002c20:	e7d4      	b.n	8002bcc <_free_r+0x24>
 8002c22:	6820      	ldr	r0, [r4, #0]
 8002c24:	1821      	adds	r1, r4, r0
 8002c26:	428a      	cmp	r2, r1
 8002c28:	bf01      	itttt	eq
 8002c2a:	6811      	ldreq	r1, [r2, #0]
 8002c2c:	6852      	ldreq	r2, [r2, #4]
 8002c2e:	1809      	addeq	r1, r1, r0
 8002c30:	6021      	streq	r1, [r4, #0]
 8002c32:	6062      	str	r2, [r4, #4]
 8002c34:	605c      	str	r4, [r3, #4]
 8002c36:	e7c9      	b.n	8002bcc <_free_r+0x24>
 8002c38:	bd38      	pop	{r3, r4, r5, pc}
 8002c3a:	bf00      	nop
 8002c3c:	200000d8 	.word	0x200000d8

08002c40 <_malloc_r>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	1ccd      	adds	r5, r1, #3
 8002c44:	f025 0503 	bic.w	r5, r5, #3
 8002c48:	3508      	adds	r5, #8
 8002c4a:	2d0c      	cmp	r5, #12
 8002c4c:	bf38      	it	cc
 8002c4e:	250c      	movcc	r5, #12
 8002c50:	2d00      	cmp	r5, #0
 8002c52:	4606      	mov	r6, r0
 8002c54:	db01      	blt.n	8002c5a <_malloc_r+0x1a>
 8002c56:	42a9      	cmp	r1, r5
 8002c58:	d903      	bls.n	8002c62 <_malloc_r+0x22>
 8002c5a:	230c      	movs	r3, #12
 8002c5c:	6033      	str	r3, [r6, #0]
 8002c5e:	2000      	movs	r0, #0
 8002c60:	bd70      	pop	{r4, r5, r6, pc}
 8002c62:	f000 f881 	bl	8002d68 <__malloc_lock>
 8002c66:	4a23      	ldr	r2, [pc, #140]	; (8002cf4 <_malloc_r+0xb4>)
 8002c68:	6814      	ldr	r4, [r2, #0]
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	b991      	cbnz	r1, 8002c94 <_malloc_r+0x54>
 8002c6e:	4c22      	ldr	r4, [pc, #136]	; (8002cf8 <_malloc_r+0xb8>)
 8002c70:	6823      	ldr	r3, [r4, #0]
 8002c72:	b91b      	cbnz	r3, 8002c7c <_malloc_r+0x3c>
 8002c74:	4630      	mov	r0, r6
 8002c76:	f000 f867 	bl	8002d48 <_sbrk_r>
 8002c7a:	6020      	str	r0, [r4, #0]
 8002c7c:	4629      	mov	r1, r5
 8002c7e:	4630      	mov	r0, r6
 8002c80:	f000 f862 	bl	8002d48 <_sbrk_r>
 8002c84:	1c43      	adds	r3, r0, #1
 8002c86:	d126      	bne.n	8002cd6 <_malloc_r+0x96>
 8002c88:	230c      	movs	r3, #12
 8002c8a:	4630      	mov	r0, r6
 8002c8c:	6033      	str	r3, [r6, #0]
 8002c8e:	f000 f86c 	bl	8002d6a <__malloc_unlock>
 8002c92:	e7e4      	b.n	8002c5e <_malloc_r+0x1e>
 8002c94:	680b      	ldr	r3, [r1, #0]
 8002c96:	1b5b      	subs	r3, r3, r5
 8002c98:	d41a      	bmi.n	8002cd0 <_malloc_r+0x90>
 8002c9a:	2b0b      	cmp	r3, #11
 8002c9c:	d90f      	bls.n	8002cbe <_malloc_r+0x7e>
 8002c9e:	600b      	str	r3, [r1, #0]
 8002ca0:	18cc      	adds	r4, r1, r3
 8002ca2:	50cd      	str	r5, [r1, r3]
 8002ca4:	4630      	mov	r0, r6
 8002ca6:	f000 f860 	bl	8002d6a <__malloc_unlock>
 8002caa:	f104 000b 	add.w	r0, r4, #11
 8002cae:	1d23      	adds	r3, r4, #4
 8002cb0:	f020 0007 	bic.w	r0, r0, #7
 8002cb4:	1ac3      	subs	r3, r0, r3
 8002cb6:	d01b      	beq.n	8002cf0 <_malloc_r+0xb0>
 8002cb8:	425a      	negs	r2, r3
 8002cba:	50e2      	str	r2, [r4, r3]
 8002cbc:	bd70      	pop	{r4, r5, r6, pc}
 8002cbe:	428c      	cmp	r4, r1
 8002cc0:	bf0b      	itete	eq
 8002cc2:	6863      	ldreq	r3, [r4, #4]
 8002cc4:	684b      	ldrne	r3, [r1, #4]
 8002cc6:	6013      	streq	r3, [r2, #0]
 8002cc8:	6063      	strne	r3, [r4, #4]
 8002cca:	bf18      	it	ne
 8002ccc:	460c      	movne	r4, r1
 8002cce:	e7e9      	b.n	8002ca4 <_malloc_r+0x64>
 8002cd0:	460c      	mov	r4, r1
 8002cd2:	6849      	ldr	r1, [r1, #4]
 8002cd4:	e7ca      	b.n	8002c6c <_malloc_r+0x2c>
 8002cd6:	1cc4      	adds	r4, r0, #3
 8002cd8:	f024 0403 	bic.w	r4, r4, #3
 8002cdc:	42a0      	cmp	r0, r4
 8002cde:	d005      	beq.n	8002cec <_malloc_r+0xac>
 8002ce0:	1a21      	subs	r1, r4, r0
 8002ce2:	4630      	mov	r0, r6
 8002ce4:	f000 f830 	bl	8002d48 <_sbrk_r>
 8002ce8:	3001      	adds	r0, #1
 8002cea:	d0cd      	beq.n	8002c88 <_malloc_r+0x48>
 8002cec:	6025      	str	r5, [r4, #0]
 8002cee:	e7d9      	b.n	8002ca4 <_malloc_r+0x64>
 8002cf0:	bd70      	pop	{r4, r5, r6, pc}
 8002cf2:	bf00      	nop
 8002cf4:	200000d8 	.word	0x200000d8
 8002cf8:	200000dc 	.word	0x200000dc

08002cfc <_realloc_r>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	4607      	mov	r7, r0
 8002d00:	4614      	mov	r4, r2
 8002d02:	460e      	mov	r6, r1
 8002d04:	b921      	cbnz	r1, 8002d10 <_realloc_r+0x14>
 8002d06:	4611      	mov	r1, r2
 8002d08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002d0c:	f7ff bf98 	b.w	8002c40 <_malloc_r>
 8002d10:	b922      	cbnz	r2, 8002d1c <_realloc_r+0x20>
 8002d12:	f7ff ff49 	bl	8002ba8 <_free_r>
 8002d16:	4625      	mov	r5, r4
 8002d18:	4628      	mov	r0, r5
 8002d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d1c:	f000 f826 	bl	8002d6c <_malloc_usable_size_r>
 8002d20:	4284      	cmp	r4, r0
 8002d22:	d90f      	bls.n	8002d44 <_realloc_r+0x48>
 8002d24:	4621      	mov	r1, r4
 8002d26:	4638      	mov	r0, r7
 8002d28:	f7ff ff8a 	bl	8002c40 <_malloc_r>
 8002d2c:	4605      	mov	r5, r0
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	d0f2      	beq.n	8002d18 <_realloc_r+0x1c>
 8002d32:	4631      	mov	r1, r6
 8002d34:	4622      	mov	r2, r4
 8002d36:	f7ff ff11 	bl	8002b5c <memcpy>
 8002d3a:	4631      	mov	r1, r6
 8002d3c:	4638      	mov	r0, r7
 8002d3e:	f7ff ff33 	bl	8002ba8 <_free_r>
 8002d42:	e7e9      	b.n	8002d18 <_realloc_r+0x1c>
 8002d44:	4635      	mov	r5, r6
 8002d46:	e7e7      	b.n	8002d18 <_realloc_r+0x1c>

08002d48 <_sbrk_r>:
 8002d48:	b538      	push	{r3, r4, r5, lr}
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	4c05      	ldr	r4, [pc, #20]	; (8002d64 <_sbrk_r+0x1c>)
 8002d4e:	4605      	mov	r5, r0
 8002d50:	4608      	mov	r0, r1
 8002d52:	6023      	str	r3, [r4, #0]
 8002d54:	f7fe f936 	bl	8000fc4 <_sbrk>
 8002d58:	1c43      	adds	r3, r0, #1
 8002d5a:	d102      	bne.n	8002d62 <_sbrk_r+0x1a>
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	b103      	cbz	r3, 8002d62 <_sbrk_r+0x1a>
 8002d60:	602b      	str	r3, [r5, #0]
 8002d62:	bd38      	pop	{r3, r4, r5, pc}
 8002d64:	2000027c 	.word	0x2000027c

08002d68 <__malloc_lock>:
 8002d68:	4770      	bx	lr

08002d6a <__malloc_unlock>:
 8002d6a:	4770      	bx	lr

08002d6c <_malloc_usable_size_r>:
 8002d6c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002d70:	2800      	cmp	r0, #0
 8002d72:	f1a0 0004 	sub.w	r0, r0, #4
 8002d76:	bfbc      	itt	lt
 8002d78:	580b      	ldrlt	r3, [r1, r0]
 8002d7a:	18c0      	addlt	r0, r0, r3
 8002d7c:	4770      	bx	lr
	...

08002d80 <_init>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	bf00      	nop
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr

08002d8c <_fini>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	bf00      	nop
 8002d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d92:	bc08      	pop	{r3}
 8002d94:	469e      	mov	lr, r3
 8002d96:	4770      	bx	lr
