Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May  4 18:37:41 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    120.679        0.000                      0                   67        0.229        0.000                      0                   67        7.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      120.679        0.000                      0                   67        0.229        0.000                      0                   67       35.000        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      120.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             120.679ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.964ns (24.239%)  route 3.013ns (75.761%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.711     1.573    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  init_rom_addr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X2Y75          FDRE                                         r  init_rom_addr_reg_rep[8]/C
                         clock pessimism             -0.413   122.574    
                         clock uncertainty           -0.153   122.420    
    SLICE_X2Y75          FDRE (Setup_fdre_C_CE)      -0.169   122.251    init_rom_addr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                120.679    

Slack (MET) :             120.679ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.964ns (24.239%)  route 3.013ns (75.761%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.711     1.573    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  init_rom_addr_reg_rep[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X2Y75          FDRE                                         r  init_rom_addr_reg_rep[9]/C
                         clock pessimism             -0.413   122.574    
                         clock uncertainty           -0.153   122.420    
    SLICE_X2Y75          FDRE (Setup_fdre_C_CE)      -0.169   122.251    init_rom_addr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                120.679    

Slack (MET) :             120.843ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.964ns (25.374%)  route 2.835ns (74.626%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.533     1.395    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[6]/C
                         clock pessimism             -0.427   122.560    
                         clock uncertainty           -0.153   122.406    
    SLICE_X2Y74          FDRE (Setup_fdre_C_CE)      -0.169   122.237    init_rom_addr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                120.843    

Slack (MET) :             120.843ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.964ns (25.374%)  route 2.835ns (74.626%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.533     1.395    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[7]/C
                         clock pessimism             -0.427   122.560    
                         clock uncertainty           -0.153   122.406    
    SLICE_X2Y74          FDRE (Setup_fdre_C_CE)      -0.169   122.237    init_rom_addr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                120.843    

Slack (MET) :             120.847ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.964ns (25.405%)  route 2.831ns (74.595%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.528     1.390    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/C
                         clock pessimism             -0.391   122.596    
                         clock uncertainty           -0.153   122.442    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205   122.237    init_rom_addr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                120.847    

Slack (MET) :             120.847ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.964ns (25.405%)  route 2.831ns (74.595%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.528     1.390    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/C
                         clock pessimism             -0.391   122.596    
                         clock uncertainty           -0.153   122.442    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205   122.237    init_rom_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                120.847    

Slack (MET) :             120.847ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.964ns (25.405%)  route 2.831ns (74.595%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.528     1.390    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[3]/C
                         clock pessimism             -0.391   122.596    
                         clock uncertainty           -0.153   122.442    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205   122.237    init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                120.847    

Slack (MET) :             120.847ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.964ns (25.405%)  route 2.831ns (74.595%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.528     1.390    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
                         clock pessimism             -0.391   122.596    
                         clock uncertainty           -0.153   122.442    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205   122.237    init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                120.847    

Slack (MET) :             120.847ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.964ns (25.405%)  route 2.831ns (74.595%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.528     1.390    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism             -0.391   122.596    
                         clock uncertainty           -0.153   122.442    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205   122.237    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                        122.237    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                120.847    

Slack (MET) :             120.989ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.964ns (26.654%)  route 2.653ns (73.346%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 122.987 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -2.404    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.419    -1.985 f  init_rom_addr_reg_rep[4]/Q
                         net (fo=5, routed)           0.985    -1.000    init_rom_addr_reg_rep_n_0_[4]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.297    -0.703 r  state[2]_i_5/O
                         net (fo=1, routed)           0.466    -0.237    state[2]_i_5_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.113 r  state[2]_i_3/O
                         net (fo=2, routed)           0.851     0.738    state[2]_i_3_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.124     0.862 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.350     1.212    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   122.987    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/C
                         clock pessimism             -0.427   122.560    
                         clock uncertainty           -0.153   122.406    
    SLICE_X3Y74          FDRE (Setup_fdre_C_CE)      -0.205   122.201    init_rom_addr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                        122.201    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                120.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  init_rom_addr_reg_rep[5]/Q
                         net (fo=4, routed)           0.134    -0.265    init_rom_addr_reg_rep_n_0_[5]
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.045    -0.220 r  init_rom_addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    p_0_in[5]
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.091    -0.450    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.257%)  route 0.111ns (32.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.128    -0.412 f  state_reg[2]/Q
                         net (fo=10, routed)          0.111    -0.301    state_reg_n_0_[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I0_O)        0.099    -0.202 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    state[0]_i_1_n_0
    SLICE_X3Y73          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.228    -0.540    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.092    -0.448    state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.187ns (47.240%)  route 0.209ns (52.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  state_reg[0]/Q
                         net (fo=27, routed)          0.209    -0.190    state_reg_n_0_[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.046    -0.144 r  led_1_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.144    led_1_reg_i_2_n_0
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.133    -0.394    led_1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  init_rom_addr_reg_rep[2]/Q
                         net (fo=7, routed)           0.130    -0.282    init_rom_addr_reg_rep_n_0_[2]
    SLICE_X3Y75          LUT5 (Prop_lut5_I1_O)        0.104    -0.178 r  init_rom_addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    p_0_in[4]
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[4]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.107    -0.434    init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  init_rom_addr_reg_rep[2]/Q
                         net (fo=7, routed)           0.130    -0.282    init_rom_addr_reg_rep_n_0_[2]
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.098    -0.184 r  init_rom_addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    p_0_in[3]
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[3]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.092    -0.449    init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  init_rom_addr_reg_rep[0]/Q
                         net (fo=9, routed)           0.179    -0.221    init_rom_addr_reg_rep_n_0_[0]
    SLICE_X3Y74          LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  init_rom_addr_rep[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    p_0_in[0]
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.091    -0.450    init_rom_addr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.373%)  route 0.212ns (53.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  state_reg[1]/Q
                         net (fo=8, routed)           0.212    -0.187    state_reg_n_0_[1]
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.042    -0.145 r  state[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.145    state[2]_i_2_n_0
    SLICE_X3Y73          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.228    -0.540    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.107    -0.433    state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.778%)  route 0.212ns (53.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  state_reg[1]/Q
                         net (fo=8, routed)           0.212    -0.187    state_reg_n_0_[1]
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.045    -0.142 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    state[1]_i_1_n_0
    SLICE_X3Y73          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.228    -0.540    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.091    -0.449    state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  init_rom_addr_reg_rep[1]/Q
                         net (fo=8, routed)           0.241    -0.159    init_rom_addr_reg_rep_n_0_[1]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.043    -0.116 r  init_rom_addr_rep[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    p_0_in[2]
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[2]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.107    -0.434    init_rom_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.580    -0.541    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  init_rom_addr_reg_rep[1]/Q
                         net (fo=8, routed)           0.241    -0.159    init_rom_addr_reg_rep_n_0_[1]
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.045    -0.114 r  init_rom_addr_rep[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    p_0_in[1]
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y75          FDRE                                         r  init_rom_addr_reg_rep[1]/C
                         clock pessimism             -0.228    -0.541    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.092    -0.449    init_rom_addr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0   lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X1Y73     LCD_RESET_reg_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         125.000     124.000    SLICE_X0Y79     LCD_RS_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y74     init_rom_addr_reg_rep[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y75     init_rom_addr_reg_rep[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y75     init_rom_addr_reg_rep[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y75     init_rom_addr_reg_rep[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y75     init_rom_addr_reg_rep[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X3Y75     init_rom_addr_reg_rep[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       125.000     35.000     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X1Y73     LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X1Y73     LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X0Y79     LCD_RS_reg_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X0Y79     LCD_RS_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y74     init_rom_addr_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y74     init_rom_addr_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X1Y73     LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X1Y73     LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X0Y79     LCD_RS_reg_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X0Y79     LCD_RS_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y74     init_rom_addr_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y74     init_rom_addr_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X3Y75     init_rom_addr_reg_rep[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 3.686ns (44.681%)  route 4.564ns (55.319%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    R2                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467    63.967 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    65.220    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    56.738 f  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    58.394    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    58.490 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          2.909    61.398    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    64.989 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    64.989    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 4.132ns (62.425%)  route 2.487ns (37.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.608    -2.402    lcd_clk_OBUF
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518    -1.884 r  led_1_reg_reg/Q
                         net (fo=1, routed)           2.487     0.603    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     4.216 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.216    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 4.029ns (67.529%)  route 1.937ns (32.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.608    -2.402    lcd_clk_OBUF
    SLICE_X1Y73          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           1.937    -0.009    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         3.573     3.564 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     3.564    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 4.031ns (70.683%)  route 1.672ns (29.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.613    -2.397    lcd_clk_OBUF
    SLICE_X0Y79          FDPE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           1.672    -0.269    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.575     3.306 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     3.306    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.317ns (51.594%)  route 1.235ns (48.406%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.734    -0.386    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.905 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.905    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.417ns (81.432%)  route 0.323ns (18.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.584    -0.537    lcd_clk_OBUF
    SLICE_X0Y79          FDPE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDPE (Prop_fdpe_C_Q)         0.141    -0.396 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           0.323    -0.073    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.203 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.203    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.415ns (75.086%)  route 0.469ns (24.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X1Y73          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.469     0.070    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.344 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.344    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.478ns (67.670%)  route 0.706ns (32.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.540    lcd_clk_OBUF
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  led_1_reg_reg/Q
                         net (fo=1, routed)           0.706     0.330    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         1.314     1.644 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.265 f  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.811    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.840 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.662    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.026    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.654ns (32.054%)  route 3.506ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.430     5.160    LCD_RS_reg_i_1_n_0
    SLICE_X0Y71          FDCE                                         f  pixel_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.497    -2.008    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  pixel_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.654ns (32.054%)  route 3.506ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.430     5.160    LCD_RS_reg_i_1_n_0
    SLICE_X0Y71          FDCE                                         f  pixel_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.497    -2.008    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  pixel_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.654ns (32.054%)  route 3.506ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.430     5.160    LCD_RS_reg_i_1_n_0
    SLICE_X0Y71          FDCE                                         f  pixel_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.497    -2.008    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  pixel_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.654ns (32.054%)  route 3.506ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.430     5.160    LCD_RS_reg_i_1_n_0
    SLICE_X0Y71          FDCE                                         f  pixel_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.497    -2.008    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  pixel_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.654ns (32.054%)  route 3.506ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.430     5.160    LCD_RS_reg_i_1_n_0
    SLICE_X0Y71          FDCE                                         f  pixel_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.497    -2.008    lcd_clk_OBUF
    SLICE_X0Y71          FDCE                                         r  pixel_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.654ns (32.954%)  route 3.365ns (67.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.289     5.020    LCD_RS_reg_i_1_n_0
    SLICE_X0Y72          FDCE                                         f  pixel_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495    -2.010    lcd_clk_OBUF
    SLICE_X0Y72          FDCE                                         r  pixel_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.654ns (32.954%)  route 3.365ns (67.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.289     5.020    LCD_RS_reg_i_1_n_0
    SLICE_X0Y72          FDCE                                         f  pixel_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495    -2.010    lcd_clk_OBUF
    SLICE_X0Y72          FDCE                                         r  pixel_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.654ns (32.954%)  route 3.365ns (67.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.289     5.020    LCD_RS_reg_i_1_n_0
    SLICE_X0Y72          FDCE                                         f  pixel_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495    -2.010    lcd_clk_OBUF
    SLICE_X0Y72          FDCE                                         r  pixel_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.654ns (32.954%)  route 3.365ns (67.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.289     5.020    LCD_RS_reg_i_1_n_0
    SLICE_X0Y72          FDCE                                         f  pixel_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495    -2.010    lcd_clk_OBUF
    SLICE_X0Y72          FDCE                                         r  pixel_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_RS_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 1.654ns (33.871%)  route 3.229ns (66.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.577    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.153     3.730 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.153     4.884    LCD_RS_reg_i_1_n_0
    SLICE_X0Y79          FDPE                                         f  LCD_RS_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.498    -2.007    lcd_clk_OBUF
    SLICE_X0Y79          FDPE                                         r  LCD_RS_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_1_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.314ns (26.555%)  route 0.868ns (73.445%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.045     1.126 r  led_1_reg_i_1/O
                         net (fo=1, routed)           0.056     1.181    led_1_reg_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X2Y73          FDRE                                         r  led_1_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.314ns (25.003%)  route 0.941ns (74.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.811     1.079    reset_n_IBUF
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.124 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.130     1.255    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X3Y74          FDRE                                         r  init_rom_addr_reg_rep[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.314ns (23.655%)  route 1.013ns (76.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.811     1.079    reset_n_IBUF
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.124 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.202     1.326    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.314ns (23.655%)  route 1.013ns (76.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.811     1.079    reset_n_IBUF
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.045     1.124 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.202     1.326    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.847    -0.312    lcd_clk_OBUF
    SLICE_X2Y74          FDRE                                         r  init_rom_addr_reg_rep[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.312ns (23.406%)  route 1.020ns (76.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.208     1.332    LCD_RS_reg_i_1_n_0
    SLICE_X3Y73          FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.312ns (23.406%)  route 1.020ns (76.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.208     1.332    LCD_RS_reg_i_1_n_0
    SLICE_X3Y73          FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.312ns (23.406%)  route 1.020ns (76.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.208     1.332    LCD_RS_reg_i_1_n_0
    SLICE_X3Y73          FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X3Y73          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_RESET_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.312ns (23.398%)  route 1.021ns (76.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.209     1.332    LCD_RS_reg_i_1_n_0
    SLICE_X1Y73          FDCE                                         f  LCD_RESET_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X1Y73          FDCE                                         r  LCD_RESET_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.312ns (23.322%)  route 1.025ns (76.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.213     1.337    LCD_RS_reg_i_1_n_0
    SLICE_X0Y73          FDCE                                         f  pixel_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X0Y73          FDCE                                         r  pixel_cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.312ns (23.322%)  route 1.025ns (76.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           0.812     1.081    reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.043     1.124 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.213     1.337    LCD_RS_reg_i_1_n_0
    SLICE_X0Y73          FDCE                                         f  pixel_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.848    -0.311    lcd_clk_OBUF
    SLICE_X0Y73          FDCE                                         r  pixel_cnt_reg[11]/C





