Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Aug 22 16:14:56 2024
| Host         : cadence29 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          25          
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: u_top_vga/u_chess_board/figure_code_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_top_vga/u_chess_board/figure_code_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_top_vga/u_chess_board/figure_code_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_top_vga/u_mouse_position/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.486      -33.607                     25                 1546        0.046        0.000                      0                 1546        3.000        0.000                       0                   991  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk65MHz_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        3.876        0.000                      0                  464        0.068        0.000                      0                  464        4.500        0.000                       0                   277  
  clk65MHz_clk_wiz_0         0.069        0.000                      0                 1059        0.046        0.000                      0                 1059        6.712        0.000                       0                   710  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk65MHz_clk_wiz_0        -1.486      -33.607                     25                   25        0.051        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk100MHz_clk_wiz_0                       
(none)               clk65MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk65MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.518ns (41.374%)  route 3.568ns (58.626%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.134     4.782    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y74         LUT5 (Prop_lut5_I3_O)        0.329     5.111 r  u_top_vga/u_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.111    u_top_vga/u_MouseCtl/x_pos[1]_i_1_n_1
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077     8.987    u_top_vga/u_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.518ns (41.442%)  route 3.558ns (58.558%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.124     4.772    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y74         LUT5 (Prop_lut5_I3_O)        0.329     5.101 r  u_top_vga/u_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.101    u_top_vga/u_MouseCtl/x_pos[2]_i_1_n_1
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.081     8.991    u_top_vga/u_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 2.518ns (42.650%)  route 3.386ns (57.350%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.952     4.600    u_top_vga/u_MouseCtl/gtOp
    SLICE_X39Y75         LUT5 (Prop_lut5_I3_O)        0.329     4.929 r  u_top_vga/u_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.929    u_top_vga/u_MouseCtl/x_pos[0]_i_1_n_1
    SLICE_X39Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X39Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.029     8.939    u_top_vga/u_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.518ns (42.633%)  route 3.388ns (57.367%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.955     4.602    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y76         LUT5 (Prop_lut5_I4_O)        0.329     4.931 r  u_top_vga/u_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.931    u_top_vga/u_MouseCtl/x_pos[8]_i_1_n_1
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.420     8.424    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.081     8.993    u_top_vga/u_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 2.518ns (42.913%)  route 3.350ns (57.087%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.916     4.564    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.329     4.893 r  u_top_vga/u_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.893    u_top_vga/u_MouseCtl/x_pos[5]_i_1_n_1
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.081     8.991    u_top_vga/u_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.518ns (43.248%)  route 3.304ns (56.752%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.871     4.518    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     4.847 r  u_top_vga/u_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     4.847    u_top_vga/u_MouseCtl/x_pos[11]_i_1_n_1
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.420     8.424    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.079     8.991    u_top_vga/u_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.338ns (23.216%)  route 4.425ns (76.784%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X48Y76         FDRE                                         r  u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  u_top_vga/u_MouseCtl/timeout_cnt_reg[23]/Q
                         net (fo=2, routed)           0.988     0.435    u_top_vga/u_MouseCtl/timeout_cnt_reg_n_1_[23]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.299     0.734 f  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.280     1.014    u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_9_n_1
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124     1.138 f  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.574     1.712    u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_8_n_1
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.280     2.115    u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_5_n_1
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124     2.239 r  u_top_vga/u_MouseCtl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.641     3.880    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[35]
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.004 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_5/O
                         net (fo=1, routed)           0.663     4.667    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_5_n_1
    SLICE_X42Y79         LUT6 (Prop_lut6_I5_O)        0.124     4.791 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.791    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_49
    SLICE_X42Y79         FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426     8.430    u_top_vga/u_MouseCtl/CLK
    SLICE_X42Y79         FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X42Y79         FDPE (Setup_fdpe_C_D)        0.077     8.995    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.518ns (43.993%)  route 3.206ns (56.007%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.772     4.420    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.329     4.749 r  u_top_vga/u_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.749    u_top_vga/u_MouseCtl/x_pos[7]_i_1_n_1
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.079     8.989    u_top_vga/u_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.518ns (44.268%)  route 3.170ns (55.732%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.736     4.384    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y74         LUT5 (Prop_lut5_I3_O)        0.329     4.713 r  u_top_vga/u_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.713    u_top_vga/u_MouseCtl/x_pos[3]_i_1_n_1
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.079     8.989    u_top_vga/u_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.518ns (44.285%)  route 3.168ns (55.715%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.537    -0.975    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y77         FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.451     0.932    u_top_vga/u_MouseCtl/x_overflow_reg_n_1
    SLICE_X36Y74         LUT3 (Prop_lut3_I1_O)        0.124     1.056 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.056    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_1
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.457 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.466    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_1
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.580 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.580    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.914 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.973     2.888    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.303     3.191 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.191    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_1
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.648 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.734     4.382    u_top_vga/u_MouseCtl/gtOp
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.329     4.711 r  u_top_vga/u_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.711    u_top_vga/u_MouseCtl/x_pos[4]_i_1_n_1
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.418     8.422    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y75         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.562     8.984    
                         clock uncertainty           -0.074     8.910    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077     8.987    u_top_vga/u_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  4.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.140%)  route 0.235ns (55.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X31Y78         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.235    -0.254    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_done
    SLICE_X36Y78         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0_n_1
    SLICE_X36Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X36Y78         FDCE (Hold_fdce_C_D)         0.092    -0.276    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/xpos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.365%)  route 0.242ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.549    -0.632    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_top_vga/u_MouseCtl/x_pos_reg[11]/Q
                         net (fo=3, routed)           0.242    -0.226    u_top_vga/u_MouseCtl/x_pos[11]
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.052    -0.320    u_top_vga/u_MouseCtl/xpos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.576%)  route 0.296ns (61.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.296    -0.193    u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data
    SLICE_X33Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.148 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.148    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1__0_n_1
    SLICE_X33Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X33Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X33Y78         FDCE (Hold_fdce_C_D)         0.091    -0.277    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.227ns (46.609%)  route 0.260ns (53.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=5, routed)           0.260    -0.242    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.099    -0.143 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[10]_i_1_n_1
    SLICE_X37Y80         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.819    -0.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X37Y80         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091    -0.275    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.227ns (46.143%)  route 0.265ns (53.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X33Y78         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.265    -0.237    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_1_[8]
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.138 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000    -0.138    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_1
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.818    -0.871    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism              0.503    -0.367    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.092    -0.275    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.980%)  route 0.305ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y74         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_top_vga/u_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           0.305    -0.164    u_top_vga/u_MouseCtl/x_pos[3]
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.059    -0.313    u_top_vga/u_MouseCtl/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/CLK
    SLICE_X43Y80         FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.099    -0.388    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[10]
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.343 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_38
    SLICE_X42Y80         FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.821    -0.869    u_top_vga/u_MouseCtl/CLK
    SLICE_X42Y80         FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X42Y80         FDCE (Hold_fdce_C_D)         0.120    -0.495    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.185ns (34.806%)  route 0.347ns (65.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.552    -0.629    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X35Y80         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.347    -0.142    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X36Y80         LUT4 (Prop_lut4_I2_O)        0.044    -0.098 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.098    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__0_n_1
    SLICE_X36Y80         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.819    -0.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y80         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X36Y80         FDCE (Hold_fdce_C_D)         0.107    -0.259    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.609%)  route 0.324ns (66.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.549    -0.632    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y76         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  u_top_vga/u_MouseCtl/x_pos_reg[9]/Q
                         net (fo=4, routed)           0.324    -0.144    u_top_vga/u_MouseCtl/x_pos[9]
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.063    -0.309    u_top_vga/u_MouseCtl/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clk_wiz_0
  To Clock:  clk65MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.221ns  (logic 2.492ns (16.372%)  route 12.729ns (83.628%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.923     3.392    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  u_top_vga/u_chess_board/possible_moves[62]_i_144/O
                         net (fo=6, routed)           1.293     4.809    u_top_vga/u_chess_board/possible_moves[62]_i_144_n_1
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.148     4.957 f  u_top_vga/u_chess_board/possible_moves[62]_i_116/O
                         net (fo=11, routed)          0.784     5.741    u_top_vga/u_chess_board/possible_moves[62]_i_116_n_1
    SLICE_X12Y115        LUT6 (Prop_lut6_I4_O)        0.328     6.069 f  u_top_vga/u_chess_board/possible_moves[38]_i_79/O
                         net (fo=11, routed)          1.193     7.262    u_top_vga/u_chess_board/possible_moves[38]_i_79_n_1
    SLICE_X8Y123         LUT2 (Prop_lut2_I1_O)        0.116     7.378 r  u_top_vga/u_chess_board/possible_moves[60]_i_69/O
                         net (fo=18, routed)          0.992     8.369    u_top_vga/u_chess_board/possible_moves[60]_i_69_n_1
    SLICE_X7Y118         LUT4 (Prop_lut4_I3_O)        0.328     8.697 r  u_top_vga/u_chess_board/possible_moves[26]_i_42/O
                         net (fo=1, routed)           1.026     9.723    u_top_vga/u_chess_board/possible_moves[26]_i_42_n_1
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.124     9.847 r  u_top_vga/u_chess_board/possible_moves[26]_i_24/O
                         net (fo=1, routed)           1.091    10.939    u_top_vga/u_chess_board/possible_moves[26]_i_24_n_1
    SLICE_X26Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.063 r  u_top_vga/u_chess_board/possible_moves[26]_i_7/O
                         net (fo=2, routed)           1.068    12.131    u_top_vga/u_chess_board/pp_pos_reg[0]_rep__0_0[6]
    SLICE_X40Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.255 r  u_top_vga/u_chess_board/possible_moves[26]_i_35/O
                         net (fo=1, routed)           0.579    12.834    u_top_vga/u_chess_board/possible_moves[26]_i_35_n_1
    SLICE_X42Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.958 r  u_top_vga/u_chess_board/possible_moves[26]_i_18/O
                         net (fo=1, routed)           0.445    13.403    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[26]
    SLICE_X42Y135        LUT6 (Prop_lut6_I2_O)        0.124    13.527 r  u_top_vga/u_chess_board/possible_moves[26]_i_5/O
                         net (fo=1, routed)           0.797    14.323    u_top_vga/u_chess_board/possible_moves[26]_i_5_n_1
    SLICE_X27Y135        LUT6 (Prop_lut6_I3_O)        0.124    14.447 r  u_top_vga/u_chess_board/possible_moves[26]_i_1/O
                         net (fo=1, routed)           0.000    14.447    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[26]
    SLICE_X27Y135        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.607    13.996    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X27Y135        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[26]/C
                         clock pessimism              0.571    14.567    
                         clock uncertainty           -0.079    14.488    
    SLICE_X27Y135        FDCE (Setup_fdce_C_D)        0.029    14.517    u_top_vga/u_figure_move_logic/possible_moves_reg[26]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 2.304ns (15.404%)  route 12.653ns (84.596%))
  Logic Levels:           13  (LUT4=1 LUT6=12)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.995 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.071     2.350    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I1_O)        0.124     2.474 f  u_top_vga/u_chess_board/possible_moves[63]_i_309/O
                         net (fo=3, routed)           1.210     3.685    u_top_vga/u_chess_board/possible_moves[63]_i_309_n_1
    SLICE_X22Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.809 f  u_top_vga/u_chess_board/possible_moves[54]_i_124/O
                         net (fo=3, routed)           0.941     4.750    u_top_vga/u_chess_board/possible_moves[54]_i_124_n_1
    SLICE_X18Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  u_top_vga/u_chess_board/possible_moves[9]_i_123/O
                         net (fo=3, routed)           1.154     6.027    u_top_vga/u_chess_board/possible_moves[9]_i_123_n_1
    SLICE_X18Y111        LUT6 (Prop_lut6_I3_O)        0.124     6.151 f  u_top_vga/u_chess_board/possible_moves[9]_i_83/O
                         net (fo=13, routed)          0.523     6.674    u_top_vga/u_chess_board/possible_moves[9]_i_83_n_1
    SLICE_X18Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.798 f  u_top_vga/u_chess_board/possible_moves[0]_i_36/O
                         net (fo=16, routed)          0.996     7.793    u_top_vga/u_chess_board/possible_moves[0]_i_36_n_1
    SLICE_X30Y112        LUT4 (Prop_lut4_I3_O)        0.153     7.946 r  u_top_vga/u_chess_board/possible_moves[9]_i_30/O
                         net (fo=6, routed)           1.209     9.155    u_top_vga/u_chess_board/possible_moves[9]_i_30_n_1
    SLICE_X26Y111        LUT6 (Prop_lut6_I3_O)        0.331     9.486 r  u_top_vga/u_chess_board/possible_moves[33]_i_35/O
                         net (fo=1, routed)           1.405    10.891    u_top_vga/u_chess_board/possible_moves[33]_i_35_n_1
    SLICE_X26Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.015 r  u_top_vga/u_chess_board/possible_moves[33]_i_20/O
                         net (fo=2, routed)           0.697    11.711    u_top_vga/u_chess_board/u_figure_move_logic/result80_in[33]
    SLICE_X31Y127        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  u_top_vga/u_chess_board/possible_moves[33]_i_24/O
                         net (fo=1, routed)           0.634    12.469    u_top_vga/u_chess_board/possible_moves[33]_i_24_n_1
    SLICE_X34Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.593 r  u_top_vga/u_chess_board/possible_moves[33]_i_9/O
                         net (fo=1, routed)           0.751    13.344    u_top_vga/u_chess_board/possible_moves[33]_i_9_n_1
    SLICE_X34Y137        LUT6 (Prop_lut6_I2_O)        0.124    13.468 r  u_top_vga/u_chess_board/possible_moves[33]_i_3/O
                         net (fo=1, routed)           0.592    14.060    u_top_vga/u_chess_board/possible_moves[33]_i_3_n_1
    SLICE_X31Y138        LUT6 (Prop_lut6_I2_O)        0.124    14.184 r  u_top_vga/u_chess_board/possible_moves[33]_i_1/O
                         net (fo=1, routed)           0.000    14.184    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[33]
    SLICE_X31Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.606    13.995    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X31Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[33]/C
                         clock pessimism              0.571    14.566    
                         clock uncertainty           -0.079    14.487    
    SLICE_X31Y138        FDCE (Setup_fdce_C_D)        0.029    14.516    u_top_vga/u_figure_move_logic/possible_moves_reg[33]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.903ns  (logic 2.754ns (18.480%)  route 12.149ns (81.520%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.990 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.732     3.202    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.326 r  u_top_vga/u_chess_board/possible_moves[6]_i_79/O
                         net (fo=2, routed)           0.949     4.275    u_top_vga/u_chess_board/possible_moves[6]_i_79_n_1
    SLICE_X23Y108        LUT4 (Prop_lut4_I3_O)        0.150     4.425 f  u_top_vga/u_chess_board/possible_moves[6]_i_56/O
                         net (fo=10, routed)          1.224     5.649    u_top_vga/u_chess_board/possible_moves[6]_i_56_n_1
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.326     5.975 r  u_top_vga/u_chess_board/possible_moves[43]_i_67/O
                         net (fo=27, routed)          1.192     7.168    u_top_vga/u_chess_board/possible_moves[43]_i_67_n_1
    SLICE_X2Y125         LUT5 (Prop_lut5_I1_O)        0.150     7.318 r  u_top_vga/u_chess_board/possible_moves[63]_i_160/O
                         net (fo=5, routed)           0.998     8.315    u_top_vga/u_chess_board/possible_moves[63]_i_160_n_1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.328     8.643 r  u_top_vga/u_chess_board/possible_moves[60]_i_41/O
                         net (fo=1, routed)           0.911     9.555    u_top_vga/u_chess_board/u_figure_move_logic/result164_in[60]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.150     9.705 r  u_top_vga/u_chess_board/possible_moves[60]_i_28/O
                         net (fo=1, routed)           1.295    10.999    u_top_vga/u_chess_board/possible_moves[60]_i_28_n_1
    SLICE_X26Y119        LUT6 (Prop_lut6_I0_O)        0.326    11.325 r  u_top_vga/u_chess_board/possible_moves[60]_i_11/O
                         net (fo=2, routed)           0.793    12.119    u_top_vga/u_chess_board/pp_pos_reg[0]_rep__0_0[13]
    SLICE_X27Y128        LUT6 (Prop_lut6_I4_O)        0.124    12.243 r  u_top_vga/u_chess_board/possible_moves[60]_i_34/O
                         net (fo=1, routed)           0.639    12.882    u_top_vga/u_chess_board/possible_moves[60]_i_34_n_1
    SLICE_X33Y131        LUT6 (Prop_lut6_I2_O)        0.124    13.006 r  u_top_vga/u_chess_board/possible_moves[60]_i_19/O
                         net (fo=1, routed)           0.424    13.430    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[60]
    SLICE_X31Y133        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  u_top_vga/u_chess_board/possible_moves[60]_i_6/O
                         net (fo=1, routed)           0.451    14.005    u_top_vga/u_chess_board/possible_moves[60]_i_6_n_1
    SLICE_X28Y131        LUT6 (Prop_lut6_I4_O)        0.124    14.129 r  u_top_vga/u_chess_board/possible_moves[60]_i_1/O
                         net (fo=1, routed)           0.000    14.129    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[60]
    SLICE_X28Y131        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.601    13.990    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X28Y131        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[60]/C
                         clock pessimism              0.571    14.561    
                         clock uncertainty           -0.079    14.482    
    SLICE_X28Y131        FDCE (Setup_fdce_C_D)        0.029    14.511    u_top_vga/u_figure_move_logic/possible_moves_reg[60]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/pp_pos_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 2.068ns (13.924%)  route 12.785ns (86.076%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.740    -0.772    u_top_vga/u_chess_board/clk_65
    SLICE_X15Y104        FDCE                                         r  u_top_vga/u_chess_board/pp_pos_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  u_top_vga/u_chess_board/pp_pos_reg[3]_rep__0/Q
                         net (fo=125, routed)         1.189     0.873    u_top_vga/u_chess_board/pp_pos_reg[3]_rep__0_n_1
    SLICE_X28Y99         LUT6 (Prop_lut6_I4_O)        0.124     0.997 r  u_top_vga/u_chess_board/possible_moves[61]_i_179/O
                         net (fo=4, routed)           1.176     2.173    u_top_vga/u_chess_board/possible_moves[61]_i_179_n_1
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.124     2.297 r  u_top_vga/u_chess_board/possible_moves[61]_i_85/O
                         net (fo=2, routed)           0.939     3.236    u_top_vga/u_chess_board/possible_moves[61]_i_85_n_1
    SLICE_X26Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.360 r  u_top_vga/u_chess_board/possible_moves[21]_i_30/O
                         net (fo=6, routed)           1.339     4.699    u_top_vga/u_chess_board/possible_moves[21]_i_30_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.823 r  u_top_vga/u_chess_board/possible_moves[27]_i_56/O
                         net (fo=59, routed)          1.496     6.319    u_top_vga/u_chess_board/possible_moves[27]_i_56_n_1
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.124     6.443 r  u_top_vga/u_chess_board/possible_moves[17]_i_49/O
                         net (fo=2, routed)           0.774     7.217    u_top_vga/u_chess_board/possible_moves[17]_i_49_n_1
    SLICE_X4Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.341 r  u_top_vga/u_chess_board/possible_moves[17]_i_61/O
                         net (fo=1, routed)           0.950     8.291    u_top_vga/u_chess_board/possible_moves[17]_i_61_n_1
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.124     8.415 r  u_top_vga/u_chess_board/possible_moves[17]_i_56/O
                         net (fo=1, routed)           0.933     9.347    u_top_vga/u_chess_board/u_figure_move_logic/result143_in[17]
    SLICE_X19Y119        LUT5 (Prop_lut5_I2_O)        0.124     9.471 f  u_top_vga/u_chess_board/possible_moves[17]_i_43/O
                         net (fo=2, routed)           0.820    10.292    u_top_vga/u_chess_board/possible_moves[17]_i_43_n_1
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124    10.416 r  u_top_vga/u_chess_board/possible_moves[17]_i_29/O
                         net (fo=1, routed)           1.052    11.468    u_top_vga/u_chess_board/u_figure_move_logic/result80_in[17]
    SLICE_X30Y134        LUT4 (Prop_lut4_I0_O)        0.124    11.592 r  u_top_vga/u_chess_board/possible_moves[17]_i_15/O
                         net (fo=2, routed)           0.887    12.478    u_top_vga/u_chess_board/possible_moves[17]_i_15_n_1
    SLICE_X41Y136        LUT4 (Prop_lut4_I1_O)        0.124    12.602 r  u_top_vga/u_chess_board/possible_moves[17]_i_10/O
                         net (fo=1, routed)           0.403    13.005    u_top_vga/u_chess_board/possible_moves[17]_i_10_n_1
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.129 r  u_top_vga/u_chess_board/possible_moves[17]_i_4/O
                         net (fo=1, routed)           0.828    13.957    u_top_vga/u_chess_board/possible_moves[17]_i_4_n_1
    SLICE_X24Y138        LUT6 (Prop_lut6_I3_O)        0.124    14.081 r  u_top_vga/u_chess_board/possible_moves[17]_i_1/O
                         net (fo=1, routed)           0.000    14.081    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[17]
    SLICE_X24Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.609    13.998    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X24Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[17]/C
                         clock pessimism              0.571    14.569    
                         clock uncertainty           -0.079    14.490    
    SLICE_X24Y138        FDCE (Setup_fdce_C_D)        0.029    14.519    u_top_vga/u_figure_move_logic/possible_moves_reg[17]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 2.528ns (17.062%)  route 12.289ns (82.938%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 13.998 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.732     3.202    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.326 r  u_top_vga/u_chess_board/possible_moves[6]_i_79/O
                         net (fo=2, routed)           0.949     4.275    u_top_vga/u_chess_board/possible_moves[6]_i_79_n_1
    SLICE_X23Y108        LUT4 (Prop_lut4_I3_O)        0.150     4.425 f  u_top_vga/u_chess_board/possible_moves[6]_i_56/O
                         net (fo=10, routed)          1.224     5.649    u_top_vga/u_chess_board/possible_moves[6]_i_56_n_1
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.326     5.975 r  u_top_vga/u_chess_board/possible_moves[43]_i_67/O
                         net (fo=27, routed)          0.963     6.938    u_top_vga/u_chess_board/possible_moves[43]_i_67_n_1
    SLICE_X6Y125         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  u_top_vga/u_chess_board/possible_moves[52]_i_97/O
                         net (fo=1, routed)           0.606     7.669    u_top_vga/u_chess_board/possible_moves[52]_i_97_n_1
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  u_top_vga/u_chess_board/possible_moves[52]_i_72/O
                         net (fo=1, routed)           1.041     8.834    u_top_vga/u_chess_board/u_figure_move_logic/result164_in[52]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     8.958 r  u_top_vga/u_chess_board/possible_moves[52]_i_52/O
                         net (fo=1, routed)           1.153    10.110    u_top_vga/u_chess_board/possible_moves[52]_i_52_n_1
    SLICE_X25Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.234 r  u_top_vga/u_chess_board/possible_moves[52]_i_36/O
                         net (fo=2, routed)           1.167    11.401    u_top_vga/u_chess_board/u_figure_move_logic/result80_in[52]
    SLICE_X27Y131        LUT4 (Prop_lut4_I0_O)        0.153    11.554 r  u_top_vga/u_chess_board/possible_moves[52]_i_17/O
                         net (fo=2, routed)           0.850    12.405    u_top_vga/u_chess_board/possible_moves[52]_i_17_n_1
    SLICE_X36Y137        LUT6 (Prop_lut6_I4_O)        0.327    12.732 r  u_top_vga/u_chess_board/possible_moves[52]_i_12/O
                         net (fo=1, routed)           0.279    13.011    u_top_vga/u_chess_board/possible_moves[52]_i_12_n_1
    SLICE_X36Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  u_top_vga/u_chess_board/possible_moves[52]_i_4/O
                         net (fo=1, routed)           0.785    13.919    u_top_vga/u_chess_board/possible_moves[52]_i_4_n_1
    SLICE_X25Y138        LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  u_top_vga/u_chess_board/possible_moves[52]_i_1/O
                         net (fo=1, routed)           0.000    14.043    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[52]
    SLICE_X25Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.609    13.998    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X25Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[52]/C
                         clock pessimism              0.571    14.569    
                         clock uncertainty           -0.079    14.490    
    SLICE_X25Y138        FDCE (Setup_fdce_C_D)        0.029    14.519    u_top_vga/u_figure_move_logic/possible_moves_reg[52]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.724ns  (logic 2.688ns (18.256%)  route 12.036ns (81.744%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.923     3.392    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  u_top_vga/u_chess_board/possible_moves[62]_i_144/O
                         net (fo=6, routed)           1.293     4.809    u_top_vga/u_chess_board/possible_moves[62]_i_144_n_1
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.148     4.957 f  u_top_vga/u_chess_board/possible_moves[62]_i_116/O
                         net (fo=11, routed)          0.784     5.741    u_top_vga/u_chess_board/possible_moves[62]_i_116_n_1
    SLICE_X12Y115        LUT6 (Prop_lut6_I4_O)        0.328     6.069 f  u_top_vga/u_chess_board/possible_moves[38]_i_79/O
                         net (fo=11, routed)          1.193     7.262    u_top_vga/u_chess_board/possible_moves[38]_i_79_n_1
    SLICE_X8Y123         LUT2 (Prop_lut2_I1_O)        0.116     7.378 r  u_top_vga/u_chess_board/possible_moves[60]_i_69/O
                         net (fo=18, routed)          0.791     8.169    u_top_vga/u_chess_board/possible_moves[60]_i_69_n_1
    SLICE_X15Y123        LUT3 (Prop_lut3_I1_O)        0.322     8.491 r  u_top_vga/u_chess_board/possible_moves[19]_i_49/O
                         net (fo=2, routed)           0.708     9.199    u_top_vga/u_chess_board/possible_moves[19]_i_49_n_1
    SLICE_X15Y123        LUT6 (Prop_lut6_I2_O)        0.326     9.525 r  u_top_vga/u_chess_board/possible_moves[19]_i_52/O
                         net (fo=1, routed)           0.648    10.173    u_top_vga/u_chess_board/possible_moves[19]_i_52_n_1
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.297 f  u_top_vga/u_chess_board/possible_moves[19]_i_40/O
                         net (fo=1, routed)           0.976    11.273    u_top_vga/u_chess_board/possible_moves[19]_i_40_n_1
    SLICE_X43Y125        LUT6 (Prop_lut6_I2_O)        0.124    11.397 r  u_top_vga/u_chess_board/possible_moves[19]_i_24/O
                         net (fo=1, routed)           0.891    12.288    u_top_vga/u_chess_board/possible_moves[19]_i_24_n_1
    SLICE_X46Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.412 r  u_top_vga/u_chess_board/possible_moves[19]_i_13/O
                         net (fo=1, routed)           0.816    13.228    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[19]
    SLICE_X32Y135        LUT6 (Prop_lut6_I2_O)        0.124    13.352 r  u_top_vga/u_chess_board/possible_moves[19]_i_5/O
                         net (fo=1, routed)           0.475    13.827    u_top_vga/u_chess_board/possible_moves[19]_i_5_n_1
    SLICE_X25Y135        LUT6 (Prop_lut6_I4_O)        0.124    13.951 r  u_top_vga/u_chess_board/possible_moves[19]_i_1/O
                         net (fo=1, routed)           0.000    13.951    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[19]
    SLICE_X25Y135        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.607    13.996    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X25Y135        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[19]/C
                         clock pessimism              0.571    14.567    
                         clock uncertainty           -0.079    14.488    
    SLICE_X25Y135        FDCE (Setup_fdce_C_D)        0.029    14.517    u_top_vga/u_figure_move_logic/possible_moves_reg[19]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.694ns  (logic 2.526ns (17.190%)  route 12.168ns (82.810%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 13.994 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.732     3.202    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.326 r  u_top_vga/u_chess_board/possible_moves[6]_i_79/O
                         net (fo=2, routed)           0.949     4.275    u_top_vga/u_chess_board/possible_moves[6]_i_79_n_1
    SLICE_X23Y108        LUT4 (Prop_lut4_I3_O)        0.150     4.425 f  u_top_vga/u_chess_board/possible_moves[6]_i_56/O
                         net (fo=10, routed)          1.224     5.649    u_top_vga/u_chess_board/possible_moves[6]_i_56_n_1
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.326     5.975 r  u_top_vga/u_chess_board/possible_moves[43]_i_67/O
                         net (fo=27, routed)          1.192     7.168    u_top_vga/u_chess_board/possible_moves[43]_i_67_n_1
    SLICE_X2Y125         LUT5 (Prop_lut5_I1_O)        0.150     7.318 r  u_top_vga/u_chess_board/possible_moves[63]_i_160/O
                         net (fo=5, routed)           0.745     8.062    u_top_vga/u_chess_board/possible_moves[63]_i_160_n_1
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.328     8.390 r  u_top_vga/u_chess_board/possible_moves[57]_i_43/O
                         net (fo=1, routed)           0.786     9.177    u_top_vga/u_chess_board/u_figure_move_logic/result164_in[57]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.124     9.301 r  u_top_vga/u_chess_board/possible_moves[57]_i_23/O
                         net (fo=1, routed)           1.106    10.407    u_top_vga/u_chess_board/possible_moves[57]_i_23_n_1
    SLICE_X26Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.531 r  u_top_vga/u_chess_board/possible_moves[57]_i_7/O
                         net (fo=2, routed)           0.883    11.413    u_top_vga/u_chess_board/pp_pos_reg[0]_rep__0_0[11]
    SLICE_X31Y128        LUT5 (Prop_lut5_I2_O)        0.124    11.537 r  u_top_vga/u_chess_board/possible_moves[57]_i_39/O
                         net (fo=1, routed)           0.476    12.013    u_top_vga/u_chess_board/possible_moves[57]_i_39_n_1
    SLICE_X37Y130        LUT6 (Prop_lut6_I2_O)        0.124    12.137 r  u_top_vga/u_chess_board/possible_moves[57]_i_20/O
                         net (fo=1, routed)           0.642    12.778    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[57]
    SLICE_X37Y134        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  u_top_vga/u_chess_board/possible_moves[57]_i_5/O
                         net (fo=1, routed)           0.894    13.797    u_top_vga/u_chess_board/possible_moves[57]_i_5_n_1
    SLICE_X25Y133        LUT6 (Prop_lut6_I3_O)        0.124    13.921 r  u_top_vga/u_chess_board/possible_moves[57]_i_1/O
                         net (fo=1, routed)           0.000    13.921    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[57]
    SLICE_X25Y133        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.605    13.994    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X25Y133        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[57]/C
                         clock pessimism              0.571    14.565    
                         clock uncertainty           -0.079    14.486    
    SLICE_X25Y133        FDCE (Setup_fdce_C_D)        0.029    14.515    u_top_vga/u_figure_move_logic/possible_moves_reg[57]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 2.304ns (15.702%)  route 12.370ns (84.298%))
  Logic Levels:           13  (LUT4=1 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.071     2.350    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I1_O)        0.124     2.474 f  u_top_vga/u_chess_board/possible_moves[63]_i_309/O
                         net (fo=3, routed)           1.210     3.685    u_top_vga/u_chess_board/possible_moves[63]_i_309_n_1
    SLICE_X22Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.809 f  u_top_vga/u_chess_board/possible_moves[54]_i_124/O
                         net (fo=3, routed)           0.941     4.750    u_top_vga/u_chess_board/possible_moves[54]_i_124_n_1
    SLICE_X18Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.874 f  u_top_vga/u_chess_board/possible_moves[9]_i_123/O
                         net (fo=3, routed)           1.154     6.027    u_top_vga/u_chess_board/possible_moves[9]_i_123_n_1
    SLICE_X18Y111        LUT6 (Prop_lut6_I3_O)        0.124     6.151 f  u_top_vga/u_chess_board/possible_moves[9]_i_83/O
                         net (fo=13, routed)          0.523     6.674    u_top_vga/u_chess_board/possible_moves[9]_i_83_n_1
    SLICE_X18Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.798 f  u_top_vga/u_chess_board/possible_moves[0]_i_36/O
                         net (fo=16, routed)          0.996     7.793    u_top_vga/u_chess_board/possible_moves[0]_i_36_n_1
    SLICE_X30Y112        LUT4 (Prop_lut4_I3_O)        0.153     7.946 r  u_top_vga/u_chess_board/possible_moves[9]_i_30/O
                         net (fo=6, routed)           1.212     9.158    u_top_vga/u_chess_board/possible_moves[9]_i_30_n_1
    SLICE_X27Y111        LUT6 (Prop_lut6_I3_O)        0.331     9.489 r  u_top_vga/u_chess_board/possible_moves[25]_i_22/O
                         net (fo=1, routed)           0.906    10.396    u_top_vga/u_chess_board/possible_moves[25]_i_22_n_1
    SLICE_X28Y119        LUT6 (Prop_lut6_I2_O)        0.124    10.520 r  u_top_vga/u_chess_board/possible_moves[25]_i_7/O
                         net (fo=2, routed)           0.888    11.408    u_top_vga/u_chess_board/pp_pos_reg[0]_rep__0_0[5]
    SLICE_X40Y127        LUT6 (Prop_lut6_I3_O)        0.124    11.532 r  u_top_vga/u_chess_board/possible_moves[25]_i_34/O
                         net (fo=1, routed)           0.613    12.144    u_top_vga/u_chess_board/possible_moves[25]_i_34_n_1
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.124    12.268 r  u_top_vga/u_chess_board/possible_moves[25]_i_17/O
                         net (fo=1, routed)           0.562    12.830    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[25]
    SLICE_X44Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.954 r  u_top_vga/u_chess_board/possible_moves[25]_i_5/O
                         net (fo=1, routed)           0.822    13.776    u_top_vga/u_chess_board/possible_moves[25]_i_5_n_1
    SLICE_X28Y133        LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  u_top_vga/u_chess_board/possible_moves[25]_i_1/O
                         net (fo=1, routed)           0.000    13.900    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[25]
    SLICE_X28Y133        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.604    13.993    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X28Y133        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[25]/C
                         clock pessimism              0.571    14.564    
                         clock uncertainty           -0.079    14.485    
    SLICE_X28Y133        FDCE (Setup_fdce_C_D)        0.029    14.514    u_top_vga/u_figure_move_logic/possible_moves_reg[25]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 2.688ns (18.311%)  route 11.991ns (81.689%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 13.999 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.923     3.392    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  u_top_vga/u_chess_board/possible_moves[62]_i_144/O
                         net (fo=6, routed)           1.293     4.809    u_top_vga/u_chess_board/possible_moves[62]_i_144_n_1
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.148     4.957 f  u_top_vga/u_chess_board/possible_moves[62]_i_116/O
                         net (fo=11, routed)          0.784     5.741    u_top_vga/u_chess_board/possible_moves[62]_i_116_n_1
    SLICE_X12Y115        LUT6 (Prop_lut6_I4_O)        0.328     6.069 f  u_top_vga/u_chess_board/possible_moves[38]_i_79/O
                         net (fo=11, routed)          1.193     7.262    u_top_vga/u_chess_board/possible_moves[38]_i_79_n_1
    SLICE_X8Y123         LUT2 (Prop_lut2_I1_O)        0.116     7.378 r  u_top_vga/u_chess_board/possible_moves[60]_i_69/O
                         net (fo=18, routed)          0.988     8.365    u_top_vga/u_chess_board/possible_moves[60]_i_69_n_1
    SLICE_X14Y126        LUT3 (Prop_lut3_I1_O)        0.320     8.685 r  u_top_vga/u_chess_board/possible_moves[22]_i_79/O
                         net (fo=1, routed)           0.912     9.597    u_top_vga/u_chess_board/possible_moves[22]_i_79_n_1
    SLICE_X27Y125        LUT5 (Prop_lut5_I3_O)        0.328     9.925 r  u_top_vga/u_chess_board/possible_moves[22]_i_53/O
                         net (fo=2, routed)           0.557    10.482    u_top_vga/u_chess_board/possible_moves[22]_i_53_n_1
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  u_top_vga/u_chess_board/possible_moves[22]_i_67/O
                         net (fo=1, routed)           0.680    11.287    u_top_vga/u_chess_board/possible_moves[22]_i_67_n_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I4_O)        0.124    11.411 r  u_top_vga/u_chess_board/possible_moves[22]_i_41/O
                         net (fo=1, routed)           0.628    12.038    u_top_vga/u_chess_board/possible_moves[22]_i_41_n_1
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.162 r  u_top_vga/u_chess_board/possible_moves[22]_i_17/O
                         net (fo=1, routed)           0.834    12.996    u_top_vga/u_chess_board/u_figure_move_logic/result17_in[22]
    SLICE_X35Y138        LUT6 (Prop_lut6_I3_O)        0.124    13.120 r  u_top_vga/u_chess_board/possible_moves[22]_i_4/O
                         net (fo=1, routed)           0.662    13.782    u_top_vga/u_chess_board/possible_moves[22]_i_4_n_1
    SLICE_X21Y138        LUT6 (Prop_lut6_I3_O)        0.124    13.906 r  u_top_vga/u_chess_board/possible_moves[22]_i_1/O
                         net (fo=1, routed)           0.000    13.906    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[22]
    SLICE_X21Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.610    13.999    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X21Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[22]/C
                         clock pessimism              0.571    14.570    
                         clock uncertainty           -0.079    14.491    
    SLICE_X21Y138        FDCE (Setup_fdce_C_D)        0.029    14.520    u_top_vga/u_figure_move_logic/possible_moves_reg[22]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 u_top_vga/u_chess_board/board_reg[1][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_wiz_0 rise@15.385ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.669ns  (logic 2.499ns (17.036%)  route 12.170ns (82.964%))
  Logic Levels:           13  (LUT2=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.738    -0.774    u_top_vga/u_chess_board/clk_65
    SLICE_X28Y102        FDCE                                         r  u_top_vga/u_chess_board/board_reg[1][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.318 f  u_top_vga/u_chess_board/board_reg[1][1][3]/Q
                         net (fo=6, routed)           1.473     1.156    u_top_vga/u_chess_board/board[1][1]_21[3]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.280 f  u_top_vga/u_chess_board/possible_moves[61]_i_356/O
                         net (fo=4, routed)           1.066     2.345    u_top_vga/u_chess_board/possible_moves[61]_i_356_n_1
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124     2.469 f  u_top_vga/u_chess_board/possible_moves[6]_i_96/O
                         net (fo=3, routed)           0.732     3.202    u_top_vga/u_chess_board/possible_moves[6]_i_96_n_1
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.326 r  u_top_vga/u_chess_board/possible_moves[6]_i_79/O
                         net (fo=2, routed)           0.949     4.275    u_top_vga/u_chess_board/possible_moves[6]_i_79_n_1
    SLICE_X23Y108        LUT4 (Prop_lut4_I3_O)        0.150     4.425 f  u_top_vga/u_chess_board/possible_moves[6]_i_56/O
                         net (fo=10, routed)          1.439     5.865    u_top_vga/u_chess_board/possible_moves[6]_i_56_n_1
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.326     6.191 r  u_top_vga/u_chess_board/possible_moves[48]_i_78/O
                         net (fo=5, routed)           0.673     6.864    u_top_vga/u_chess_board/possible_moves[48]_i_78_n_1
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124     6.988 r  u_top_vga/u_chess_board/possible_moves[56]_i_87/O
                         net (fo=2, routed)           1.005     7.993    u_top_vga/u_chess_board/possible_moves[56]_i_87_n_1
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.124     8.117 r  u_top_vga/u_chess_board/possible_moves[56]_i_45/O
                         net (fo=1, routed)           0.912     9.029    u_top_vga/u_chess_board/u_figure_move_logic/result164_in[56]
    SLICE_X20Y121        LUT2 (Prop_lut2_I0_O)        0.119     9.148 r  u_top_vga/u_chess_board/possible_moves[56]_i_21/O
                         net (fo=1, routed)           1.167    10.315    u_top_vga/u_chess_board/possible_moves[56]_i_21_n_1
    SLICE_X20Y120        LUT6 (Prop_lut6_I0_O)        0.332    10.647 r  u_top_vga/u_chess_board/possible_moves[56]_i_7/O
                         net (fo=2, routed)           0.875    11.523    u_top_vga/u_chess_board/pp_pos_reg[0]_rep__0_0[10]
    SLICE_X31Y129        LUT5 (Prop_lut5_I2_O)        0.124    11.647 r  u_top_vga/u_chess_board/possible_moves[56]_i_42/O
                         net (fo=1, routed)           0.588    12.234    u_top_vga/u_chess_board/possible_moves[56]_i_42_n_1
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.358 r  u_top_vga/u_chess_board/possible_moves[56]_i_19/O
                         net (fo=1, routed)           0.639    12.998    u_top_vga/u_chess_board/possible_moves[56]_i_19_n_1
    SLICE_X36Y133        LUT4 (Prop_lut4_I2_O)        0.124    13.122 r  u_top_vga/u_chess_board/possible_moves[56]_i_5/O
                         net (fo=1, routed)           0.650    13.771    u_top_vga/u_chess_board/possible_moves[56]_i_5_n_1
    SLICE_X27Y132        LUT6 (Prop_lut6_I3_O)        0.124    13.895 r  u_top_vga/u_chess_board/possible_moves[56]_i_1/O
                         net (fo=1, routed)           0.000    13.895    u_top_vga/u_figure_move_logic/possible_moves_reg[63]_0[56]
    SLICE_X27Y132        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.604    13.993    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X27Y132        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[56]/C
                         clock pessimism              0.571    14.564    
                         clock uncertainty           -0.079    14.485    
    SLICE_X27Y132        FDCE (Setup_fdce_C_D)        0.029    14.514    u_top_vga/u_figure_move_logic/possible_moves_reg[56]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.419%)  route 0.236ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.558    -0.623    u_top_vga/u_draw_bg/u_delay/clk_65
    SLICE_X32Y62         FDRE                                         r  u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][30]/Q
                         net (fo=3, routed)           0.236    -0.246    u_top_vga/u_draw_bg/int2\\.vcount[3]
    SLICE_X36Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.827    -0.862    u_top_vga/u_draw_bg/clk_65
    SLICE_X36Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.066    -0.292    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.199%)  route 0.228ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.557    -0.624    u_top_vga/u_draw_bg/u_delay/clk_65
    SLICE_X32Y63         FDRE                                         r  u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_bg/u_delay/del_mem_reg[0][29]/Q
                         net (fo=3, routed)           0.228    -0.255    u_top_vga/u_draw_bg/int2\\.vcount[2]
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.865    u_top_vga/u_draw_bg/clk_65
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.059    -0.302    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.556    -0.625    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.428    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0]_0[8]
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][8]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.078    -0.547    u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.556    -0.625    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.428    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0]_0[7]
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.076    -0.549    u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.556    -0.625    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.428    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0]_0[10]
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][10]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.075    -0.550    u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.556    -0.625    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.428    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0]_0[5]
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][5]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.071    -0.554    u_top_vga/u_draw_figure/u_delay/delay_stage[1].del_mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.557    -0.624    u_top_vga/u_draw_bg/clk_65
    SLICE_X32Y65         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.432    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][25]_0[1]
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][1]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.047    -0.564    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_top_vga/xpos_buf_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/mouse_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.680%)  route 0.303ns (70.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.547    -0.634    u_top_vga/clk_65
    SLICE_X35Y75         FDRE                                         r  u_top_vga/xpos_buf_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.506 r  u_top_vga/xpos_buf_out_reg[6]/Q
                         net (fo=4, routed)           0.303    -0.203    u_top_vga/u_mouse_position/mouse_position_reg[2]_33[0]
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.865    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.016    -0.345    u_top_vga/u_mouse_position/mouse_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_wiz_0/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk65MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.958%)  route 0.111ns (44.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.557    -0.624    u_top_vga/u_draw_bg/clk_65
    SLICE_X32Y65         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.111    -0.372    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][25]_0[4]
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.047    -0.544    u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y24     u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         15.385      13.229     BUFHCE_X0Y1      u_clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y58     u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk65MHz_clk_wiz_0

Setup :           25  Failing Endpoints,  Worst Slack       -1.486ns,  Total Violation      -33.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.883ns  (logic 0.580ns (30.797%)  route 1.303ns (69.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 29.207 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.553    29.041    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y95         FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456    29.497 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=2, routed)           1.303    30.800    u_top_vga/u_mouse_position/mouse_left
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.124    30.924 r  u_top_vga/u_mouse_position/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    30.924    u_top_vga/u_mouse_position/state_nxt[1]
    SLICE_X35Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.434    29.207    u_top_vga/u_mouse_position/clk_65
    SLICE_X35Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    29.606    
                         clock uncertainty           -0.199    29.406    
    SLICE_X35Y95         FDCE (Setup_fdce_C_D)        0.032    29.438    u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.438    
                         arrival time                         -30.924    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.480ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_position/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.875ns  (logic 0.580ns (30.932%)  route 1.295ns (69.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 29.208 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.553    29.041    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y95         FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456    29.497 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=2, routed)           1.295    30.792    u_top_vga/u_mouse_position/mouse_left
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    30.916 r  u_top_vga/u_mouse_position/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    30.916    u_top_vga/u_mouse_position/state_nxt[0]
    SLICE_X33Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.435    29.208    u_top_vga/u_mouse_position/clk_65
    SLICE_X33Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    29.607    
                         clock uncertainty           -0.199    29.407    
    SLICE_X33Y95         FDCE (Setup_fdce_C_D)        0.029    29.436    u_top_vga/u_mouse_position/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 -1.480    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.797ns  (logic 0.518ns (28.833%)  route 1.279ns (71.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 29.192 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.534    29.022    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    29.540 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.279    30.819    u_top_vga/xpos_buf_in[9]
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.419    29.192    u_top_vga/clk_65
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[9]/C
                         clock pessimism              0.398    29.591    
                         clock uncertainty           -0.199    29.391    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)       -0.043    29.348    u_top_vga/xpos_buf_out_reg[9]
  -------------------------------------------------------------------
                         required time                         29.348    
                         arrival time                         -30.819    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.776ns  (logic 0.518ns (29.174%)  route 1.258ns (70.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 29.193 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.534    29.022    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518    29.540 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.258    30.798    u_top_vga/xpos_buf_in[3]
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.420    29.193    u_top_vga/clk_65
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
                         clock pessimism              0.398    29.592    
                         clock uncertainty           -0.199    29.392    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.047    29.345    u_top_vga/xpos_buf_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.345    
                         arrival time                         -30.798    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.518ns (29.443%)  route 1.241ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 29.193 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.534    29.022    u_top_vga/u_MouseCtl/CLK
    SLICE_X42Y75         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    29.540 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           1.241    30.781    u_top_vga/ypos_buf_in[7]
    SLICE_X41Y75         FDRE                                         r  u_top_vga/ypos_buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.420    29.193    u_top_vga/clk_65
    SLICE_X41Y75         FDRE                                         r  u_top_vga/ypos_buf_out_reg[7]/C
                         clock pessimism              0.398    29.592    
                         clock uncertainty           -0.199    29.392    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)       -0.047    29.345    u_top_vga/ypos_buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                         29.345    
                         arrival time                         -30.781    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.969%)  route 1.300ns (74.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 29.193 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 29.023 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.535    29.023    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456    29.479 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           1.300    30.779    u_top_vga/xpos_buf_in[1]
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.420    29.193    u_top_vga/clk_65
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[1]/C
                         clock pessimism              0.398    29.592    
                         clock uncertainty           -0.199    29.392    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.040    29.352    u_top_vga/xpos_buf_out_reg[1]
  -------------------------------------------------------------------
                         required time                         29.352    
                         arrival time                         -30.779    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.728ns  (logic 0.518ns (29.985%)  route 1.210ns (70.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 29.192 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.534    29.022    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518    29.540 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.210    30.750    u_top_vga/xpos_buf_in[11]
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.419    29.192    u_top_vga/clk_65
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/C
                         clock pessimism              0.398    29.591    
                         clock uncertainty           -0.199    29.391    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)       -0.040    29.351    u_top_vga/xpos_buf_out_reg[11]
  -------------------------------------------------------------------
                         required time                         29.351    
                         arrival time                         -30.750    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.013%)  route 1.232ns (72.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 29.195 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 29.023 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.535    29.023    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456    29.479 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           1.232    30.711    u_top_vga/xpos_buf_in[4]
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.422    29.195    u_top_vga/clk_65
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/C
                         clock pessimism              0.398    29.594    
                         clock uncertainty           -0.199    29.394    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.062    29.332    u_top_vga/xpos_buf_out_reg[4]
  -------------------------------------------------------------------
                         required time                         29.332    
                         arrival time                         -30.711    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.668ns  (logic 0.456ns (27.344%)  route 1.212ns (72.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 29.190 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 29.021 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.533    29.021    u_top_vga/u_MouseCtl/CLK
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456    29.477 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.212    30.689    u_top_vga/xpos_buf_in[7]
    SLICE_X35Y75         FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.417    29.190    u_top_vga/clk_65
    SLICE_X35Y75         FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/C
                         clock pessimism              0.398    29.589    
                         clock uncertainty           -0.199    29.389    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.062    29.327    u_top_vga/xpos_buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                         29.327    
                         arrival time                         -30.689    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clk_wiz_0 rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.685ns  (logic 0.456ns (27.058%)  route 1.229ns (72.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 29.195 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 29.023 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.535    29.023    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456    29.479 r  u_top_vga/u_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           1.229    30.708    u_top_vga/xpos_buf_in[0]
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.422    29.195    u_top_vga/clk_65
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[0]/C
                         clock pessimism              0.398    29.594    
                         clock uncertainty           -0.199    29.394    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.047    29.347    u_top_vga/xpos_buf_out_reg[0]
  -------------------------------------------------------------------
                         required time                         29.347    
                         arrival time                         -30.708    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.852%)  route 0.470ns (74.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.470     0.001    u_top_vga/xpos_buf_in[10]
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.813    -0.876    u_top_vga/clk_65
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[10]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.199    -0.121    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.071    -0.050    u_top_vga/xpos_buf_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.615%)  route 0.476ns (74.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/CLK
    SLICE_X38Y72         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.476     0.010    u_top_vga/xpos_buf_in[2]
    SLICE_X36Y72         FDRE                                         r  u_top_vga/xpos_buf_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.816    -0.873    u_top_vga/clk_65
    SLICE_X36Y72         FDRE                                         r  u_top_vga/xpos_buf_out_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.199    -0.118    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.075    -0.043    u_top_vga/xpos_buf_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.994%)  route 0.500ns (78.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.549    -0.632    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.500     0.009    u_top_vga/xpos_buf_in[4]
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.816    -0.874    u_top_vga/clk_65
    SLICE_X28Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.199    -0.119    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.071    -0.048    u_top_vga/xpos_buf_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.436%)  route 0.481ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.481     0.011    u_top_vga/xpos_buf_in[8]
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.813    -0.876    u_top_vga/clk_65
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[8]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.199    -0.121    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.046    u_top_vga/xpos_buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.287%)  route 0.485ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X34Y76         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.485     0.015    u_top_vga/xpos_buf_in[11]
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.813    -0.876    u_top_vga/clk_65
    SLICE_X35Y76         FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.199    -0.121    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.078    -0.043    u_top_vga/xpos_buf_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.009%)  route 0.500ns (77.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.500     0.007    u_top_vga/xpos_buf_in[7]
    SLICE_X35Y75         FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.812    -0.877    u_top_vga/clk_65
    SLICE_X35Y75         FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.199    -0.122    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.071    -0.051    u_top_vga/xpos_buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.800%)  route 0.506ns (78.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.549    -0.632    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y73         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.506     0.015    u_top_vga/xpos_buf_in[5]
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.814    -0.875    u_top_vga/clk_65
    SLICE_X33Y73         FDRE                                         r  u_top_vga/xpos_buf_out_reg[5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.120    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.076    -0.044    u_top_vga/xpos_buf_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.619%)  route 0.511ns (78.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.548    -0.633    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y75         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.511     0.019    u_top_vga/ypos_buf_in[8]
    SLICE_X41Y75         FDRE                                         r  u_top_vga/ypos_buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.815    -0.875    u_top_vga/clk_65
    SLICE_X41Y75         FDRE                                         r  u_top_vga/ypos_buf_out_reg[8]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.120    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.076    -0.044    u_top_vga/ypos_buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.512%)  route 0.514ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.552    -0.629    u_top_vga/u_MouseCtl/CLK
    SLICE_X45Y71         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.514     0.026    u_top_vga/ypos_buf_in[1]
    SLICE_X44Y71         FDRE                                         r  u_top_vga/ypos_buf_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.820    -0.870    u_top_vga/clk_65
    SLICE_X44Y71         FDRE                                         r  u_top_vga/ypos_buf_out_reg[1]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.199    -0.115    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.075    -0.040    u_top_vga/ypos_buf_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.624%)  route 0.487ns (72.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.561    -0.620    u_top_vga/u_MouseCtl/CLK
    SLICE_X31Y95         FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=2, routed)           0.487     0.008    u_top_vga/u_mouse_position/mouse_left
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.045     0.053 r  u_top_vga/u_mouse_position/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.053    u_top_vga/u_mouse_position/state_nxt[1]
    SLICE_X35Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.828    -0.861    u_top_vga/u_mouse_position/clk_65
    SLICE_X35Y95         FDCE                                         r  u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.199    -0.106    
    SLICE_X35Y95         FDCE (Hold_fdce_C_D)         0.092    -0.014    u_top_vga/u_mouse_position/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.067    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/pick_position_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_mouse_position/your_turn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.807ns (28.993%)  route 1.976ns (71.007%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         LDCE                         0.000     0.000 r  u_top_vga/u_mouse_position/pick_position_reg[5]/G
    SLICE_X37Y97         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_top_vga/u_mouse_position/pick_position_reg[5]/Q
                         net (fo=1, routed)           0.845     1.404    u_top_vga/u_mouse_position/pick_position[5]
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.528 r  u_top_vga/u_mouse_position/your_turn_reg_i_3/O
                         net (fo=1, routed)           0.665     2.194    u_top_vga/u_mouse_position/your_turn_reg_i_3_n_1
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.124     2.318 r  u_top_vga/u_mouse_position/your_turn_reg_i_1/O
                         net (fo=1, routed)           0.466     2.783    u_top_vga/u_mouse_position/your_turn_reg_i_1_n_1
    SLICE_X35Y97         LDCE                                         r  u_top_vga/u_mouse_position/your_turn_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/pick_position_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_mouse_position/your_turn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.248ns (40.739%)  route 0.361ns (59.261%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         LDCE                         0.000     0.000 r  u_top_vga/u_mouse_position/pick_position_reg[0]/G
    SLICE_X37Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_mouse_position/pick_position_reg[0]/Q
                         net (fo=1, routed)           0.158     0.316    u_top_vga/u_mouse_position/pick_position[0]
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.361 r  u_top_vga/u_mouse_position/your_turn_reg_i_4/O
                         net (fo=1, routed)           0.049     0.410    u_top_vga/u_mouse_position/your_turn_reg_i_4_n_1
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  u_top_vga/u_mouse_position/your_turn_reg_i_1/O
                         net (fo=1, routed)           0.154     0.609    u_top_vga/u_mouse_position/your_turn_reg_i_1_n_1
    SLICE_X35Y97         LDCE                                         r  u_top_vga/u_mouse_position/your_turn_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 3.975ns (51.071%)  route 3.808ns (48.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.808     3.292    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.811 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.811    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 3.978ns (51.813%)  route 3.700ns (48.187%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.700     3.184    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.706 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.706    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 0.965ns (38.697%)  route 1.529ns (61.303%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.552    -0.629    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.529     1.040    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.864 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.864    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 0.965ns (38.432%)  route 1.546ns (61.568%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.552    -0.629    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.546     1.058    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.882 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.882    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk65MHz_clk_wiz_0
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    W5                                                0.000     7.692 f  clk (IN)
                         net (fo=0)                   0.000     7.692    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     9.151 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.384    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     3.423 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     5.084    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.180 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.666     6.847    clk_65
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472     7.319 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001     7.320    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.825 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    10.825    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_chess_board/figure_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[40]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 0.890ns (10.253%)  route 7.791ns (89.747%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.544    -0.968    u_top_vga/u_chess_board/clk_65
    SLICE_X34Y83         FDCE                                         r  u_top_vga/u_chess_board/figure_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.450 r  u_top_vga/u_chess_board/figure_code_reg[2]/Q
                         net (fo=235, routed)         5.615     5.165    u_top_vga/u_chess_board/Q[2]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.289 r  u_top_vga/u_chess_board/data_reg[40]_i_9/O
                         net (fo=1, routed)           1.378     6.667    u_top_vga/u_chess_board/data_reg[40]_i_9_n_1
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.791 r  u_top_vga/u_chess_board/data_reg[40]_i_3/O
                         net (fo=1, routed)           0.466     7.257    u_top_vga/u_draw_figure/u_delay/figure_line_pixels_reg[40]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  u_top_vga/u_draw_figure/u_delay/data_reg[40]_i_1/O
                         net (fo=1, routed)           0.332     7.713    u_top_vga/u_figure_rom/D[26]
    SLICE_X42Y61         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_chess_board/figure_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 1.153ns (14.156%)  route 6.992ns (85.844%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.544    -0.968    u_top_vga/u_chess_board/clk_65
    SLICE_X34Y83         FDCE                                         r  u_top_vga/u_chess_board/figure_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.450 r  u_top_vga/u_chess_board/figure_code_reg[1]/Q
                         net (fo=227, routed)         5.426     4.977    u_top_vga/u_draw_figure/u_delay/data_reg[16]_i_1_0[1]
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.101 r  u_top_vga/u_draw_figure/u_delay/data_reg[35]_i_11/O
                         net (fo=1, routed)           0.000     5.101    u_top_vga/u_draw_figure/u_delay/data_reg[35]_i_11_n_1
    SLICE_X34Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     5.315 r  u_top_vga/u_draw_figure/u_delay/data_reg[35]_i_4/O
                         net (fo=1, routed)           0.595     5.910    u_top_vga/u_draw_figure/u_delay/data_reg[35]_i_4_n_1
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.207 r  u_top_vga/u_draw_figure/u_delay/data_reg[35]_i_1/O
                         net (fo=1, routed)           0.970     7.177    u_top_vga/u_figure_rom/D[21]
    SLICE_X42Y69         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.975ns (54.439%)  route 3.327ns (45.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.551    -0.961    u_top_vga/u_draw_mouse/u_MouseDisplay/clk_65
    SLICE_X31Y60         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDSE (Prop_fdse_C_Q)         0.456    -0.505 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[2]/Q
                         net (fo=1, routed)           3.327     2.822    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.340 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.340    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 3.959ns (54.358%)  route 3.324ns (45.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.550    -0.962    u_top_vga/u_draw_mouse/u_MouseDisplay/clk_65
    SLICE_X31Y61         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.506 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/Q
                         net (fo=1, routed)           3.324     2.819    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     6.322 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.322    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_chess_board/figure_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 0.890ns (12.257%)  route 6.371ns (87.743%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.544    -0.968    u_top_vga/u_chess_board/clk_65
    SLICE_X34Y83         FDCE                                         r  u_top_vga/u_chess_board/figure_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.450 r  u_top_vga/u_chess_board/figure_code_reg[2]/Q
                         net (fo=235, routed)         4.413     3.963    u_top_vga/u_chess_board/Q[2]
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.087 r  u_top_vga/u_chess_board/data_reg[21]_i_8/O
                         net (fo=1, routed)           0.805     4.892    u_top_vga/u_chess_board/data_reg[21]_i_8_n_1
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.016 r  u_top_vga/u_chess_board/data_reg[21]_i_3/O
                         net (fo=1, routed)           0.821     5.837    u_top_vga/u_draw_figure/u_delay/figure_line_pixels_reg[21]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.961 r  u_top_vga/u_draw_figure/u_delay/data_reg[21]_i_1/O
                         net (fo=1, routed)           0.332     6.293    u_top_vga/u_figure_rom/D[7]
    SLICE_X36Y62         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 3.959ns (54.871%)  route 3.256ns (45.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.554    -0.958    u_top_vga/u_draw_mouse/clk_65
    SLICE_X28Y56         FDRE                                         r  u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           3.256     2.754    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.258 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.258    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.047ns (56.789%)  route 3.079ns (43.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.551    -0.961    u_top_vga/u_draw_mouse/u_MouseDisplay/clk_65
    SLICE_X30Y60         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDSE (Prop_fdse_C_Q)         0.518    -0.443 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/Q
                         net (fo=1, routed)           3.079     2.637    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.166 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.166    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 3.980ns (56.048%)  route 3.121ns (43.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.549    -0.963    u_top_vga/u_draw_mouse/u_MouseDisplay/clk_65
    SLICE_X31Y62         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDSE (Prop_fdse_C_Q)         0.456    -0.507 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/Q
                         net (fo=1, routed)           3.121     2.614    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     6.138 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.138    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_chess_board/figure_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 1.158ns (16.308%)  route 5.943ns (83.692%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.544    -0.968    u_top_vga/u_chess_board/clk_65
    SLICE_X34Y83         FDCE                                         r  u_top_vga/u_chess_board/figure_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.450 r  u_top_vga/u_chess_board/figure_code_reg[1]/Q
                         net (fo=227, routed)         4.765     4.315    u_top_vga/u_draw_figure/u_delay/data_reg[16]_i_1_0[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124     4.439 r  u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_11/O
                         net (fo=1, routed)           0.000     4.439    u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_11_n_1
    SLICE_X36Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     4.656 r  u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_4/O
                         net (fo=1, routed)           0.799     5.454    u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.299     5.753 r  u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_1/O
                         net (fo=1, routed)           0.379     6.133    u_top_vga/u_figure_rom/D[12]
    SLICE_X36Y65         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.367ns (36.981%)  route 0.625ns (63.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.430    -1.566    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  u_top_vga/u_mouse_position/mouse_position_reg[1]/Q
                         net (fo=49, routed)          0.625    -0.573    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[1]
    SLICE_X37Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.164ns  (logic 0.367ns (31.523%)  route 0.797ns (68.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.430    -1.566    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  u_top_vga/u_mouse_position/mouse_position_reg[4]/Q
                         net (fo=100, routed)         0.797    -0.402    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[4]
    SLICE_X36Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.418ns (35.708%)  route 0.753ns (64.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.429    -1.567    u_top_vga/u_mouse_position/clk_65
    SLICE_X34Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.418    -1.149 r  u_top_vga/u_mouse_position/mouse_position_reg[2]/Q
                         net (fo=64, routed)          0.753    -0.396    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[2]
    SLICE_X37Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.176ns  (logic 0.518ns (44.036%)  route 0.658ns (55.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.429    -1.567    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X34Y63         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.418    -1.149 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/Q
                         net (fo=40, routed)          0.380    -0.768    u_top_vga/u_draw_figure/u_delay/D[3]
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.100    -0.668 r  u_top_vga/u_draw_figure/u_delay/data_reg[21]_i_1/O
                         net (fo=1, routed)           0.278    -0.390    u_top_vga/u_figure_rom/D[7]
    SLICE_X36Y62         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.193ns  (logic 0.367ns (30.770%)  route 0.826ns (69.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.430    -1.566    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  u_top_vga/u_mouse_position/mouse_position_reg[3]/Q
                         net (fo=102, routed)         0.826    -0.373    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[3]
    SLICE_X36Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.367ns (28.528%)  route 0.919ns (71.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.430    -1.566    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y86         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  u_top_vga/u_mouse_position/mouse_position_reg[0]/Q
                         net (fo=63, routed)          0.919    -0.279    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[0]
    SLICE_X37Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_position/mouse_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_mouse_position/pick_position_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.427%)  route 0.924ns (71.573%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.428    -1.568    u_top_vga/u_mouse_position/clk_65
    SLICE_X36Y83         FDCE                                         r  u_top_vga/u_mouse_position/mouse_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.367    -1.201 r  u_top_vga/u_mouse_position/mouse_position_reg[5]/Q
                         net (fo=67, routed)          0.924    -0.277    u_top_vga/u_mouse_position/mouse_position_reg[5]_1[5]
    SLICE_X37Y97         LDCE                                         r  u_top_vga/u_mouse_position/pick_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.789ns (53.107%)  route 0.697ns (46.893%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.430    -1.566    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][29]/Q
                         net (fo=131, routed)         0.569    -0.578    u_top_vga/u_chess_board/del_mem_reg[0]_0[1]
    SLICE_X43Y64         LUT6 (Prop_lut6_I5_O)        0.100    -0.478 r  u_top_vga/u_chess_board/data_reg[46]_i_4/O
                         net (fo=1, routed)           0.127    -0.351    u_top_vga/u_chess_board/data_reg[46]_i_4_n_1
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.251 r  u_top_vga/u_chess_board/data_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    u_top_vga/u_draw_figure/u_delay/figure_line_pixels_reg[46]
    SLICE_X43Y64         MUXF7 (Prop_muxf7_I0_O)      0.171    -0.080 r  u_top_vga/u_draw_figure/u_delay/data_reg[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    u_top_vga/u_figure_rom/D[32]
    SLICE_X43Y64         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.518ns (33.395%)  route 1.033ns (66.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.429    -1.567    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X34Y63         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.418    -1.149 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][31]/Q
                         net (fo=40, routed)          0.716    -0.433    u_top_vga/u_draw_figure/u_delay/D[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.100    -0.333 r  u_top_vga/u_draw_figure/u_delay/data_reg[29]_i_1/O
                         net (fo=1, routed)           0.317    -0.016    u_top_vga/u_figure_rom/D[15]
    SLICE_X36Y63         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_figure_rom/data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.598ns  (logic 0.576ns (36.036%)  route 1.022ns (63.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.431    -1.565    u_top_vga/u_draw_figure/u_delay/clk_65
    SLICE_X32Y62         FDRE                                         r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.337    -1.228 r  u_top_vga/u_draw_figure/u_delay/del_mem_reg[0][28]/Q
                         net (fo=34, routed)          0.705    -0.523    u_top_vga/u_draw_figure/u_delay/D[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.239    -0.284 r  u_top_vga/u_draw_figure/u_delay/data_reg[26]_i_1/O
                         net (fo=1, routed)           0.317     0.034    u_top_vga/u_figure_rom/D[12]
    SLICE_X36Y65         LDCE                                         r  u_top_vga/u_figure_rom/data_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.444ns  (logic 1.565ns (16.574%)  route 7.879ns (83.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     9.444    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.427    -1.569    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.444ns  (logic 1.565ns (16.574%)  route 7.879ns (83.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     9.444    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.427    -1.569    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.444ns  (logic 1.565ns (16.574%)  route 7.879ns (83.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     9.444    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.427    -1.569    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y81         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.565ns (16.823%)  route 7.739ns (83.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.559     9.304    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426    -1.570    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.565ns (16.823%)  route 7.739ns (83.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.559     9.304    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426    -1.570    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.565ns (16.823%)  route 7.739ns (83.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.559     9.304    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426    -1.570    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.565ns (16.823%)  route 7.739ns (83.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.559     9.304    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426    -1.570    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.565ns (16.823%)  route 7.739ns (83.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.180     8.621    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X39Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.745 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.559     9.304    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_1
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.426    -1.570    u_top_vga/u_MouseCtl/CLK
    SLICE_X40Y80         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.083ns  (logic 1.565ns (17.234%)  route 7.517ns (82.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.031     8.473    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.597 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.486     9.083    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_1
    SLICE_X39Y80         FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.424    -1.572    u_top_vga/u_MouseCtl/CLK
    SLICE_X39Y80         FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.932ns  (logic 1.565ns (17.526%)  route 7.366ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)         7.031     8.473    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.597 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.335     8.932    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.424    -1.572    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X36Y79         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.217ns (14.495%)  route 1.278ns (85.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.278     1.494    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.220ns (14.219%)  route 1.328ns (85.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.328     1.548    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.262ns (16.659%)  route 1.309ns (83.341%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.309     1.525    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.570 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_1
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.262ns (16.616%)  route 1.313ns (83.384%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.313     1.529    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.574 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.574    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_1
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.813    -0.876    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X30Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.265ns (16.490%)  route 1.343ns (83.510%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.343     1.563    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.608    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_1
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.265ns (16.396%)  route 1.352ns (83.604%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.352     1.572    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.617 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_1
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.262ns (15.969%)  route 1.377ns (84.031%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.377     1.593    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.638 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.638    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_1
    SLICE_X30Y76         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.814    -0.875    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X30Y76         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.310ns (18.797%)  route 1.340ns (81.203%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.258     1.478    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X29Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.523 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.082     1.605    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_1
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.650 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.650    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_1
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.265ns (15.688%)  route 1.425ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.425     1.645    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.690 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.690    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_1
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.265ns (15.688%)  route 1.425ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.425     1.645    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.690 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.690    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_1
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.872    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X29Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk65MHz_clk_wiz_0

Max Delay           619 Endpoints
Min Delay           619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[55]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.441ns (11.774%)  route 10.800ns (88.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.800    12.242    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X24Y136        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.607    -1.388    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X24Y136        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[55]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[43]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.146ns  (logic 1.441ns (11.866%)  route 10.705ns (88.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.705    12.146    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X31Y134        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.603    -1.392    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X31Y134        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[43]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[49]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.441ns (11.868%)  route 10.703ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.703    12.144    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X27Y137        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.608    -1.387    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X27Y137        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[49]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[54]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.441ns (11.868%)  route 10.703ns (88.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.703    12.144    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X27Y137        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.608    -1.387    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X27Y137        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[54]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[45]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.008ns  (logic 1.441ns (12.003%)  route 10.566ns (87.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.566    12.008    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X29Y138        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.608    -1.387    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X29Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[45]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[46]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.008ns  (logic 1.441ns (12.003%)  route 10.566ns (87.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.566    12.008    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X29Y138        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.608    -1.387    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X29Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[46]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[47]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.971ns  (logic 1.441ns (12.040%)  route 10.530ns (87.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.530    11.971    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X28Y139        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.609    -1.386    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X28Y139        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[47]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[34]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.967ns  (logic 1.441ns (12.044%)  route 10.525ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.525    11.967    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X29Y139        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.609    -1.386    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X29Y139        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[34]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[39]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.813ns  (logic 1.441ns (12.200%)  route 10.372ns (87.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.372    11.813    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X33Y138        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.606    -1.389    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X33Y138        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[39]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_figure_move_logic/possible_moves_reg[32]/CLR
                            (recovery check against rising-edge clock clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.792ns  (logic 1.441ns (12.223%)  route 10.351ns (87.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=639, routed)        10.351    11.792    u_top_vga/u_figure_move_logic/btnC_IBUF
    SLICE_X29Y136        FDCE                                         f  u_top_vga/u_figure_move_logic/possible_moves_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         1.606    -1.389    u_top_vga/u_figure_move_logic/clk_65
    SLICE_X29Y136        FDCE                                         r  u_top_vga/u_figure_move_logic/possible_moves_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[33]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[33]/G
    SLICE_X43Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[33]/Q
                         net (fo=1, routed)           0.110     0.268    u_top_vga/u_figure_rom/data[33]
    SLICE_X43Y68         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.822    -0.868    u_top_vga/u_figure_rom/clk_65
    SLICE_X43Y68         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[33]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[31]/G
    SLICE_X45Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[31]/Q
                         net (fo=1, routed)           0.112     0.270    u_top_vga/u_figure_rom/data[31]
    SLICE_X45Y67         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.823    -0.866    u_top_vga/u_figure_rom/clk_65
    SLICE_X45Y67         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[31]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[17]/G
    SLICE_X42Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_figure_rom/data_reg[17]/Q
                         net (fo=1, routed)           0.099     0.277    u_top_vga/u_figure_rom/data[17]
    SLICE_X41Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.866    u_top_vga/u_figure_rom/clk_65
    SLICE_X41Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[17]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.383%)  route 0.122ns (43.617%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[24]/G
    SLICE_X39Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[24]/Q
                         net (fo=1, routed)           0.122     0.280    u_top_vga/u_figure_rom/data[24]
    SLICE_X40Y61         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.829    -0.861    u_top_vga/u_figure_rom/clk_65
    SLICE_X40Y61         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[24]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[40]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[40]/G
    SLICE_X42Y61         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_figure_rom/data_reg[40]/Q
                         net (fo=1, routed)           0.116     0.294    u_top_vga/u_figure_rom/data[40]
    SLICE_X43Y61         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.829    -0.861    u_top_vga/u_figure_rom/clk_65
    SLICE_X43Y61         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[40]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.178ns (59.955%)  route 0.119ns (40.045%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[20]/G
    SLICE_X38Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_figure_rom/data_reg[20]/Q
                         net (fo=1, routed)           0.119     0.297    u_top_vga/u_figure_rom/data[20]
    SLICE_X40Y59         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.830    -0.860    u_top_vga/u_figure_rom/clk_65
    SLICE_X40Y59         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[20]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[36]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.782%)  route 0.153ns (49.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[36]/G
    SLICE_X40Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[36]/Q
                         net (fo=1, routed)           0.153     0.311    u_top_vga/u_figure_rom/data[36]
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.866    u_top_vga/u_figure_rom/clk_65
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[36]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[38]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.158ns (49.853%)  route 0.159ns (50.147%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[38]/G
    SLICE_X40Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[38]/Q
                         net (fo=1, routed)           0.159     0.317    u_top_vga/u_figure_rom/data[38]
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.866    u_top_vga/u_figure_rom/clk_65
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[38]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[42]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.158ns (49.662%)  route 0.160ns (50.338%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[42]/G
    SLICE_X39Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[42]/Q
                         net (fo=1, routed)           0.160     0.318    u_top_vga/u_figure_rom/data[42]
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.824    -0.866    u_top_vga/u_figure_rom/clk_65
    SLICE_X43Y66         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[42]/C

Slack:                    inf
  Source:                 u_top_vga/u_figure_rom/data_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_figure_rom/figure_line_pixels_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.158ns (49.630%)  route 0.160ns (50.370%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         LDCE                         0.000     0.000 r  u_top_vga/u_figure_rom/data_reg[22]/G
    SLICE_X45Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_figure_rom/data_reg[22]/Q
                         net (fo=1, routed)           0.160     0.318    u_top_vga/u_figure_rom/data[22]
    SLICE_X41Y60         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk65MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=699, routed)         0.829    -0.861    u_top_vga/u_figure_rom/clk_65
    SLICE_X41Y60         FDRE                                         r  u_top_vga/u_figure_rom/figure_line_pixels_reg[22]/C





