
Projeto_final.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000648  000006dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000648  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  0080010e  0080010e  000006ea  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006ea  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000071c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  0000075c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001448  00000000  00000000  00000834  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b36  00000000  00000000  00001c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a5c  00000000  00000000  000027b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000019c  00000000  00000000  00003210  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000064b  00000000  00000000  000033ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008f1  00000000  00000000  000039f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  000042e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 a8 02 	jmp	0x550	; 0x550 <__vector_11>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 6d 00 	jmp	0xda	; 0xda <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e4       	ldi	r30, 0x48	; 72
  7c:	f6 e0       	ldi	r31, 0x06	; 6
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 30       	cpi	r26, 0x0E	; 14
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ae e0       	ldi	r26, 0x0E	; 14
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 32       	cpi	r26, 0x21	; 33
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 01 	call	0x2f0	; 0x2f0 <main>
  9e:	0c 94 22 03 	jmp	0x644	; 0x644 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <get_usart_stream>:

	/* Wait until something arrive  */
	while (!(USART_0->UCSR_A & (1 << RXC0)));

	return USART_0->UDR_;
}
  a6:	80 e0       	ldi	r24, 0x00	; 0
  a8:	91 e0       	ldi	r25, 0x01	; 1
  aa:	08 95       	ret

000000ac <USART_Init>:
  ac:	e0 ec       	ldi	r30, 0xC0	; 192
  ae:	f0 e0       	ldi	r31, 0x00	; 0
  b0:	95 83       	std	Z+5, r25	; 0x05
  b2:	84 83       	std	Z+4, r24	; 0x04
  b4:	10 82       	st	Z, r1
  b6:	88 e9       	ldi	r24, 0x98	; 152
  b8:	81 83       	std	Z+1, r24	; 0x01
  ba:	86 e0       	ldi	r24, 0x06	; 6
  bc:	82 83       	std	Z+2, r24	; 0x02
  be:	08 95       	ret

000000c0 <USART_tx>:
  c0:	e0 ec       	ldi	r30, 0xC0	; 192
  c2:	f0 e0       	ldi	r31, 0x00	; 0
  c4:	90 81       	ld	r25, Z
  c6:	95 ff       	sbrs	r25, 5
  c8:	fd cf       	rjmp	.-6      	; 0xc4 <USART_tx+0x4>
  ca:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
  ce:	08 95       	ret

000000d0 <usart_putchar>:
  d0:	0e 94 60 00 	call	0xc0	; 0xc0 <USART_tx>
  d4:	80 e0       	ldi	r24, 0x00	; 0
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	08 95       	ret

000000da <__vector_18>:
// Buffer circular na interrupção do Rx
// UDR envia 1 byte, salva no buffer circular.
// Novos dados vão sobre-escrevendo dados antigos quando atingem o tamanho limite do buffer.
// Variáveis "cabeça" e "cauda" para identificar o começo e o fim do dado sendo lido.

ISR(USART_RX_vect){
  da:	1f 92       	push	r1
  dc:	0f 92       	push	r0
  de:	0f b6       	in	r0, 0x3f	; 63
  e0:	0f 92       	push	r0
  e2:	11 24       	eor	r1, r1
  e4:	8f 93       	push	r24
  e6:	9f 93       	push	r25
  e8:	ef 93       	push	r30
  ea:	ff 93       	push	r31
	
buffer[head] = UDR0;            // Salva o valor recebido em rx no buffer
  ec:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <head>
  f0:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
  f4:	e8 2f       	mov	r30, r24
  f6:	f0 e0       	ldi	r31, 0x00	; 0
  f8:	e0 5f       	subi	r30, 0xF0	; 240
  fa:	fe 4f       	sbci	r31, 0xFE	; 254
  fc:	90 83       	st	Z, r25
	head++;
  fe:	8f 5f       	subi	r24, 0xFF	; 255
	if(head == 16){
 100:	80 31       	cpi	r24, 0x10	; 16
 102:	39 f0       	breq	.+14     	; 0x112 <__vector_18+0x38>
// Variáveis "cabeça" e "cauda" para identificar o começo e o fim do dado sendo lido.

ISR(USART_RX_vect){
	
buffer[head] = UDR0;            // Salva o valor recebido em rx no buffer
	head++;
 104:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <head>
	if(head == 16){
		head = 0;
	}
	if(head == tail){
 108:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <__data_end>
 10c:	89 13       	cpse	r24, r25
 10e:	13 c0       	rjmp	.+38     	; 0x136 <__vector_18+0x5c>
 110:	07 c0       	rjmp	.+14     	; 0x120 <__vector_18+0x46>
ISR(USART_RX_vect){
	
buffer[head] = UDR0;            // Salva o valor recebido em rx no buffer
	head++;
	if(head == 16){
		head = 0;
 112:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <head>
	}
	if(head == tail){
 116:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__data_end>
 11a:	18 16       	cp	r1, r24
 11c:	61 f4       	brne	.+24     	; 0x136 <__vector_18+0x5c>
 11e:	09 c0       	rjmp	.+18     	; 0x132 <__vector_18+0x58>
		tail++;
 120:	8f 5f       	subi	r24, 0xFF	; 255
		if(tail == 16){
 122:	80 31       	cpi	r24, 0x10	; 16
 124:	19 f0       	breq	.+6      	; 0x12c <__vector_18+0x52>
	head++;
	if(head == 16){
		head = 0;
	}
	if(head == tail){
		tail++;
 126:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <__data_end>
 12a:	05 c0       	rjmp	.+10     	; 0x136 <__vector_18+0x5c>
		if(tail == 16){
			tail = 0;
 12c:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
		}
	}	
}
 130:	02 c0       	rjmp	.+4      	; 0x136 <__vector_18+0x5c>
	head++;
	if(head == 16){
		head = 0;
	}
	if(head == tail){
		tail++;
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	f8 cf       	rjmp	.-16     	; 0x126 <__vector_18+0x4c>
		if(tail == 16){
			tail = 0;
		}
	}	
}
 136:	ff 91       	pop	r31
 138:	ef 91       	pop	r30
 13a:	9f 91       	pop	r25
 13c:	8f 91       	pop	r24
 13e:	0f 90       	pop	r0
 140:	0f be       	out	0x3f, r0	; 63
 142:	0f 90       	pop	r0
 144:	1f 90       	pop	r1
 146:	18 95       	reti

00000148 <usart_buffer_has_data>:

uint8_t usart_buffer_has_data()
{
 148:	81 e0       	ldi	r24, 0x01	; 1
 14a:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <__data_end>
 14e:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <head>
 152:	29 13       	cpse	r18, r25
 154:	01 c0       	rjmp	.+2      	; 0x158 <usart_buffer_has_data+0x10>
 156:	80 e0       	ldi	r24, 0x00	; 0
	if(tail != head){
		return 1;
	}
	
	return 0;
}
 158:	08 95       	ret

0000015a <usart_buffer_get_data>:

uint8_t usart_buffer_get_data()
{
	uint8_t aux;
	aux = buffer[tail];
 15a:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <__data_end>
 15e:	e9 2f       	mov	r30, r25
 160:	f0 e0       	ldi	r31, 0x00	; 0
 162:	e0 5f       	subi	r30, 0xF0	; 240
 164:	fe 4f       	sbci	r31, 0xFE	; 254
 166:	80 81       	ld	r24, Z
	tail++;
 168:	9f 5f       	subi	r25, 0xFF	; 255
	
	if(tail == 16)
 16a:	90 31       	cpi	r25, 0x10	; 16
 16c:	19 f0       	breq	.+6      	; 0x174 <usart_buffer_get_data+0x1a>

uint8_t usart_buffer_get_data()
{
	uint8_t aux;
	aux = buffer[tail];
	tail++;
 16e:	90 93 0e 01 	sts	0x010E, r25	; 0x80010e <__data_end>
 172:	08 95       	ret
	
	if(tail == 16)
		tail = 0;
 174:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
	
	return aux;	
 178:	08 95       	ret

0000017a <start_dht22>:
#include "dht22.h"


uint8_t start_dht22(){
	
	DHT_DDR |= (1 << DHT22_DDR);		//define como saída
 17a:	20 9a       	sbi	0x04, 0	; 4
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 17c:	8f eb       	ldi	r24, 0xBF	; 191
 17e:	92 e1       	ldi	r25, 0x12	; 18
 180:	01 97       	sbiw	r24, 0x01	; 1
 182:	f1 f7       	brne	.-4      	; 0x180 <start_dht22+0x6>
 184:	00 c0       	rjmp	.+0      	; 0x186 <start_dht22+0xc>
 186:	00 00       	nop
	_delay_us(1200);
	DHT_DDR &=~ (1 << DHT22_DDR);		//define como entrada
 188:	20 98       	cbi	0x04, 0	; 4
 18a:	87 ec       	ldi	r24, 0xC7	; 199
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	01 97       	sbiw	r24, 0x01	; 1
 190:	f1 f7       	brne	.-4      	; 0x18e <start_dht22+0x14>
 192:	00 c0       	rjmp	.+0      	; 0x194 <start_dht22+0x1a>
 194:	00 00       	nop
	_delay_us(50);
	if(!(DHT_PIN & (1 << DHT22_PIN))){
 196:	83 b1       	in	r24, 0x03	; 3
 198:	80 95       	com	r24
		return 1;
	}
	else {
		return 0;
	}
}
 19a:	81 70       	andi	r24, 0x01	; 1
 19c:	08 95       	ret

0000019e <read_dht22>:

void read_dht22(uint16_t* humidity, uint16_t* temperature)
{
 19e:	fc 01       	movw	r30, r24
 1a0:	db 01       	movw	r26, r22
	uint16_t temp = 0;
	uint8_t	 parity = 0;
	uint8_t parity_check = 0;
	uint8_t count = 0;
	
	while(!(DHT_PIN & (1 << DHT22_PIN)));
 1a2:	18 9b       	sbis	0x03, 0	; 3
 1a4:	fe cf       	rjmp	.-4      	; 0x1a2 <read_dht22+0x4>
	while(DHT_PIN & (1 << DHT22_PIN));
 1a6:	18 99       	sbic	0x03, 0	; 3
 1a8:	fe cf       	rjmp	.-4      	; 0x1a6 <read_dht22+0x8>
 1aa:	90 e1       	ldi	r25, 0x10	; 16
 1ac:	20 e0       	ldi	r18, 0x00	; 0
 1ae:	30 e0       	ldi	r19, 0x00	; 0
	
	for(count = 0; count < 16; count ++){
		while(!(DHT_PIN & (1 << DHT22_PIN)));			//espera enquanto o pino está em low
 1b0:	18 9b       	sbis	0x03, 0	; 3
 1b2:	fe cf       	rjmp	.-4      	; 0x1b0 <read_dht22+0x12>
 1b4:	85 ed       	ldi	r24, 0xD5	; 213
 1b6:	8a 95       	dec	r24
 1b8:	f1 f7       	brne	.-4      	; 0x1b6 <read_dht22+0x18>
 1ba:	00 00       	nop
		_delay_us(40);									//delay necessário para fazer a leitura no momento correto
		hum = (hum << 1);								//pega o numero atual e desloca a esquerda pra que a leitura fique na posição correta;
 1bc:	22 0f       	add	r18, r18
 1be:	33 1f       	adc	r19, r19
		if(DHT_PIN & (1 << DHT22_PIN)){					//checagem do pino
 1c0:	18 99       	sbic	0x03, 0	; 3
			hum|= 1;
 1c2:	21 60       	ori	r18, 0x01	; 1
		}
		else{
			hum |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
 1c4:	18 99       	sbic	0x03, 0	; 3
 1c6:	fe cf       	rjmp	.-4      	; 0x1c4 <read_dht22+0x26>
 1c8:	91 50       	subi	r25, 0x01	; 1
	uint8_t count = 0;
	
	while(!(DHT_PIN & (1 << DHT22_PIN)));
	while(DHT_PIN & (1 << DHT22_PIN));
	
	for(count = 0; count < 16; count ++){
 1ca:	91 f7       	brne	.-28     	; 0x1b0 <read_dht22+0x12>
 1cc:	90 e1       	ldi	r25, 0x10	; 16
 1ce:	40 e0       	ldi	r20, 0x00	; 0
 1d0:	50 e0       	ldi	r21, 0x00	; 0
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
		
	}
	for(count = 0; count < 16; count ++){
		while(!(DHT_PIN & (1 << DHT22_PIN)));			//espera enquanto o pino está em low
 1d2:	18 9b       	sbis	0x03, 0	; 3
 1d4:	fe cf       	rjmp	.-4      	; 0x1d2 <read_dht22+0x34>
 1d6:	85 ed       	ldi	r24, 0xD5	; 213
 1d8:	8a 95       	dec	r24
 1da:	f1 f7       	brne	.-4      	; 0x1d8 <read_dht22+0x3a>
 1dc:	00 00       	nop
		_delay_us(40);
		temp = (temp << 1);								//pega o numero atual e desloca a esquerda pra que a leitura fique na posição correta;
 1de:	44 0f       	add	r20, r20
 1e0:	55 1f       	adc	r21, r21
		if(DHT_PIN & (1 << DHT22_PIN)){					//checagem do pino
 1e2:	18 99       	sbic	0x03, 0	; 3
			temp |= 1;
 1e4:	41 60       	ori	r20, 0x01	; 1
		}
		else{
			temp |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
 1e6:	18 99       	sbic	0x03, 0	; 3
 1e8:	fe cf       	rjmp	.-4      	; 0x1e6 <read_dht22+0x48>
 1ea:	91 50       	subi	r25, 0x01	; 1
			hum |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
		
	}
	for(count = 0; count < 16; count ++){
 1ec:	91 f7       	brne	.-28     	; 0x1d2 <read_dht22+0x34>
 1ee:	98 e0       	ldi	r25, 0x08	; 8
 1f0:	70 e0       	ldi	r23, 0x00	; 0
			temp |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
	}
	for(count = 0; count < 8; count++){
		while(!(DHT_PIN & (1 << DHT22_PIN)));			//espera enquanto o pino está em low
 1f2:	18 9b       	sbis	0x03, 0	; 3
 1f4:	fe cf       	rjmp	.-4      	; 0x1f2 <read_dht22+0x54>
 1f6:	85 ed       	ldi	r24, 0xD5	; 213
 1f8:	8a 95       	dec	r24
 1fa:	f1 f7       	brne	.-4      	; 0x1f8 <read_dht22+0x5a>
 1fc:	00 00       	nop
		_delay_us(40);									//delay necessário para fazer a leitura no momento correto
		parity = (parity << 1);							//pega o numero atual e desloca a esquerda pra que a leitura fique na posição correta;
 1fe:	77 0f       	add	r23, r23
		if(DHT_PIN & (1 << DHT22_PIN)){					//checagem do pino
 200:	18 99       	sbic	0x03, 0	; 3
			parity |= 1;
 202:	71 60       	ori	r23, 0x01	; 1
		}
		else{
			parity |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));			//espera enquanto ficar em high
 204:	18 99       	sbic	0x03, 0	; 3
 206:	fe cf       	rjmp	.-4      	; 0x204 <read_dht22+0x66>
 208:	91 50       	subi	r25, 0x01	; 1
		else{
			temp |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));				//espera enquanto ficar em high
	}
	for(count = 0; count < 8; count++){
 20a:	99 f7       	brne	.-26     	; 0x1f2 <read_dht22+0x54>
			parity |= 0;
		}
		while(DHT_PIN & (1 << DHT22_PIN));			//espera enquanto ficar em high
	}
	
	*temperature = temp;		
 20c:	11 96       	adiw	r26, 0x01	; 1
 20e:	5c 93       	st	X, r21
 210:	4e 93       	st	-X, r20
	*humidity = hum;
 212:	31 83       	std	Z+1, r19	; 0x01
 214:	20 83       	st	Z, r18
	parity_check += temp;
	parity_check += (hum & (0xFF));
	hum = (hum >> 8);
	parity_check += hum;
	
	if(parity_check != parity){		//checa se a paridade é diferente, se for ele coloca 99.9 nos valores da saída, senão coloca o valor correto salvo previamente
 216:	93 2f       	mov	r25, r19
 218:	92 0f       	add	r25, r18
 21a:	94 0f       	add	r25, r20
 21c:	95 0f       	add	r25, r21
 21e:	79 17       	cp	r23, r25
 220:	31 f0       	breq	.+12     	; 0x22e <read_dht22+0x90>
		*temperature = 999;
 222:	87 ee       	ldi	r24, 0xE7	; 231
 224:	93 e0       	ldi	r25, 0x03	; 3
 226:	8d 93       	st	X+, r24
 228:	9c 93       	st	X, r25
		*humidity = 999;
 22a:	91 83       	std	Z+1, r25	; 0x01
 22c:	80 83       	st	Z, r24
 22e:	08 95       	ret

00000230 <timer1_init>:
uint16_t little_to_big(uint16_t input)
{
	uint16_t output;
	output = (input >> 8) + (input << 8);	// Deslocando os bits para a ordem correta do Modbus
	return output;
}
 230:	e0 e8       	ldi	r30, 0x80	; 128
 232:	f0 e0       	ldi	r31, 0x00	; 0
 234:	88 e0       	ldi	r24, 0x08	; 8
 236:	9d e3       	ldi	r25, 0x3D	; 61
 238:	91 87       	std	Z+9, r25	; 0x09
 23a:	80 87       	std	Z+8, r24	; 0x08
 23c:	10 82       	st	Z, r1
 23e:	88 e0       	ldi	r24, 0x08	; 8
 240:	81 83       	std	Z+1, r24	; 0x01
 242:	82 e0       	ldi	r24, 0x02	; 2
 244:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
 248:	08 95       	ret

0000024a <timeout_start>:
 24a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <timeout>
 24e:	e0 e8       	ldi	r30, 0x80	; 128
 250:	f0 e0       	ldi	r31, 0x00	; 0
 252:	15 82       	std	Z+5, r1	; 0x05
 254:	14 82       	std	Z+4, r1	; 0x04
 256:	81 81       	ldd	r24, Z+1	; 0x01
 258:	85 60       	ori	r24, 0x05	; 5
 25a:	81 83       	std	Z+1, r24	; 0x01
 25c:	08 95       	ret

0000025e <timeout_stop>:
 25e:	e0 e8       	ldi	r30, 0x80	; 128
 260:	f0 e0       	ldi	r31, 0x00	; 0
 262:	81 81       	ldd	r24, Z+1	; 0x01
 264:	8a 7f       	andi	r24, 0xFA	; 250
 266:	81 83       	std	Z+1, r24	; 0x01
 268:	08 95       	ret

0000026a <CRC16_2>:
 26a:	16 16       	cp	r1, r22
 26c:	17 06       	cpc	r1, r23
 26e:	0c f5       	brge	.+66     	; 0x2b2 <CRC16_2+0x48>
 270:	fc 01       	movw	r30, r24
 272:	68 0f       	add	r22, r24
 274:	79 1f       	adc	r23, r25
 276:	8f ef       	ldi	r24, 0xFF	; 255
 278:	9f ef       	ldi	r25, 0xFF	; 255
 27a:	a0 e0       	ldi	r26, 0x00	; 0
 27c:	b0 e0       	ldi	r27, 0x00	; 0
 27e:	21 91       	ld	r18, Z+
 280:	82 27       	eor	r24, r18
 282:	28 e0       	ldi	r18, 0x08	; 8
 284:	30 e0       	ldi	r19, 0x00	; 0
 286:	80 ff       	sbrs	r24, 0
 288:	09 c0       	rjmp	.+18     	; 0x29c <CRC16_2+0x32>
 28a:	b6 95       	lsr	r27
 28c:	a7 95       	ror	r26
 28e:	97 95       	ror	r25
 290:	87 95       	ror	r24
 292:	41 e0       	ldi	r20, 0x01	; 1
 294:	84 27       	eor	r24, r20
 296:	40 ea       	ldi	r20, 0xA0	; 160
 298:	94 27       	eor	r25, r20
 29a:	04 c0       	rjmp	.+8      	; 0x2a4 <CRC16_2+0x3a>
 29c:	b6 95       	lsr	r27
 29e:	a7 95       	ror	r26
 2a0:	97 95       	ror	r25
 2a2:	87 95       	ror	r24
 2a4:	21 50       	subi	r18, 0x01	; 1
 2a6:	31 09       	sbc	r19, r1
 2a8:	71 f7       	brne	.-36     	; 0x286 <CRC16_2+0x1c>
 2aa:	e6 17       	cp	r30, r22
 2ac:	f7 07       	cpc	r31, r23
 2ae:	39 f7       	brne	.-50     	; 0x27e <CRC16_2+0x14>
 2b0:	08 95       	ret
 2b2:	8f ef       	ldi	r24, 0xFF	; 255
 2b4:	9f ef       	ldi	r25, 0xFF	; 255
 2b6:	a0 e0       	ldi	r26, 0x00	; 0
 2b8:	b0 e0       	ldi	r27, 0x00	; 0
 2ba:	08 95       	ret

000002bc <detect_pkg_error>:

uint8_t detect_pkg_error(modbus_pkg_t* rx_pkg)
{
 2bc:	fc 01       	movw	r30, r24
	if(rx_pkg->cmd == 0xFF && rx_pkg->reg == 0x4F60)
 2be:	91 81       	ldd	r25, Z+1	; 0x01
 2c0:	9f 3f       	cpi	r25, 0xFF	; 255
 2c2:	39 f4       	brne	.+14     	; 0x2d2 <detect_pkg_error+0x16>
 2c4:	82 81       	ldd	r24, Z+2	; 0x02
 2c6:	93 81       	ldd	r25, Z+3	; 0x03
 2c8:	80 36       	cpi	r24, 0x60	; 96
 2ca:	9f 44       	sbci	r25, 0x4F	; 79
 2cc:	59 f0       	breq	.+22     	; 0x2e4 <detect_pkg_error+0x28>
		return CRC_ERROR;
	
	if(rx_pkg->cmd == 0xFE && rx_pkg->reg == 0x8EA0)
		return REG_ERROR;
		
	return GARBAGE;
 2ce:	83 e0       	ldi	r24, 0x03	; 3
 2d0:	08 95       	ret
uint8_t detect_pkg_error(modbus_pkg_t* rx_pkg)
{
	if(rx_pkg->cmd == 0xFF && rx_pkg->reg == 0x4F60)
		return CRC_ERROR;
	
	if(rx_pkg->cmd == 0xFE && rx_pkg->reg == 0x8EA0)
 2d2:	9e 3f       	cpi	r25, 0xFE	; 254
 2d4:	49 f4       	brne	.+18     	; 0x2e8 <detect_pkg_error+0x2c>
 2d6:	82 81       	ldd	r24, Z+2	; 0x02
 2d8:	93 81       	ldd	r25, Z+3	; 0x03
 2da:	80 3a       	cpi	r24, 0xA0	; 160
 2dc:	9e 48       	sbci	r25, 0x8E	; 142
 2de:	31 f4       	brne	.+12     	; 0x2ec <detect_pkg_error+0x30>
		return REG_ERROR;
 2e0:	82 e0       	ldi	r24, 0x02	; 2
 2e2:	08 95       	ret
}

uint8_t detect_pkg_error(modbus_pkg_t* rx_pkg)
{
	if(rx_pkg->cmd == 0xFF && rx_pkg->reg == 0x4F60)
		return CRC_ERROR;
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	08 95       	ret
	
	if(rx_pkg->cmd == 0xFE && rx_pkg->reg == 0x8EA0)
		return REG_ERROR;
		
	return GARBAGE;
 2e8:	83 e0       	ldi	r24, 0x03	; 3
 2ea:	08 95       	ret
 2ec:	83 e0       	ldi	r24, 0x03	; 3
}
 2ee:	08 95       	ret

000002f0 <main>:

int main(void)
{	
 2f0:	cf 93       	push	r28
 2f2:	df 93       	push	r29
 2f4:	cd b7       	in	r28, 0x3d	; 61
 2f6:	de b7       	in	r29, 0x3e	; 62
 2f8:	64 97       	sbiw	r28, 0x14	; 20
 2fa:	0f b6       	in	r0, 0x3f	; 63
 2fc:	f8 94       	cli
 2fe:	de bf       	out	0x3e, r29	; 62
 300:	0f be       	out	0x3f, r0	; 63
 302:	cd bf       	out	0x3d, r28	; 61
	uint8_t flag_error = 0;
	uint8_t index = 0;
	uint8_t * pkg_byte = (uint8_t *)&tx_pkg;	// Pkg_byte contém o endereço do pacote que foi enviado (vetor de bytes)
	uint8_t * pkg_byte_rx = (uint8_t *)&rx_pkg;
	uint8_t state = SEND_TEMP;
	uint16_t humidity = 0;
 304:	1a 8a       	std	Y+18, r1	; 0x12
 306:	19 8a       	std	Y+17, r1	; 0x11
	uint16_t temperature = 0;
 308:	1c 8a       	std	Y+20, r1	; 0x14
 30a:	1b 8a       	std	Y+19, r1	; 0x13
	DDRB |= SET(PB5);
 30c:	25 9a       	sbi	0x04, 5	; 4
	DDRB |= SET(PB1);
 30e:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= SET(PB2);
 310:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= SET(PB3);
 312:	23 9a       	sbi	0x04, 3	; 4
	usart = get_usart_stream();
 314:	0e 94 53 00 	call	0xa6	; 0xa6 <get_usart_stream>
 318:	6c 01       	movw	r12, r24
	USART_Init(B9600);
 31a:	87 e6       	ldi	r24, 0x67	; 103
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	0e 94 56 00 	call	0xac	; 0xac <USART_Init>
	timer1_init();
 322:	0e 94 18 01 	call	0x230	; 0x230 <timer1_init>
	sei();
 326:	78 94       	sei
	uint8_t check;
	uint8_t flag_error = 0;
	uint8_t index = 0;
	uint8_t * pkg_byte = (uint8_t *)&tx_pkg;	// Pkg_byte contém o endereço do pacote que foi enviado (vetor de bytes)
	uint8_t * pkg_byte_rx = (uint8_t *)&rx_pkg;
	uint8_t state = SEND_TEMP;
 328:	11 e0       	ldi	r17, 0x01	; 1
	modbus_pkg_t tx_pkg;	 // Dados que serão enviados ao Modbus
	modbus_pkg_t rx_pkg;	// Dados recebidos (usados para checagem de erro)
	FILE* usart = 0;
	uint8_t check;
	uint8_t flag_error = 0;
	uint8_t index = 0;
 32a:	00 e0       	ldi	r16, 0x00	; 0
{	
	modbus_pkg_t tx_pkg;	 // Dados que serão enviados ao Modbus
	modbus_pkg_t rx_pkg;	// Dados recebidos (usados para checagem de erro)
	FILE* usart = 0;
	uint8_t check;
	uint8_t flag_error = 0;
 32c:	61 2c       	mov	r6, r1
			break;

		case SEND_HUM:
			_delay_ms(1000);
			// Preparando o pacote
			tx_pkg.addr = 0x15;
 32e:	0f 2e       	mov	r0, r31
 330:	f5 e1       	ldi	r31, 0x15	; 21
 332:	4f 2e       	mov	r4, r31
 334:	f0 2d       	mov	r31, r0
			tx_pkg.cmd  = 0x01;
 336:	77 24       	eor	r7, r7
 338:	73 94       	inc	r7
			tx_pkg.reg  = 0x0600;	// Big Endian
 33a:	0f 2e       	mov	r0, r31
 33c:	81 2c       	mov	r8, r1
 33e:	f6 e0       	ldi	r31, 0x06	; 6
 340:	9f 2e       	mov	r9, r31
 342:	f0 2d       	mov	r31, r0
		
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
			flag_error = 0;
			state = RECV_HUM;
 344:	68 94       	set
 346:	22 24       	eor	r2, r2
 348:	22 f8       	bld	r2, 2
			tx_pkg.crc  = little_to_big(CRC16_2((uint8_t *)&tx_pkg, 6));	// Endereço do pacote e quantos bytes são para o cálculo
		
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
			flag_error = 0;
 34a:	51 2c       	mov	r5, r1
			}
			_delay_ms(1000);
			// Preparando o pacote
			tx_pkg.addr = 0x15;
			tx_pkg.cmd  = 0x01;
			tx_pkg.reg  = 0x0500;	// Big Endian
 34c:	0f 2e       	mov	r0, r31
 34e:	a1 2c       	mov	r10, r1
 350:	f5 e0       	ldi	r31, 0x05	; 5
 352:	bf 2e       	mov	r11, r31
 354:	f0 2d       	mov	r31, r0
			
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
			flag_error = 0;
			state = RECV_TEMP;
 356:	68 94       	set
 358:	33 24       	eor	r3, r3
 35a:	31 f8       	bld	r3, 1
	timer1_init();
	sei();

	while (1) 
    {
		switch(state){
 35c:	12 30       	cpi	r17, 0x02	; 2
 35e:	09 f4       	brne	.+2      	; 0x362 <main+0x72>
 360:	44 c0       	rjmp	.+136    	; 0x3ea <main+0xfa>
 362:	18 f4       	brcc	.+6      	; 0x36a <main+0x7a>
 364:	11 30       	cpi	r17, 0x01	; 1
 366:	41 f0       	breq	.+16     	; 0x378 <main+0x88>
 368:	f9 cf       	rjmp	.-14     	; 0x35c <main+0x6c>
 36a:	13 30       	cpi	r17, 0x03	; 3
 36c:	09 f4       	brne	.+2      	; 0x370 <main+0x80>
 36e:	83 c0       	rjmp	.+262    	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
 370:	14 30       	cpi	r17, 0x04	; 4
 372:	09 f4       	brne	.+2      	; 0x376 <main+0x86>
 374:	ae c0       	rjmp	.+348    	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
 376:	f2 cf       	rjmp	.-28     	; 0x35c <main+0x6c>
			
		case SEND_TEMP:
			if(start_dht22() == 1){
 378:	0e 94 bd 00 	call	0x17a	; 0x17a <start_dht22>
 37c:	81 30       	cpi	r24, 0x01	; 1
 37e:	39 f4       	brne	.+14     	; 0x38e <main+0x9e>
				read_dht22(&humidity, &temperature);
 380:	be 01       	movw	r22, r28
 382:	6d 5e       	subi	r22, 0xED	; 237
 384:	7f 4f       	sbci	r23, 0xFF	; 255
 386:	ce 01       	movw	r24, r28
 388:	41 96       	adiw	r24, 0x11	; 17
 38a:	0e 94 cf 00 	call	0x19e	; 0x19e <read_dht22>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 38e:	2f ef       	ldi	r18, 0xFF	; 255
 390:	83 ed       	ldi	r24, 0xD3	; 211
 392:	90 e3       	ldi	r25, 0x30	; 48
 394:	21 50       	subi	r18, 0x01	; 1
 396:	80 40       	sbci	r24, 0x00	; 0
 398:	90 40       	sbci	r25, 0x00	; 0
 39a:	e1 f7       	brne	.-8      	; 0x394 <main+0xa4>
 39c:	00 c0       	rjmp	.+0      	; 0x39e <main+0xae>
 39e:	00 00       	nop
			}
			_delay_ms(1000);
			// Preparando o pacote
			tx_pkg.addr = 0x15;
 3a0:	49 82       	std	Y+1, r4	; 0x01
			tx_pkg.cmd  = 0x01;
 3a2:	7a 82       	std	Y+2, r7	; 0x02
			tx_pkg.reg  = 0x0500;	// Big Endian
 3a4:	bc 82       	std	Y+4, r11	; 0x04
 3a6:	ab 82       	std	Y+3, r10	; 0x03
			tx_pkg.data = little_to_big(temperature);
 3a8:	8b 89       	ldd	r24, Y+19	; 0x13
 3aa:	9c 89       	ldd	r25, Y+20	; 0x14
 3ac:	98 27       	eor	r25, r24
 3ae:	89 27       	eor	r24, r25
 3b0:	98 27       	eor	r25, r24
 3b2:	9e 83       	std	Y+6, r25	; 0x06
 3b4:	8d 83       	std	Y+5, r24	; 0x05
			tx_pkg.crc  = little_to_big(CRC16_2((uint8_t *)&tx_pkg, 6));	// Endereço do pacote e quantos bytes são para o cálculo
 3b6:	66 e0       	ldi	r22, 0x06	; 6
 3b8:	70 e0       	ldi	r23, 0x00	; 0
 3ba:	ce 01       	movw	r24, r28
 3bc:	01 96       	adiw	r24, 0x01	; 1
 3be:	0e 94 35 01 	call	0x26a	; 0x26a <CRC16_2>
 3c2:	98 27       	eor	r25, r24
 3c4:	89 27       	eor	r24, r25
 3c6:	98 27       	eor	r25, r24
 3c8:	98 87       	std	Y+8, r25	; 0x08
 3ca:	8f 83       	std	Y+7, r24	; 0x07
			
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
 3cc:	96 01       	movw	r18, r12
 3ce:	41 e0       	ldi	r20, 0x01	; 1
 3d0:	50 e0       	ldi	r21, 0x00	; 0
 3d2:	68 e0       	ldi	r22, 0x08	; 8
 3d4:	70 e0       	ldi	r23, 0x00	; 0
 3d6:	ce 01       	movw	r24, r28
 3d8:	01 96       	adiw	r24, 0x01	; 1
 3da:	0e 94 b7 02 	call	0x56e	; 0x56e <fwrite>
			index = 0;
			flag_error = 0;
			state = RECV_TEMP;
			timeout_start();
 3de:	0e 94 25 01 	call	0x24a	; 0x24a <timeout_start>
			
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
			flag_error = 0;
			state = RECV_TEMP;
 3e2:	13 2d       	mov	r17, r3
			tx_pkg.data = little_to_big(temperature);
			tx_pkg.crc  = little_to_big(CRC16_2((uint8_t *)&tx_pkg, 6));	// Endereço do pacote e quantos bytes são para o cálculo
			
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
 3e4:	00 e0       	ldi	r16, 0x00	; 0
			flag_error = 0;
 3e6:	65 2c       	mov	r6, r5
			state = RECV_TEMP;
			timeout_start();
			break;
 3e8:	b9 cf       	rjmp	.-142    	; 0x35c <main+0x6c>
			
		case RECV_TEMP:
			
			if(usart_buffer_has_data()){
 3ea:	0e 94 a4 00 	call	0x148	; 0x148 <usart_buffer_has_data>
 3ee:	88 23       	and	r24, r24
 3f0:	c1 f1       	breq	.+112    	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
				pkg_byte_rx[index] = usart_buffer_get_data();
 3f2:	e0 2e       	mov	r14, r16
 3f4:	f1 2c       	mov	r15, r1
 3f6:	0e 94 ad 00 	call	0x15a	; 0x15a <usart_buffer_get_data>
 3fa:	e9 e0       	ldi	r30, 0x09	; 9
 3fc:	f0 e0       	ldi	r31, 0x00	; 0
 3fe:	ec 0f       	add	r30, r28
 400:	fd 1f       	adc	r31, r29
 402:	ee 0d       	add	r30, r14
 404:	ff 1d       	adc	r31, r15
 406:	80 83       	st	Z, r24
				if(pkg_byte[index] == pkg_byte_rx[index] && flag_error == 0){
 408:	e1 e0       	ldi	r30, 0x01	; 1
 40a:	f0 e0       	ldi	r31, 0x00	; 0
 40c:	ec 0f       	add	r30, r28
 40e:	fd 1f       	adc	r31, r29
 410:	ee 0d       	add	r30, r14
 412:	ff 1d       	adc	r31, r15
 414:	90 81       	ld	r25, Z
 416:	89 13       	cpse	r24, r25
 418:	07 c0       	rjmp	.+14     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 41a:	61 10       	cpse	r6, r1
 41c:	05 c0       	rjmp	.+10     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
					index++;
 41e:	0f 5f       	subi	r16, 0xFF	; 255
					if(index == 8){
 420:	08 30       	cpi	r16, 0x08	; 8
 422:	f9 f4       	brne	.+62     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
						state = SEND_HUM;
 424:	13 e0       	ldi	r17, 0x03	; 3
 426:	1d c0       	rjmp	.+58     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
					}	
				}
				else{
					flag_error = 1;
					index++;
 428:	0f 5f       	subi	r16, 0xFF	; 255
					if(index == 4){
 42a:	04 30       	cpi	r16, 0x04	; 4
 42c:	b1 f4       	brne	.+44     	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
						check = detect_pkg_error(&rx_pkg);
 42e:	ce 01       	movw	r24, r28
 430:	09 96       	adiw	r24, 0x09	; 9
 432:	0e 94 5e 01 	call	0x2bc	; 0x2bc <detect_pkg_error>
					
						if(check == CRC_ERROR)
 436:	81 30       	cpi	r24, 0x01	; 1
 438:	21 f4       	brne	.+8      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
							PORTB |= SET(PB1);
 43a:	29 9a       	sbi	0x05, 1	; 5
							PORTB |= SET(PB2);
						
						if(check == GARBAGE)
							PORTB |= SET(PB3);
						
						state = SEND_HUM;
 43c:	13 e0       	ldi	r17, 0x03	; 3
					if(index == 8){
						state = SEND_HUM;
					}	
				}
				else{
					flag_error = 1;
 43e:	67 2c       	mov	r6, r7
 440:	10 c0       	rjmp	.+32     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
						check = detect_pkg_error(&rx_pkg);
					
						if(check == CRC_ERROR)
							PORTB |= SET(PB1);
					
						if(check == REG_ERROR)
 442:	82 30       	cpi	r24, 0x02	; 2
 444:	21 f4       	brne	.+8      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
							PORTB |= SET(PB2);
 446:	2a 9a       	sbi	0x05, 2	; 5
						
						if(check == GARBAGE)
							PORTB |= SET(PB3);
						
						state = SEND_HUM;
 448:	13 e0       	ldi	r17, 0x03	; 3
					if(index == 8){
						state = SEND_HUM;
					}	
				}
				else{
					flag_error = 1;
 44a:	67 2c       	mov	r6, r7
 44c:	0a c0       	rjmp	.+20     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
							PORTB |= SET(PB1);
					
						if(check == REG_ERROR)
							PORTB |= SET(PB2);
						
						if(check == GARBAGE)
 44e:	83 30       	cpi	r24, 0x03	; 3
 450:	31 f4       	brne	.+12     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
							PORTB |= SET(PB3);
 452:	2b 9a       	sbi	0x05, 3	; 5
						
						state = SEND_HUM;
 454:	13 e0       	ldi	r17, 0x03	; 3
					if(index == 8){
						state = SEND_HUM;
					}	
				}
				else{
					flag_error = 1;
 456:	67 2c       	mov	r6, r7
 458:	04 c0       	rjmp	.+8      	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
 45a:	67 2c       	mov	r6, r7
 45c:	02 c0       	rjmp	.+4      	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
							PORTB |= SET(PB2);
						
						if(check == GARBAGE)
							PORTB |= SET(PB3);
						
						state = SEND_HUM;
 45e:	13 e0       	ldi	r17, 0x03	; 3
					if(index == 8){
						state = SEND_HUM;
					}	
				}
				else{
					flag_error = 1;
 460:	67 2c       	mov	r6, r7
						
				}
			}
			
			// Se der timeout, é porquê demorou para receber o dado
			if(timeout){
 462:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <timeout>
 466:	88 23       	and	r24, r24
 468:	09 f4       	brne	.+2      	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
 46a:	78 cf       	rjmp	.-272    	; 0x35c <main+0x6c>
				timeout_stop();
 46c:	0e 94 2f 01 	call	0x25e	; 0x25e <timeout_stop>
				PORTB |= (1 << PB5);
 470:	2d 9a       	sbi	0x05, 5	; 5
				state = SEND_HUM;
 472:	13 e0       	ldi	r17, 0x03	; 3
 474:	73 cf       	rjmp	.-282    	; 0x35c <main+0x6c>
 476:	2f ef       	ldi	r18, 0xFF	; 255
 478:	83 ed       	ldi	r24, 0xD3	; 211
 47a:	90 e3       	ldi	r25, 0x30	; 48
 47c:	21 50       	subi	r18, 0x01	; 1
 47e:	80 40       	sbci	r24, 0x00	; 0
 480:	90 40       	sbci	r25, 0x00	; 0
 482:	e1 f7       	brne	.-8      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
 484:	00 c0       	rjmp	.+0      	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
 486:	00 00       	nop
			break;

		case SEND_HUM:
			_delay_ms(1000);
			// Preparando o pacote
			tx_pkg.addr = 0x15;
 488:	49 82       	std	Y+1, r4	; 0x01
			tx_pkg.cmd  = 0x01;
 48a:	7a 82       	std	Y+2, r7	; 0x02
			tx_pkg.reg  = 0x0600;	// Big Endian
 48c:	9c 82       	std	Y+4, r9	; 0x04
 48e:	8b 82       	std	Y+3, r8	; 0x03
			tx_pkg.data = little_to_big(humidity);
 490:	89 89       	ldd	r24, Y+17	; 0x11
 492:	9a 89       	ldd	r25, Y+18	; 0x12
 494:	98 27       	eor	r25, r24
 496:	89 27       	eor	r24, r25
 498:	98 27       	eor	r25, r24
 49a:	9e 83       	std	Y+6, r25	; 0x06
 49c:	8d 83       	std	Y+5, r24	; 0x05
			tx_pkg.crc  = little_to_big(CRC16_2((uint8_t *)&tx_pkg, 6));	// Endereço do pacote e quantos bytes são para o cálculo
 49e:	66 e0       	ldi	r22, 0x06	; 6
 4a0:	70 e0       	ldi	r23, 0x00	; 0
 4a2:	ce 01       	movw	r24, r28
 4a4:	01 96       	adiw	r24, 0x01	; 1
 4a6:	0e 94 35 01 	call	0x26a	; 0x26a <CRC16_2>
 4aa:	98 27       	eor	r25, r24
 4ac:	89 27       	eor	r24, r25
 4ae:	98 27       	eor	r25, r24
 4b0:	98 87       	std	Y+8, r25	; 0x08
 4b2:	8f 83       	std	Y+7, r24	; 0x07
		
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
 4b4:	96 01       	movw	r18, r12
 4b6:	41 e0       	ldi	r20, 0x01	; 1
 4b8:	50 e0       	ldi	r21, 0x00	; 0
 4ba:	68 e0       	ldi	r22, 0x08	; 8
 4bc:	70 e0       	ldi	r23, 0x00	; 0
 4be:	ce 01       	movw	r24, r28
 4c0:	01 96       	adiw	r24, 0x01	; 1
 4c2:	0e 94 b7 02 	call	0x56e	; 0x56e <fwrite>
			index = 0;
			flag_error = 0;
			state = RECV_HUM;
			timeout_start();
 4c6:	0e 94 25 01 	call	0x24a	; 0x24a <timeout_start>
		
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
			flag_error = 0;
			state = RECV_HUM;
 4ca:	12 2d       	mov	r17, r2
			tx_pkg.data = little_to_big(humidity);
			tx_pkg.crc  = little_to_big(CRC16_2((uint8_t *)&tx_pkg, 6));	// Endereço do pacote e quantos bytes são para o cálculo
		
			// Enviando o pacote
			fwrite(&tx_pkg, sizeof(tx_pkg), 1, usart);
			index = 0;
 4cc:	00 e0       	ldi	r16, 0x00	; 0
			flag_error = 0;
 4ce:	65 2c       	mov	r6, r5
			state = RECV_HUM;
			timeout_start();
			break;
 4d0:	45 cf       	rjmp	.-374    	; 0x35c <main+0x6c>
		
		case RECV_HUM:
			
			if(usart_buffer_has_data()){
 4d2:	0e 94 a4 00 	call	0x148	; 0x148 <usart_buffer_has_data>
 4d6:	88 23       	and	r24, r24
 4d8:	89 f1       	breq	.+98     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
				if(pkg_byte[index] == usart_buffer_get_data() && flag_error == 0){
 4da:	e1 e0       	ldi	r30, 0x01	; 1
 4dc:	f0 e0       	ldi	r31, 0x00	; 0
 4de:	ec 0f       	add	r30, r28
 4e0:	fd 1f       	adc	r31, r29
 4e2:	e0 0f       	add	r30, r16
 4e4:	f1 1d       	adc	r31, r1
 4e6:	f0 80       	ld	r15, Z
 4e8:	0e 94 ad 00 	call	0x15a	; 0x15a <usart_buffer_get_data>
 4ec:	f8 12       	cpse	r15, r24
 4ee:	09 c0       	rjmp	.+18     	; 0x502 <__LOCK_REGION_LENGTH__+0x102>
 4f0:	61 10       	cpse	r6, r1
 4f2:	07 c0       	rjmp	.+14     	; 0x502 <__LOCK_REGION_LENGTH__+0x102>
					index++;
 4f4:	0f 5f       	subi	r16, 0xFF	; 255
					if(index == 8){
 4f6:	08 30       	cpi	r16, 0x08	; 8
 4f8:	09 f5       	brne	.+66     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
						state = SEND_TEMP;
						timeout_stop();
 4fa:	0e 94 2f 01 	call	0x25e	; 0x25e <timeout_stop>
			
			if(usart_buffer_has_data()){
				if(pkg_byte[index] == usart_buffer_get_data() && flag_error == 0){
					index++;
					if(index == 8){
						state = SEND_TEMP;
 4fe:	17 2d       	mov	r17, r7
 500:	1d c0       	rjmp	.+58     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
						timeout_stop();
					}
				}
				else{
					flag_error = 1;
					index++;
 502:	0f 5f       	subi	r16, 0xFF	; 255
					if(index == 4){
 504:	04 30       	cpi	r16, 0x04	; 4
 506:	b1 f4       	brne	.+44     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
						check = detect_pkg_error(&rx_pkg);
 508:	ce 01       	movw	r24, r28
 50a:	09 96       	adiw	r24, 0x09	; 9
 50c:	0e 94 5e 01 	call	0x2bc	; 0x2bc <detect_pkg_error>
						
						if(check == CRC_ERROR)
 510:	81 30       	cpi	r24, 0x01	; 1
 512:	21 f4       	brne	.+8      	; 0x51c <__LOCK_REGION_LENGTH__+0x11c>
						PORTB |= SET(PB1);
 514:	29 9a       	sbi	0x05, 1	; 5
						PORTB |= SET(PB2);
						
						if(check == GARBAGE)
						PORTB |= SET(PB3);
						
						state = SEND_HUM;
 516:	13 e0       	ldi	r17, 0x03	; 3
						state = SEND_TEMP;
						timeout_stop();
					}
				}
				else{
					flag_error = 1;
 518:	67 2c       	mov	r6, r7
 51a:	10 c0       	rjmp	.+32     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
						check = detect_pkg_error(&rx_pkg);
						
						if(check == CRC_ERROR)
						PORTB |= SET(PB1);
						
						if(check == REG_ERROR)
 51c:	82 30       	cpi	r24, 0x02	; 2
 51e:	21 f4       	brne	.+8      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
						PORTB |= SET(PB2);
 520:	2a 9a       	sbi	0x05, 2	; 5
						
						if(check == GARBAGE)
						PORTB |= SET(PB3);
						
						state = SEND_HUM;
 522:	13 e0       	ldi	r17, 0x03	; 3
						state = SEND_TEMP;
						timeout_stop();
					}
				}
				else{
					flag_error = 1;
 524:	67 2c       	mov	r6, r7
 526:	0a c0       	rjmp	.+20     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
						PORTB |= SET(PB1);
						
						if(check == REG_ERROR)
						PORTB |= SET(PB2);
						
						if(check == GARBAGE)
 528:	83 30       	cpi	r24, 0x03	; 3
 52a:	31 f4       	brne	.+12     	; 0x538 <__LOCK_REGION_LENGTH__+0x138>
						PORTB |= SET(PB3);
 52c:	2b 9a       	sbi	0x05, 3	; 5
						
						state = SEND_HUM;
 52e:	13 e0       	ldi	r17, 0x03	; 3
						state = SEND_TEMP;
						timeout_stop();
					}
				}
				else{
					flag_error = 1;
 530:	67 2c       	mov	r6, r7
 532:	04 c0       	rjmp	.+8      	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
 534:	67 2c       	mov	r6, r7
 536:	02 c0       	rjmp	.+4      	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
						PORTB |= SET(PB2);
						
						if(check == GARBAGE)
						PORTB |= SET(PB3);
						
						state = SEND_HUM;
 538:	13 e0       	ldi	r17, 0x03	; 3
						state = SEND_TEMP;
						timeout_stop();
					}
				}
				else{
					flag_error = 1;
 53a:	67 2c       	mov	r6, r7
						state = SEND_HUM;
					}
				}
			}	
			// Se der timeout, é porquê demorou para receber o dado
			if(timeout){
 53c:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <timeout>
 540:	88 23       	and	r24, r24
 542:	09 f4       	brne	.+2      	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
 544:	0b cf       	rjmp	.-490    	; 0x35c <main+0x6c>
				timeout_stop();
 546:	0e 94 2f 01 	call	0x25e	; 0x25e <timeout_stop>
				PORTB |= (1 << PB5);
 54a:	2d 9a       	sbi	0x05, 5	; 5
				state = SEND_TEMP;
 54c:	17 2d       	mov	r17, r7
 54e:	06 cf       	rjmp	.-500    	; 0x35c <main+0x6c>

00000550 <__vector_11>:
		}
    }
}
		
ISR(TIMER1_COMPA_vect)
{
 550:	1f 92       	push	r1
 552:	0f 92       	push	r0
 554:	0f b6       	in	r0, 0x3f	; 63
 556:	0f 92       	push	r0
 558:	11 24       	eor	r1, r1
 55a:	8f 93       	push	r24
	timeout = 1;
 55c:	81 e0       	ldi	r24, 0x01	; 1
 55e:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <timeout>
}
 562:	8f 91       	pop	r24
 564:	0f 90       	pop	r0
 566:	0f be       	out	0x3f, r0	; 63
 568:	0f 90       	pop	r0
 56a:	1f 90       	pop	r1
 56c:	18 95       	reti

0000056e <fwrite>:
 56e:	a0 e0       	ldi	r26, 0x00	; 0
 570:	b0 e0       	ldi	r27, 0x00	; 0
 572:	ed eb       	ldi	r30, 0xBD	; 189
 574:	f2 e0       	ldi	r31, 0x02	; 2
 576:	0c 94 f1 02 	jmp	0x5e2	; 0x5e2 <__prologue_saves__+0xc>
 57a:	5b 01       	movw	r10, r22
 57c:	4a 01       	movw	r8, r20
 57e:	79 01       	movw	r14, r18
 580:	d9 01       	movw	r26, r18
 582:	13 96       	adiw	r26, 0x03	; 3
 584:	2c 91       	ld	r18, X
 586:	21 ff       	sbrs	r18, 1
 588:	1d c0       	rjmp	.+58     	; 0x5c4 <fwrite+0x56>
 58a:	c0 e0       	ldi	r28, 0x00	; 0
 58c:	d0 e0       	ldi	r29, 0x00	; 0
 58e:	c8 15       	cp	r28, r8
 590:	d9 05       	cpc	r29, r9
 592:	d9 f0       	breq	.+54     	; 0x5ca <fwrite+0x5c>
 594:	8c 01       	movw	r16, r24
 596:	6c 01       	movw	r12, r24
 598:	ca 0c       	add	r12, r10
 59a:	db 1c       	adc	r13, r11
 59c:	c8 01       	movw	r24, r16
 59e:	0c 15       	cp	r16, r12
 5a0:	1d 05       	cpc	r17, r13
 5a2:	71 f0       	breq	.+28     	; 0x5c0 <fwrite+0x52>
 5a4:	0f 5f       	subi	r16, 0xFF	; 255
 5a6:	1f 4f       	sbci	r17, 0xFF	; 255
 5a8:	d7 01       	movw	r26, r14
 5aa:	18 96       	adiw	r26, 0x08	; 8
 5ac:	ed 91       	ld	r30, X+
 5ae:	fc 91       	ld	r31, X
 5b0:	19 97       	sbiw	r26, 0x09	; 9
 5b2:	b7 01       	movw	r22, r14
 5b4:	dc 01       	movw	r26, r24
 5b6:	8c 91       	ld	r24, X
 5b8:	09 95       	icall
 5ba:	89 2b       	or	r24, r25
 5bc:	79 f3       	breq	.-34     	; 0x59c <fwrite+0x2e>
 5be:	05 c0       	rjmp	.+10     	; 0x5ca <fwrite+0x5c>
 5c0:	21 96       	adiw	r28, 0x01	; 1
 5c2:	e5 cf       	rjmp	.-54     	; 0x58e <fwrite+0x20>
 5c4:	80 e0       	ldi	r24, 0x00	; 0
 5c6:	90 e0       	ldi	r25, 0x00	; 0
 5c8:	01 c0       	rjmp	.+2      	; 0x5cc <fwrite+0x5e>
 5ca:	ce 01       	movw	r24, r28
 5cc:	cd b7       	in	r28, 0x3d	; 61
 5ce:	de b7       	in	r29, 0x3e	; 62
 5d0:	ec e0       	ldi	r30, 0x0C	; 12
 5d2:	0c 94 0d 03 	jmp	0x61a	; 0x61a <__epilogue_restores__+0xc>

000005d6 <__prologue_saves__>:
 5d6:	2f 92       	push	r2
 5d8:	3f 92       	push	r3
 5da:	4f 92       	push	r4
 5dc:	5f 92       	push	r5
 5de:	6f 92       	push	r6
 5e0:	7f 92       	push	r7
 5e2:	8f 92       	push	r8
 5e4:	9f 92       	push	r9
 5e6:	af 92       	push	r10
 5e8:	bf 92       	push	r11
 5ea:	cf 92       	push	r12
 5ec:	df 92       	push	r13
 5ee:	ef 92       	push	r14
 5f0:	ff 92       	push	r15
 5f2:	0f 93       	push	r16
 5f4:	1f 93       	push	r17
 5f6:	cf 93       	push	r28
 5f8:	df 93       	push	r29
 5fa:	cd b7       	in	r28, 0x3d	; 61
 5fc:	de b7       	in	r29, 0x3e	; 62
 5fe:	ca 1b       	sub	r28, r26
 600:	db 0b       	sbc	r29, r27
 602:	0f b6       	in	r0, 0x3f	; 63
 604:	f8 94       	cli
 606:	de bf       	out	0x3e, r29	; 62
 608:	0f be       	out	0x3f, r0	; 63
 60a:	cd bf       	out	0x3d, r28	; 61
 60c:	09 94       	ijmp

0000060e <__epilogue_restores__>:
 60e:	2a 88       	ldd	r2, Y+18	; 0x12
 610:	39 88       	ldd	r3, Y+17	; 0x11
 612:	48 88       	ldd	r4, Y+16	; 0x10
 614:	5f 84       	ldd	r5, Y+15	; 0x0f
 616:	6e 84       	ldd	r6, Y+14	; 0x0e
 618:	7d 84       	ldd	r7, Y+13	; 0x0d
 61a:	8c 84       	ldd	r8, Y+12	; 0x0c
 61c:	9b 84       	ldd	r9, Y+11	; 0x0b
 61e:	aa 84       	ldd	r10, Y+10	; 0x0a
 620:	b9 84       	ldd	r11, Y+9	; 0x09
 622:	c8 84       	ldd	r12, Y+8	; 0x08
 624:	df 80       	ldd	r13, Y+7	; 0x07
 626:	ee 80       	ldd	r14, Y+6	; 0x06
 628:	fd 80       	ldd	r15, Y+5	; 0x05
 62a:	0c 81       	ldd	r16, Y+4	; 0x04
 62c:	1b 81       	ldd	r17, Y+3	; 0x03
 62e:	aa 81       	ldd	r26, Y+2	; 0x02
 630:	b9 81       	ldd	r27, Y+1	; 0x01
 632:	ce 0f       	add	r28, r30
 634:	d1 1d       	adc	r29, r1
 636:	0f b6       	in	r0, 0x3f	; 63
 638:	f8 94       	cli
 63a:	de bf       	out	0x3e, r29	; 62
 63c:	0f be       	out	0x3f, r0	; 63
 63e:	cd bf       	out	0x3d, r28	; 61
 640:	ed 01       	movw	r28, r26
 642:	08 95       	ret

00000644 <_exit>:
 644:	f8 94       	cli

00000646 <__stop_program>:
 646:	ff cf       	rjmp	.-2      	; 0x646 <__stop_program>
