$date
	Thu Dec 14 22:26:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sample_tb $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#10
0"
0!
1%
#20
1"
1!
0%
1$
#30
0"
0!
1%
#40
