-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Sun May 07 23:31:49 2023

COMPONENT ReCOPCore
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		Reset		:	 IN STD_LOGIC;
		m_data		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		head		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		ir_out		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		clr_irq_in		:	 IN STD_LOGIC;
		dprr_in		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		dprr_write		:	 IN STD_LOGIC;
		clr_irq_write		:	 IN STD_LOGIC;
		dprr_reset		:	 IN STD_LOGIC;
		clr_irq_reset		:	 IN STD_LOGIC;
		dpc_in		:	 IN STD_LOGIC;
		dpc_write		:	 IN STD_LOGIC;
		dpc_reset		:	 IN STD_LOGIC;
		z_write		:	 IN STD_LOGIC;
		SIP_in		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		ccd		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		pcd		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		addr		:	 OUT STD_LOGIC_VECTOR(16 DOWNTO 0);
		clr_irq		:	 OUT STD_LOGIC;
		dpcr_out		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		dpc		:	 OUT STD_LOGIC;
		data		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
		SOP		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;