

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Wed Jan 28 21:35:36 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        proj_axi_master
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  13.33|     11.67|        1.67|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  213|  213|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.buff.a      |   51|   51|         3|          1|          1|    50|    yes   |
        |- Loop 2             |  100|  100|         2|          -|          -|    50|    no    |
        |- memcpy.a.buff.gep  |   51|   51|         3|          1|          1|    50|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 7 8 9 }
  Pipeline-1: II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond1)
	8  / (!exitcond1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / (!exitcond)
	12  / (exitcond)
11 --> 
	10  / true
12 --> 
	15  / (exitcond7)
	13  / (!exitcond7)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 11.67ns
ST_1: buff [1/1] 0.00ns
:2  %buff = alloca [50 x i32], align 16

ST_1: p_rd_req [6/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 2>: 11.67ns
ST_2: p_rd_req [5/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 3>: 11.67ns
ST_3: p_rd_req [4/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 4>: 11.67ns
ST_4: p_rd_req [3/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 5>: 11.67ns
ST_5: p_rd_req [2/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 6>: 11.67ns
ST_6: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_6: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: p_rd_req [1/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

ST_6: stg_28 [1/1] 1.31ns
:5  br label %burst.rd.header


 <State 7>: 2.82ns
ST_7: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_7: exitcond1 [1/1] 1.51ns
burst.rd.header:1  %exitcond1 = icmp eq i6 %indvar, -14

ST_7: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_7: indvar_next [1/1] 1.40ns
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

ST_7: stg_33 [1/1] 1.31ns
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 8>: 11.67ns
ST_8: a_read [1/1] 11.67ns
burst.rd.body:4  %a_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %a) nounwind


 <State 9>: 2.39ns
ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4) nounwind

ST_9: empty_3 [1/1] 0.00ns
burst.rd.body:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2) nounwind

ST_9: empty_4 [1/1] 0.00ns
burst.rd.body:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @str1) nounwind

ST_9: tmp [1/1] 0.00ns
burst.rd.body:3  %tmp = zext i6 %indvar to i64

ST_9: buff_addr [1/1] 0.00ns
burst.rd.body:5  %buff_addr = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp

ST_9: stg_40 [1/1] 2.39ns
burst.rd.body:6  store i32 %a_read, i32* %buff_addr, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %burstread_rbegin) nounwind

ST_9: stg_42 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 10>: 11.67ns
ST_10: i [1/1] 0.00ns
burst.rd.end:0  %i = phi i6 [ %i_1, %1 ], [ 0, %burst.rd.header ]

ST_10: exitcond [1/1] 1.51ns
burst.rd.end:1  %exitcond = icmp eq i6 %i, -14

ST_10: empty_5 [1/1] 0.00ns
burst.rd.end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_10: i_1 [1/1] 1.40ns
burst.rd.end:3  %i_1 = add i6 %i, 1

ST_10: stg_47 [1/1] 0.00ns
burst.rd.end:4  br i1 %exitcond, label %burst.wr.header.preheader, label %1

ST_10: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i6 %i to i64

ST_10: buff_addr_1 [1/1] 0.00ns
:1  %buff_addr_1 = getelementptr inbounds [50 x i32]* %buff, i64 0, i64 %tmp_1

ST_10: buff_load [2/2] 2.39ns
:2  %buff_load = load i32* %buff_addr_1, align 4

ST_10: p_wr_req [1/1] 11.67ns
burst.wr.header.preheader:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a, i32 50) nounwind

ST_10: stg_52 [1/1] 1.31ns
burst.wr.header.preheader:1  br label %burst.wr.header


 <State 11>: 6.78ns
ST_11: buff_load [1/2] 2.39ns
:2  %buff_load = load i32* %buff_addr_1, align 4

ST_11: tmp_2 [1/1] 2.00ns
:3  %tmp_2 = add nsw i32 %buff_load, 100

ST_11: stg_55 [1/1] 2.39ns
:4  store i32 %tmp_2, i32* %buff_addr_1, align 4

ST_11: stg_56 [1/1] 0.00ns
:5  br label %burst.rd.end


 <State 12>: 2.39ns
ST_12: indvar5 [1/1] 0.00ns
burst.wr.header:0  %indvar5 = phi i6 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

ST_12: exitcond7 [1/1] 1.51ns
burst.wr.header:1  %exitcond7 = icmp eq i6 %indvar5, -14

ST_12: empty_6 [1/1] 0.00ns
burst.wr.header:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_12: indvar_next6 [1/1] 1.40ns
burst.wr.header:3  %indvar_next6 = add i6 %indvar5, 1

ST_12: stg_61 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond7, label %burst.wr.end, label %burst.wr.body

ST_12: tmp_4 [1/1] 0.00ns
burst.wr.body:3  %tmp_4 = zext i6 %indvar5 to i64

ST_12: buff_addr_2 [1/1] 0.00ns
burst.wr.body:4  %buff_addr_2 = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp_4

ST_12: buff_load_1 [2/2] 2.39ns
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4


 <State 13>: 2.39ns
ST_13: buff_load_1 [1/2] 2.39ns
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4


 <State 14>: 11.67ns
ST_14: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str8) nounwind

ST_14: empty_7 [1/1] 0.00ns
burst.wr.body:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str6) nounwind

ST_14: empty_8 [1/1] 0.00ns
burst.wr.body:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str5) nounwind

ST_14: stg_69 [1/1] 11.67ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %a, i32 %buff_load_1, i4 -1) nounwind

ST_14: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str8, i32 %burstwrite_rbegin) nounwind

ST_14: stg_71 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 15>: 11.67ns
ST_15: p_wr_resp [3/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind


 <State 16>: 11.67ns
ST_16: p_wr_resp [2/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind


 <State 17>: 11.67ns
ST_17: p_wr_resp [1/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

ST_17: stg_75 [1/1] 0.00ns
burst.wr.end:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
