{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686940527573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686940527573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 12:35:27 2023 " "Processing started: Fri Jun 16 12:35:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686940527573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686940527573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686940527573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686940528229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686940528229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686940538066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686940538066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1test1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1test1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Lab1Test1.sv" "" { Text "C:/Users/arobe/Desktop/Lab1/Lab1Test1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686940538081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686940538081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686940538144 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst14 " "Primitive \"VCC\" of instance \"inst14\" not used" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 208 736 768 224 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1686940538144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst " "Elaborating entity \"74194\" for hierarchy \"74194:inst\"" {  } { { "Lab1.bdf" "inst" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 48 440 560 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst " "Elaborated megafunction instantiation \"74194:inst\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 48 440 560 240 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst11 " "Elaborating entity \"74153\" for hierarchy \"74153:inst11\"" {  } { { "Lab1.bdf" "inst11" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 416 824 944 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst11 " "Elaborated megafunction instantiation \"74153:inst11\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 416 824 944 640 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst20 " "Elaborating entity \"74163\" for hierarchy \"74163:inst20\"" {  } { { "Lab1.bdf" "inst20" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 768 360 480 952 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst20 " "Elaborated megafunction instantiation \"74163:inst20\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 768 360 480 952 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst20\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst20\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst20\|f74163:sub 74163:inst20 " "Elaborated megafunction instantiation \"74163:inst20\|f74163:sub\", which is child of megafunction instantiation \"74163:inst20\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 768 360 480 952 "inst20" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst19 " "Elaborating entity \"7474\" for hierarchy \"7474:inst19\"" {  } { { "Lab1.bdf" "inst19" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 776 760 880 936 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst19 " "Elaborated megafunction instantiation \"7474:inst19\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/arobe/Desktop/Lab1/Lab1.bdf" { { 776 760 880 936 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940538300 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "1 " "Ignored 1 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1686940538472 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686940538472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686940538803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686940539240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686940539240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686940539303 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686940539303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686940539303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686940539303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686940539319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 12:35:39 2023 " "Processing ended: Fri Jun 16 12:35:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686940539319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686940539319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686940539319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686940539319 ""}
