|exercise10
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
LEDG[7] <= mux4:m1.port1


|exercise10|mux4:m1
SW[0] => Mux0.IN5
SW[1] => Mux0.IN4
SW[2] => Mux0.IN3
SW[3] => Mux0.IN2
SW[4] => Mux0.IN1
SW[5] => Mux0.IN0
LEDG[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


