#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Sep 28 10:26:03 2023
# Process ID: 20328
# Current directory: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3516 D:\work\shangjian\vivado2021\RCI_Yu_0913_add_inter\vivado_prj\rf_datacapture\rf_datacapture.xpr
# Log file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/vivado.log
# Journal file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_0_v_demosaic_0_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/design_0_v_demosaic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_v_demosaic_0_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/design_0_v_demosaic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_v_demosaic_0_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/design_0_v_demosaic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_v_demosaic_0_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/design_0_v_demosaic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_v_demosaic_0_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/design_0_v_demosaic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_1' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_1' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_1' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_1' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_1' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_2' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_2' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_2' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_2' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_xbar_2' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_s00_mmu_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_s00_mmu_0/design_0_s00_mmu_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_s00_mmu_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_s00_mmu_0/design_0_s00_mmu_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_s00_mmu_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_s00_mmu_0/design_0_s00_mmu_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_s00_mmu_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_s00_mmu_0/design_0_s00_mmu_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_0_s00_mmu_0' generated file not found 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_s00_mmu_0/design_0_s00_mmu_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1410.773 ; gain = 188.801
update_compile_order -fileset sources_1
reset_run design_0_xbar_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1

launch_runs design_0_xbar_1_synth_1
[Thu Sep 28 10:27:38 2023] Launched design_0_xbar_1_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
wait_on_run design_0_xbar_1_synth_1
[Thu Sep 28 10:27:39 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:27:44 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:27:49 2023] Waiting for design_0_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_1.tcl -notrace
Command: synth_design -top design_0_xbar_1 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:27:47 2023...
[Thu Sep 28 10:27:49 2023] design_0_xbar_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1503.629 ; gain = 10.977
reset_run design_0_xbar_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1

launch_runs design_0_xbar_2_synth_1
[Thu Sep 28 10:27:50 2023] Launched design_0_xbar_2_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
wait_on_run design_0_xbar_2_synth_1
[Thu Sep 28 10:27:50 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:27:55 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:28:01 2023] Waiting for design_0_xbar_2_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_2.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_2.tcl -notrace
Command: synth_design -top design_0_xbar_2 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:28:00 2023...
[Thu Sep 28 10:28:01 2023] design_0_xbar_2_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_2_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1503.629 ; gain = 0.000
reset_run design_0_v_demosaic_0_0_synth_1
launch_runs design_0_v_demosaic_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
[Thu Sep 28 10:28:03 2023] Launched design_0_v_demosaic_0_0_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runme.log
wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 10:28:03 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:08 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:13 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:18 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:29 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:39 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:49 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:28:59 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:29:19 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:29:39 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:30:00 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:30:20 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:31:00 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Thu Sep 28 10:28:13 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 184.271 MB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:49:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:50:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:52:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:53:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:54:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:57:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:58:23
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:55:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:240:38
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:260:9
WARNING: [HLS 207-5527] missing argument for 'core': D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:260:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:261:9
WARNING: [HLS 207-5527] missing argument for 'core': D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:261:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:572:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:732:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:733:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:734:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:735:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:736:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:820:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1044:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1045:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1046:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1047:38
WARNING: [HLS 207-5301] unused parameter 'print': D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-5541] unknown HLS pragma ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5518] extra token before variable expression is ignored: d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:49:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:50:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:52:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:53:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:54:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:57:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:58:23
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:240:38
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:260:9
WARNING: [HLS 207-5527] missing argument for 'core': D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:260:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:261:9
WARNING: [HLS 207-5527] missing argument for 'core': D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:261:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:572:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:732:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:733:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:734:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:735:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:736:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:820:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1044:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1045:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1046:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1047:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 42.266 seconds; current allocated memory: 193.306 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1078:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1115:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:397:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_uint<8>::ap_uint<32, false>(ap_range_ref<32, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:249:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'void hls::AXIGetBitFields<32, ap_uint<8> >(ap_uint<32>, int, int, ap_uint<8>&)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h:49:14)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(ap_uint<32>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::write(hls::Scalar<4, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::operator<<(hls::Scalar<4, ap_uint<8> > const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<4, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:93:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:144:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:143:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::operator<<(hls::Scalar<4, ap_uint<8> > const&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:136:17)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<32, ap_uint<8> >(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:133:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:110:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:126:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:125:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:123:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:111:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::read(hls::Scalar<4, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::operator>>(hls::Scalar<4, ap_uint<8> >&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::ap_range_ref(ap_int_base<96, false>*, int, int)' into 'ap_int_base<96, false>::range(int, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1078:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::range(int, int)' into 'ap_int_base<96, false>::operator()(int, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1115:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 961, ap_uint<32>, 0>::insert_top_row(ap_uint<32>, int)' into 'hls::LineBuffer<5, 961, ap_uint<32>, 0>::insert_bottom(ap_uint<32>, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::insert_pixel(ap_uint<8>, int, int)' into 'hls::Window<5, 10, ap_uint<8> >::insert(ap_uint<8>, int, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:573:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::getval(int, int)' into 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<11, true>::mult operator*<32, true, 11, true>(ap_int_base<32, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<32, true>::RType<11, true>::mult operator*<32, true, 11, true>(ap_int_base<32, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<11, true>::mult operator*<32, true, 11, true>(ap_int_base<32, true> const&, ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::ap_int_base<43, true>(ap_int_base<43, true> const&)' into 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<13, true>::RType<($_0)32, true>::div operator/<13, true>(ap_int_base<13, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<32, true>::div operator/<13, true, 32, true>(ap_int_base<13, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<13, true>::RType<($_0)32, true>::div operator/<13, true>(ap_int_base<13, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<12, true>::plus operator+<32, true, 12, true>(ap_int_base<32, true> const&, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<32, true>::RType<12, true>::plus operator+<32, true, 12, true>(ap_int_base<32, true> const&, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<12, true>::RType<($_0)32, true>::plus operator+<12, true>(int, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:739)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<12, true>::plus operator+<32, true, 12, true>(ap_int_base<32, true> const&, ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<($_0)32, true>::plus operator+<12, true>(int, ap_int_base<12, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:777)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<10, true>::plus operator+<33, true, 10, true>(ap_int_base<33, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<33, true>::RType<10, true>::plus operator+<33, true, 10, true>(ap_int_base<33, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::logic operator&<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1527:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::logic operator&<34, true>(ap_int_base<34, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<32, true>::logic operator&<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::logic operator&<34, true>(ap_int_base<34, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<13, true>::mult operator*<32, true, 13, true>(ap_int_base<32, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<32, true>::RType<13, true>::mult operator*<32, true, 13, true>(ap_int_base<32, true> const&, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<13, true>::RType<($_0)32, true>::mult operator*<13, true>(int, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<13, true>::mult operator*<32, true, 13, true>(ap_int_base<32, true> const&, ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<($_0)32, true>::mult operator*<13, true>(int, ap_int_base<13, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:254)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::write(hls::Scalar<12, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator<<(hls::Scalar<12, ap_uint<8> > const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:229:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator<<(hls::Scalar<12, ap_uint<8> > const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:539:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:458:59)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:458:59)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<4, ap_uint<8> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:231:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:457:55)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:457:55)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<4, ap_uint<8> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:232:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:455:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:455:30)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 961, ap_uint<32>, 0>::LineBuffer()' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:453:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<($_0)32, true>::mult operator*<13, true>(int, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:453:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:443:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::logic operator&<34, true>(ap_int_base<34, true> const&, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:443:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<34, true>::arg1 operator>><34, true>(ap_int_base<34, true> const&, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:443:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<10, true>::plus operator+<33, true, 10, true>(ap_int_base<33, true> const&, ap_int_base<10, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:443:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)32, true>::plus operator+<12, true>(int, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:443:44)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 961, ap_uint<32>, 0>::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:284:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:288:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:136)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:147)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:115)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::operator>>(hls::Scalar<4, ap_uint<8> >&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:299:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:303:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:68)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:79)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:303:56)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:435:47)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 961, ap_uint<32>, 0>::insert_bottom(ap_uint<32>, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:305:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::insert(ap_uint<8>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:334:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::insert(ap_uint<8>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:344:41)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<4, ap_uint<8> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:353:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:136)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:147)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:361:29)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:115)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:361:61)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::insert(ap_uint<8>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:375:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:394:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:394:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::minus operator-<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:68)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:79)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:434:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:102)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:95)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:401:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:430:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:102)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:61)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:429:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:402:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:428:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:81)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:61)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::minus operator-<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:427:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<($_0)32, true>::div operator/<13, true>(ap_int_base<13, true> const&, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:423:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:419:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:419:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:419:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:418:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:418:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:418:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:417:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:417:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:417:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<13, true>::plus operator+<15, true, 13, true>(ap_int_base<15, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:416:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<13, true>::plus operator+<14, true, 13, true>(ap_int_base<14, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:416:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<13, true>::plus operator+<13, true, 13, true>(ap_int_base<13, true> const&, ap_int_base<13, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:416:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:96)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:107)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:97)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:403:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:412:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:97)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:411:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:94)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:105)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:106)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:95)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:410:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:404:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:96)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:409:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:96)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:107)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:408:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:96)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:94)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:405:63)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:407:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<12, true>::minus operator-<43, true, 12, true>(ap_int_base<43, true> const&, ap_int_base<12, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<11, true>::plus operator+<11, true, 11, true>(ap_int_base<11, true> const&, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:97)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:30)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 10, ap_uint<8> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:406:75)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::Window()' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:51:5)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:397:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' into 'ap_uint<8>::ap_uint<96, false>(ap_range_ref<96, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:249:92)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::read(hls::Scalar<12, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator>>(hls::Scalar<12, ap_uint<8> >&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::insert_top_row(ap_uint<96>, int)' into 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::insert_bottom(ap_uint<96>, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert_pixel(hls::Scalar<3, ap_uint<8> >, int, int)' into 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:573:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::getval(int, int)' into 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::plus operator+<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<10, true>::plus operator+<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<10, true>::plus operator+<11, true, 10, true>(ap_int_base<11, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<11, true>::RType<10, true>::plus operator+<11, true, 10, true>(ap_int_base<11, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::plus operator+<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::plus operator+<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<14, true>::minus operator-<8, false, 14, true>(ap_int_base<8, false> const&, ap_int_base<14, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<8, false>::RType<14, true>::minus operator-<8, false, 14, true>(ap_int_base<8, false> const&, ap_int_base<14, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator<<(hls::Scalar<12, ap_uint<8> > const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:787:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:776:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:775:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<14, true>::minus operator-<8, false, 14, true>(ap_int_base<8, false> const&, ap_int_base<14, true> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:769:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<($_0)32, true>::div operator/<13, true>(ap_int_base<13, true> const&, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:772:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::plus operator+<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:771:93)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:772:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:772:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<10, true>::plus operator+<11, true, 10, true>(ap_int_base<11, true> const&, ap_int_base<10, true> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:770:95)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:771:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:771:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<10, true>::plus operator+<10, true, 10, true>(ap_int_base<10, true> const&, ap_int_base<10, true> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:769:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:770:84)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:770:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<1, false>::mult operator*<9, true, 1, false>(ap_int_base<9, true> const&, ap_int_base<1, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:769:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:769:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:754:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator|=<6, false>(ap_int_base<6, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:752:55)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:752:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator|=<6, false>(ap_int_base<6, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:751:55)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:751:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator|=<6, false>(ap_int_base<6, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:750:55)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:750:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator|=<6, false>(ap_int_base<6, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:749:55)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:749:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator|=<6, false>(ap_int_base<6, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:748:55)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:748:35)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:747:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:745:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:745:51)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:564:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:744:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:744:51)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::LineBuffer()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:743:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:743:51)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:577:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:742:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:742:51)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:731:40)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::getval(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:600:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:606:56)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:730:43)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:729:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator>>(hls::Scalar<12, ap_uint<8> >&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:618:28)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:728:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:624:29)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:727:40)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:624:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:717:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:715:25)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:714:33)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::insert_bottom(ap_uint<96>, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:627:32)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:654:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:706:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:658:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:664:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:700:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:689:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:689:29)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:679:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:670:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::div operator/<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator<<(hls::Scalar<12, ap_uint<8> > const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1006:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:85)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:992:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:85)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:991:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:986:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<11, true>::minus operator-<8, false, 11, true>(ap_int_base<8, false> const&, ap_int_base<11, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::div operator/<10, true>(ap_int_base<10, true> const&, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::plus operator+<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:985:59)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<10, false>(ap_int_base<10, false> const&) const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:982:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:982:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:982:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<8, false>::plus operator+<9, false, 8, false>(ap_int_base<9, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:982:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:982:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:980:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:980:46)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:812:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:979:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:979:48)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::LineBuffer()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:978:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:978:46)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:825:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:977:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:977:48)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::getval(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:848:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:854:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:976:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:976:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:975:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:975:48)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:973:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator>>(hls::Scalar<12, ap_uint<8> >&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:865:28)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:972:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:871:29)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:971:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:871:56)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:970:39)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 961, ap_uint<96>, 0>::insert_bottom(ap_uint<96>, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:874:32)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:901:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:969:38)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:905:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:911:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:964:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:963:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:962:21)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:961:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:917:39)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:926:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 9, hls::Scalar<3, ap_uint<8> > >::insert(hls::Scalar<3, ap_uint<8> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:953:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:936:29)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:947:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:936:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::stream()' into 'Debayer(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1019:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::stream()' into 'Debayer(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1019:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<43, true>::plus operator+<11, true, 43, true>(ap_int_base<11, true> const&, ap_int_base<43, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::ap_int_base<43, true>(ap_int_base<43, true> const&)' into 'ap_int_base<11, true>::RType<43, true>::plus operator+<11, true, 43, true>(ap_int_base<11, true> const&, ap_int_base<43, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::ap_int_base<44, true>(ap_int_base<44, true> const&)' into 'ap_int_base<44, true>::RType<11, true>::plus operator+<44, true, 11, true>(ap_int_base<44, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<44, true>::RType<11, true>::plus operator+<44, true, 11, true>(ap_int_base<44, true> const&, ap_int_base<11, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator<<(hls::Scalar<12, ap_uint<8> > const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1111:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::RType<45, true>::arg1 operator>><45, true>(ap_int_base<45, true> const&, int)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1099:134)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::RType<11, true>::plus operator+<44, true, 11, true>(ap_int_base<44, true> const&, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1099:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<43, true>::plus operator+<11, true, 43, true>(ap_int_base<11, true> const&, ap_int_base<43, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1099:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1099:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::RType<45, true>::arg1 operator>><45, true>(ap_int_base<45, true> const&, int)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1098:134)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::RType<11, true>::plus operator+<44, true, 11, true>(ap_int_base<44, true> const&, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1098:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<43, true>::plus operator+<11, true, 43, true>(ap_int_base<11, true> const&, ap_int_base<43, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1098:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1098:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<45, true>::RType<45, true>::arg1 operator>><45, true>(ap_int_base<45, true> const&, int)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1097:134)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::RType<11, true>::plus operator+<44, true, 11, true>(ap_int_base<44, true> const&, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1097:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<43, true>::plus operator+<11, true, 43, true>(ap_int_base<11, true> const&, ap_int_base<43, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1097:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<($_0)32, true>::mult operator*<11, true>(int, ap_int_base<11, true> const&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1097:83)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1094:156)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator>=<8, false>(ap_int_base<8, false> const&) const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1094:120)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator>=<8, false>(ap_int_base<8, false> const&) const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1094:78)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1094:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1079:129)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1079:97)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1079:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1079:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator>>(hls::Scalar<12, ap_uint<8> >&)' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1059:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<=<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:1473)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<=<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:1470)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mod operator%<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::mod operator%<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mod operator%<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::div operator/<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::div operator/<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::div operator/<32, false>(ap_int_base<32, false> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1529)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, false>::operator++(int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, false>::operator++(int)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:166:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator++(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:179:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator++(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:181:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<96>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:209:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:204:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:204:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::operator>>(hls::Scalar<12, ap_uint<8> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:196:22)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<34, true>(ap_int_base<34, true> const&) const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:191:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:191:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::div operator/<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:191:27)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:181:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::div operator/<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:181:58)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<32, false>(ap_int_base<32, false> const&) const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:179:48)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mod operator%<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:176:22)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:175:22)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, false>(ap_int_base<32, false> const&, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:174:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<4, ap_uint<8> >, 0>::stream()' into 'v_demosaic(unsigned short, unsigned short, unsigned short, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:61:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::stream()' into 'v_demosaic(unsigned short, unsigned short, unsigned short, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<12, ap_uint<8> >, 0>::stream()' into 'v_demosaic(unsigned short, unsigned short, unsigned short, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<96>, 1ul, 1ul, 1ul>, 0>&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:63:21)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:93:23)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:353:39)
INFO: [HLS 214-210] Disaggregating variable 'linebuf_yuv' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234:61)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:232:23)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:231:23)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:229:21)
INFO: [HLS 214-210] Disaggregating variable 'bayerWindow' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:228:18)
INFO: [HLS 214-210] Disaggregating variable 'center' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:731:31)
INFO: [HLS 214-210] Disaggregating variable 'downright' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:730:31)
INFO: [HLS 214-210] Disaggregating variable 'downleft' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:729:31)
INFO: [HLS 214-210] Disaggregating variable 'upright' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:728:31)
INFO: [HLS 214-210] Disaggregating variable 'upleft' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:727:31)
INFO: [HLS 214-210] Disaggregating variable 'p171' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:700:31)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:679:37)
INFO: [HLS 214-210] Disaggregating variable 'p111' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:664:35)
INFO: [HLS 214-210] Disaggregating variable 'p' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:654:35)
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566:67)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:564:21)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562:26)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562:21)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:561:66)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:561:66)
INFO: [HLS 214-210] Disaggregating variable 'p171' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:947:31)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:926:37)
INFO: [HLS 214-210] Disaggregating variable 'p111' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:911:35)
INFO: [HLS 214-210] Disaggregating variable 'p' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:901:35)
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814:67)
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:812:21)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810:26)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810:21)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:809:66)
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:809:66)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037:28)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037:21)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:166:21)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:551:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:799:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'var' on dimension 1 (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:383:26)
INFO: [HLS 214-270] Inferring complete partitioning for array 'SD' on dimension 1 (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:384:26)
INFO: [HLS 214-270] Inferring complete partitioning for array 'mean' on dimension 1 (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:385:33)
INFO: [HLS 214-270] Inferring complete partitioning for array 'ave' on dimension 1 (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:386:26)
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:439:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::Scalars' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, unsigned short&, unsigned short&) (.1)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::Scalar.19s' into 'DebayerG(hls::stream<hls::Scalar<4, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&) (.1)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::Scalar.19s' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&) (.1)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::Scalar.19s' into 'DebayerRandBatG(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&) (.1)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_class.hls::Scalar.19s' into 'ZipperRemoval(hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<12, ap_uint<8> >, 0>&, unsigned short&, unsigned short&) (.1)' (D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 62.89 seconds; current allocated memory: 209.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 209.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 244.057 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1051_2' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1033) in function 'ZipperRemoval' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_181_2' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:181) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_585_2' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:565) in function 'DebayerRatBorBatR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_833_2' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:813) in function 'DebayerRandBatG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_269_4' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:233) in function 'DebayerG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:92) in function 'AXIvideo2MultiBayer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1062_3' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1033) in function 'ZipperRemoval' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1065_4' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1065) in function 'ZipperRemoval' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1085_5' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1033) in function 'ZipperRemoval' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_199_3' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:168) in function 'MultiPixStream2AXIvideo' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_201_4' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:168) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_598_3' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:635) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_601_4' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:601) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_603_5' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:603) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_612_6' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:612) in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_619_7' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:565) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_621_8' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:565) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_634_9' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:563) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_636_10' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:563) in function 'DebayerRatBorBatR' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_645_11' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:645) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_648_12' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:648) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_668_13' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:76) in function 'DebayerRatBorBatR' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_676_14' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:679) in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_684_15' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:678) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_686_16' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:678) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_698_17' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:698) in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_704_18' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:704) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_712_19' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:555) in function 'DebayerRatBorBatR' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_846_3' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:635) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_849_4' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:849) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_851_5' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:851) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_859_6' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:859) in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_866_7' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:813) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_868_8' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:813) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_881_9' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:811) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_883_10' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:811) in function 'DebayerRandBatG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_892_11' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:892) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_895_12' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:895) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_915_13' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:76) in function 'DebayerRandBatG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_923_14' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:926) in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_931_15' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:925) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_933_16' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:925) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_945_17' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:945) in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_951_18' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:951) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_958_19' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:803) in function 'DebayerRandBatG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_282_5' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:635) in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_285_6' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:285) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_293_7' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_8' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:233) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_312_9' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:230) in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_314_10' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:230) in function 'DebayerG' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_323_11' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_326_12' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_13' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:76) in function 'DebayerG' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_350_14' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:353) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_358_15' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:352) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_369_16' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_373_17' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_380_18' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:383) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_423_19' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_441_20' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_450_21' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:222) in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_1' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:131) in function 'AXIvideo2MultiBayer' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'inpix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1037) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'luma.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1039) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1040) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1041) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1042) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V.6' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:564) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuffer.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixBufVal.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:679) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upleft.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upright.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:728) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'downleft.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'downright.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:730) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'center.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:731) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:809) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V.9' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:810) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:812) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuffer.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixBufVal.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:926) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bayerWindow.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_yuv.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'var.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:383) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SD.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mean.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:385) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ave.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:386) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixBufVal.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:561) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:564) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:809) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:812) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bayerWindow.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:228) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixBuf.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:232) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:561) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'pixWindow.val.val.V' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:809) in dimension 3 completely.
WARNING: [HLS 200-805] An internal stream 'imgG' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1019) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRB' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1019) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgBayer' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:61) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRgb' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:62) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgUnzip' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:63) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_demosaic' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:44)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'Debayer' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1019:1), detected/extracted 3 process function(s): 
	 'DebayerG'
	 'DebayerRatBorBatR'
	 'DebayerRandBatG'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_demosaic' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:44), detected/extracted 5 process function(s): 
	 'Block_.split1_proc'
	 'AXIvideo2MultiBayer'
	 'Debayer'
	 'ZipperRemoval'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1079:51) to (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1109:17) in function 'ZipperRemoval'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:966:21) to (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:1004:27) in function 'DebayerRandBatG'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:390:21) to (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:537:27) in function 'DebayerG'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ZipperRemoval' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:145:51)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.653 seconds; current allocated memory: 291.970 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[1]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[3]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[2]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[0]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[1]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[3]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[2]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[0]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[1]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[3]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[2]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V[0]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[1]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[3]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[2]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V[0]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:234).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:566).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V[0].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:814).
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V[0].i' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:692:42)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V[0].i' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V[1].i' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:939:42)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_yuv.val.V[0]' (d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_yuv.val.V[3]' (D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/v_demosaic.cpp:363:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.505 seconds; current allocated memory: 487.693 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_demosaic' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 489.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 489.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 489.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 489.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 489.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 489.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 489.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 489.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 489.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 490.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 490.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 490.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG_Pipeline_VITIS_LOOP_269_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln453_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln452) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_269_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.003 seconds; current allocated memory: 496.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 503.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 503.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 504.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_585_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_585_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.905 seconds; current allocated memory: 507.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 521.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 522.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 523.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG_Pipeline_VITIS_LOOP_833_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_833_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_833_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 526.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 530.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 531.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 532.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 532.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 533.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval_Pipeline_VITIS_LOOP_1051_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1051_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1051_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.965 seconds; current allocated memory: 534.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 535.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 536.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 536.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 536.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 536.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 536.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 537.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 537.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 537.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.979 seconds; current allocated memory: 537.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 537.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 537.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiBayer_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 538.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 539.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.226 seconds; current allocated memory: 540.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG_Pipeline_VITIS_LOOP_269_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerG_Pipeline_VITIS_LOOP_269_4' pipeline 'VITIS_LOOP_269_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'DebayerG_Pipeline_VITIS_LOOP_269_4' is 5597 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_10ns_22s_23_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12s_10ns_22_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_8ns_18_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_9ns_18_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG_Pipeline_VITIS_LOOP_269_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 554.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.856 seconds; current allocated memory: 581.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2' pipeline 'VITIS_LOOP_585_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.094 seconds; current allocated memory: 591.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.896 seconds; current allocated memory: 610.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG_Pipeline_VITIS_LOOP_833_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRandBatG_Pipeline_VITIS_LOOP_833_2' pipeline 'VITIS_LOOP_833_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG_Pipeline_VITIS_LOOP_833_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.204 seconds; current allocated memory: 621.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.094 seconds; current allocated memory: 639.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Debayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 643.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval_Pipeline_VITIS_LOOP_1051_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ZipperRemoval_Pipeline_VITIS_LOOP_1051_2' pipeline 'VITIS_LOOP_1051_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval_Pipeline_VITIS_LOOP_1051_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.964 seconds; current allocated memory: 646.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 652.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2' pipeline 'VITIS_LOOP_181_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 654.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 655.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/bayer_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_demosaic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'bayer_phase' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w96_d2_S' is changed to 'fifo_w96_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_demosaic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 656.165 MB.
INFO: [RTMG 210-279] Implementing memory 'design_0_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_269_4_DIV1_TABLE' using auto ROMs.
ERROR: [IMPL 213-66] The file name(s) for 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj/.autopilot/db/coregen/rom_mem_91/design_0_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_269_4_DIV1_TABLE.vhd' would be too long for the destination folder. You can shorten the file name and try again, or try a location that has a shorter path.
INFO: [HLS 200-112] Total CPU user time: 78 seconds. Total CPU system time: 5 seconds. Total elapsed time: 183.733 seconds; peak allocated memory: 656.165 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Sep 28 10:31:17 2023...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:03:06 . Memory (MB): peak = 1221.777 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:31:18 2023...
[Thu Sep 28 10:31:21 2023] design_0_v_demosaic_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:17 ; elapsed = 00:03:18 . Memory (MB): peak = 1529.543 ; gain = 0.000
reset_run design_0_s00_mmu_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1

launch_runs design_0_s00_mmu_0_synth_1
[Thu Sep 28 10:31:21 2023] Launched design_0_s00_mmu_0_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1/runme.log
wait_on_run design_0_s00_mmu_0_synth_1
[Thu Sep 28 10:31:22 2023] Waiting for design_0_s00_mmu_0_synth_1 to finish...
[Thu Sep 28 10:31:27 2023] Waiting for design_0_s00_mmu_0_synth_1 to finish...
[Thu Sep 28 10:31:32 2023] Waiting for design_0_s00_mmu_0_synth_1 to finish...

*** Running vivado
    with args -log design_0_s00_mmu_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_s00_mmu_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_s00_mmu_0.tcl -notrace
Command: synth_design -top design_0_s00_mmu_0 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:31:30 2023...
[Thu Sep 28 10:31:32 2023] design_0_s00_mmu_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_s00_mmu_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1529.543 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
launch_runs design_0_xbar_1_synth_1
[Thu Sep 28 10:31:33 2023] Launched design_0_xbar_1_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
wait_on_run design_0_xbar_1_synth_1
[Thu Sep 28 10:31:33 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:31:38 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:31:43 2023] Waiting for design_0_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_1.tcl -notrace
Command: synth_design -top design_0_xbar_1 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:31:40 2023...
[Thu Sep 28 10:31:43 2023] design_0_xbar_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1529.543 ; gain = 0.000
launch_runs design_0_xbar_2_synth_1
[Thu Sep 28 10:31:44 2023] Launched design_0_xbar_2_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
wait_on_run design_0_xbar_2_synth_1
[Thu Sep 28 10:31:44 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:31:49 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:31:54 2023] Waiting for design_0_xbar_2_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_2.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_2.tcl -notrace
Command: synth_design -top design_0_xbar_2 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:31:51 2023...
[Thu Sep 28 10:31:54 2023] design_0_xbar_2_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_2_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1529.543 ; gain = 0.000
launch_runs design_0_v_demosaic_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
[Thu Sep 28 10:31:55 2023] Launched design_0_v_demosaic_0_0_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runme.log
wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 10:31:55 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:01 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:06 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:11 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:21 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:31 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Sep 28 10:32:41 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:32:41 2023] Interrupt received

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Thu Sep 28 10:32:04 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1529.543 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run design_0_xbar_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1

launch_runs design_0_xbar_1_synth_1
[Thu Sep 28 10:34:02 2023] Launched design_0_xbar_1_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
wait_on_run design_0_xbar_1_synth_1
[Thu Sep 28 10:34:02 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:07 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:12 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:17 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:27 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:38 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:48 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:34:58 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:35:18 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:35:38 2023] Waiting for design_0_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_1.tcl -notrace
Command: synth_design -top design_0_xbar_1 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.285 ; gain = 133.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_0_xbar_1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/synth/design_0_xbar_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_crossbar' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' (3#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' (4#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' (5#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' (6#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter' (9#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_router' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' (9#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' (10#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_router' (11#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' (11#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' (12#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' (17#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' (18#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_crossbar' (19#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' (20#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_0_xbar_1' (21#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/synth/design_0_xbar_1.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1865.723 ; gain = 339.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1886.625 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1886.625 ; gain = 360.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1886.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_1/design_0_xbar_1_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2013.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 2013.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2013.996 ; gain = 487.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2013.996 ; gain = 487.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2013.996 ; gain = 487.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2013.996 ; gain = 487.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 56    
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              148 Bit    Registers := 24    
	              102 Bit    Registers := 2     
	               19 Bit    Registers := 12    
	               16 Bit    Registers := 18    
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input  148 Bit        Muxes := 24    
	   2 Input   96 Bit        Muxes := 24    
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 27    
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 70    
	   2 Input    1 Bit        Muxes := 101   
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2013.996 ; gain = 487.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 2432.953 ; gain = 906.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 2525.699 ; gain = 999.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2558.246 ; gain = 1032.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    44|
|2     |LUT2    |    94|
|3     |LUT3    |  1761|
|4     |LUT4    |   750|
|5     |LUT5    |   487|
|6     |LUT6    |   713|
|7     |SRLC32E |     4|
|8     |FDRE    |  4320|
|9     |FDSE    |    22|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 2572.066 ; gain = 918.625
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2572.066 ; gain = 1045.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2584.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2601.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f38fdad4
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 2601.961 ; gain = 1376.852
INFO: [Common 17-1381] The checkpoint 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/design_0_xbar_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_0_xbar_1, cache-ID = 9cca2349b7ad0a89
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/design_0_xbar_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_0_xbar_1_utilization_synth.rpt -pb design_0_xbar_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:35:44 2023...
[Thu Sep 28 10:35:49 2023] design_0_xbar_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:47 . Memory (MB): peak = 1529.543 ; gain = 0.000
reset_run design_0_xbar_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1

launch_runs design_0_xbar_2_synth_1
[Thu Sep 28 10:35:49 2023] Launched design_0_xbar_2_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
wait_on_run design_0_xbar_2_synth_1
[Thu Sep 28 10:35:50 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:35:55 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:00 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:05 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:15 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:25 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:35 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:36:45 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:37:06 2023] Waiting for design_0_xbar_2_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_2.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_2.tcl -notrace
Command: synth_design -top design_0_xbar_2 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1657.730 ; gain = 132.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_0_xbar_2' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/synth/design_0_xbar_2.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_crossbar' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (2#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_decoder' (3#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl' (4#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo' (5#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_arbiter_resp' (6#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_si_transactor__parameterized0' (8#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_splitter' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_splitter' (9#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_router' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized0' (9#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo' (10#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_router' (11#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized0' (11#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux' (12#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (15#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_ndeep_srl__parameterized1' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_23_axic_srl_fifo__parameterized1' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_wdata_mux__parameterized0' (16#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_decerr_slave' (17#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_addr_arbiter' (18#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_crossbar' (19#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_25_axi_crossbar' (20#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_0_xbar_2' (21#1) [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/synth/design_0_xbar_2.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1841.316 ; gain = 315.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.316 ; gain = 315.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1841.316 ; gain = 315.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1841.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_xbar_2/design_0_xbar_2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1960.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1960.449 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.449 ; gain = 434.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.449 ; gain = 434.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.449 ; gain = 434.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.449 ; gain = 434.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 38    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              148 Bit    Registers := 6     
	              102 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input  148 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1960.449 ; gain = 434.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2415.500 ; gain = 889.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2522.895 ; gain = 997.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    30|
|2     |LUT2    |    10|
|3     |LUT3    |   358|
|4     |LUT4    |   158|
|5     |LUT5    |   173|
|6     |LUT6    |   349|
|7     |SRLC32E |     2|
|8     |FDRE    |  1389|
|9     |FDSE    |    13|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2532.941 ; gain = 888.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.941 ; gain = 1007.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2535.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 66d4838
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2554.699 ; gain = 1330.754
INFO: [Common 17-1381] The checkpoint 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/design_0_xbar_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_0_xbar_2, cache-ID = a6a3252bed38d242
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/design_0_xbar_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_0_xbar_2_utilization_synth.rpt -pb design_0_xbar_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:37:07 2023...
[Thu Sep 28 10:37:11 2023] design_0_xbar_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1529.543 ; gain = 0.000
wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 10:37:11 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:16 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:21 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:26 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:36 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:46 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:37:56 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:38:06 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:38:27 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:38:47 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:39:07 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:39:27 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:40:08 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:40:48 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:41:29 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:42:09 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:43:30 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:44:51 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:46:12 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:47:33 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:50:15 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:52:57 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:55:39 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Sep 28 10:58:16 2023] Interrupt received

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Thu Sep 28 10:32:04 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
wait_on_run: Time (s): cpu = 00:00:40 ; elapsed = 00:21:05 . Memory (MB): peak = 1529.543 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 11:01:55 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:00 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:05 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:10 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:20 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:30 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:40 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:02:50 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:03:11 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:03:31 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:03:51 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:04:11 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:04:52 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:05:32 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:06:13 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:06:53 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:08:14 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:09:35 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:10:56 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:12:17 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:14:59 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:17:41 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:20:23 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:23:04 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:28:28 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:33:52 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:39:16 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:44:39 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 11:55:22 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 12:06:04 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 12:16:47 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 12:27:29 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 12:48:49 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 13:10:14 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 13:31:38 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 13:52:58 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Sep 28 14:09:34 2023] Interrupt received

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Thu Sep 28 10:32:04 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
wait_on_run: Time (s): cpu = 00:05:56 ; elapsed = 03:07:40 . Memory (MB): peak = 1529.543 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run design_0_v_demosaic_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 14:47:11 2023...
