cd D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/controller/FNN/standard/msim

do D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/controller/FNN/standard/msim/macros/design.do
do D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/controller/FNN/standard/msim/macros/validation.do

do D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/controller/FNN/standard/msim/list.do
