

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 02:22:17 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  46024729|  46024729| 0.460 sec | 0.460 sec |  46024729|  46024729|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x         |  46024728|  46024728|   3835394|          -|          -|    12|    no    |
        | + l_y          |   3835392|   3835392|      4994|          -|          -|   768|    no    |
        |  ++ l_r_outer  |      4992|      4992|        26|          -|          -|   192|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     777|   1674|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    215|    -|
|Register         |        -|      -|     562|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|    1339|   2092|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U3  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U4  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U5  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     14|  777| 1674|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln35_fu_406_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln36_fu_419_p2   |     +    |      0|  0|  26|          19|          19|
    |add_ln45_fu_376_p2   |     +    |      0|  0|  21|          15|          15|
    |r_outer_fu_392_p2    |     +    |      0|  0|  15|           8|           1|
    |x_fu_272_p2          |     +    |      0|  0|  13|           4|           1|
    |y_fu_336_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln35_fu_306_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln36_fu_370_p2   |     -    |      0|  0|  26|          19|          19|
    |sub_ln45_fu_324_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln25_fu_266_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_330_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln30_fu_386_p2  |   icmp   |      0|  0|  11|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 203|         138|         119|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  137|         30|    1|         30|
    |grp_fu_240_p0      |   27|          5|   32|        160|
    |grp_fu_240_p1      |   15|          3|   32|         96|
    |r_outer_0_reg_229  |    9|          2|    8|         16|
    |v15_reg_216        |    9|          2|   32|         64|
    |x_0_reg_194        |    9|          2|    4|          8|
    |y_0_reg_205        |    9|          2|   10|         20|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  215|         46|  119|        394|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  29|   0|   29|          0|
    |r_outer_0_reg_229  |   8|   0|    8|          0|
    |r_outer_reg_471    |   8|   0|    8|          0|
    |reg_261            |  32|   0|   32|          0|
    |sub_ln35_reg_440   |   7|   0|   13|          6|
    |sub_ln36_reg_458   |  13|   0|   19|          6|
    |sub_ln45_reg_445   |   7|   0|   15|          8|
    |v0_0_load_reg_516  |  32|   0|   32|          0|
    |v0_1_load_reg_526  |  32|   0|   32|          0|
    |v0_2_load_reg_536  |  32|   0|   32|          0|
    |v0_3_load_reg_546  |  32|   0|   32|          0|
    |v12_1_reg_561      |  32|   0|   32|          0|
    |v12_2_reg_566      |  32|   0|   32|          0|
    |v12_3_reg_571      |  32|   0|   32|          0|
    |v15_reg_216        |  32|   0|   32|          0|
    |v1_0_load_reg_521  |  32|   0|   32|          0|
    |v1_1_load_reg_531  |  32|   0|   32|          0|
    |v1_2_load_reg_541  |  32|   0|   32|          0|
    |v1_3_load_reg_551  |  32|   0|   32|          0|
    |v2_addr_reg_463    |  14|   0|   14|          0|
    |v_reg_556          |  32|   0|   32|          0|
    |x_0_reg_194        |   4|   0|    4|          0|
    |x_reg_435          |   4|   0|    4|          0|
    |y_0_reg_205        |  10|   0|   10|          0|
    |y_reg_453          |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 562|   0|  582|         20|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      top     | return value |
|v0_0_address0  | out |   12|  ap_memory |     v0_0     |     array    |
|v0_0_ce0       | out |    1|  ap_memory |     v0_0     |     array    |
|v0_0_q0        |  in |   32|  ap_memory |     v0_0     |     array    |
|v0_1_address0  | out |   12|  ap_memory |     v0_1     |     array    |
|v0_1_ce0       | out |    1|  ap_memory |     v0_1     |     array    |
|v0_1_q0        |  in |   32|  ap_memory |     v0_1     |     array    |
|v0_2_address0  | out |   12|  ap_memory |     v0_2     |     array    |
|v0_2_ce0       | out |    1|  ap_memory |     v0_2     |     array    |
|v0_2_q0        |  in |   32|  ap_memory |     v0_2     |     array    |
|v0_3_address0  | out |   12|  ap_memory |     v0_3     |     array    |
|v0_3_ce0       | out |    1|  ap_memory |     v0_3     |     array    |
|v0_3_q0        |  in |   32|  ap_memory |     v0_3     |     array    |
|v1_0_address0  | out |   18|  ap_memory |     v1_0     |     array    |
|v1_0_ce0       | out |    1|  ap_memory |     v1_0     |     array    |
|v1_0_q0        |  in |   32|  ap_memory |     v1_0     |     array    |
|v1_1_address0  | out |   18|  ap_memory |     v1_1     |     array    |
|v1_1_ce0       | out |    1|  ap_memory |     v1_1     |     array    |
|v1_1_q0        |  in |   32|  ap_memory |     v1_1     |     array    |
|v1_2_address0  | out |   18|  ap_memory |     v1_2     |     array    |
|v1_2_ce0       | out |    1|  ap_memory |     v1_2     |     array    |
|v1_2_q0        |  in |   32|  ap_memory |     v1_2     |     array    |
|v1_3_address0  | out |   18|  ap_memory |     v1_3     |     array    |
|v1_3_ce0       | out |    1|  ap_memory |     v1_3     |     array    |
|v1_3_q0        |  in |   32|  ap_memory |     v1_3     |     array    |
|v2_address0    | out |   14|  ap_memory |      v2      |     array    |
|v2_ce0         | out |    1|  ap_memory |      v2      |     array    |
|v2_we0         | out |    1|  ap_memory |      v2      |     array    |
|v2_d0          | out |   32|  ap_memory |      v2      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

