@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"z:\windows\lvr_firmware\hdl\top_lvr_gen3_cntl.vhd":358:2:358:3|Found counter in view:work.TOP_LVR_GEN3_CNTL(rtl) instance DTYCYC_CNT[4:0] 
@N: MO231 :"z:\windows\lvr_firmware\hdl\slow_pulseen_gen.vhd":73:2:73:3|Found counter in view:work.SLOW_PULSE_EN_GEN(rtl) instance CNT_VAL[20:0] 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: FP130 |Promoting Net BUF5M_J11_15_TCONN_c on CLKINT  BUF5M_J11_15_TCONN_inferred_clock 
@N: FP130 |Promoting Net POR_OUT_TO_SCA_c on CLKINT  I_50 
@N: FP130 |Promoting Net CLK40M_OSC_c on CLKBUF  CLK40M_OSC_pad 
@N: MT615 |Found clock TOP_LVR_GEN3_CNTL|CLK40M_OSC with period 2.87ns 
@N: MT615 |Found clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock with period 12.88ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
