#include "gtest/gtest.h"
#include "netlist_test_utils.h"
#include <core/log.h>
#include <core/utils.h>
#include <iostream>
#include <netlist/gate.h>
#include <netlist/net.h>
#include "netlist/gate_library/gate_library_manager.h"
#include "netlist/netlist_factory.h"
#include "netlist/netlist.h"
#include "hdl_parser/hdl_parser_verilog.h"
#include "hdl_writer/hdl_writer_verilog.h"

using namespace test_utils;

class hdl_writer_verilog_test : public ::testing::Test
{
protected:
    const std::string pseudo_simprim_lib_name = "PSEUDO_SIMPRIM_GATE_LIBRARY";
    const std::string GATE_SUFFIX = "_inst";
    hal::path pseudo_simprim_lib_path;

    virtual void SetUp()
    {
        NO_COUT_BLOCK;
        pseudo_simprim_lib_path = core_utils::get_gate_library_directories()[0] / "pseudo_simprim_lib.json";
        gate_library_manager::load_all();
    }

    virtual void TearDown() {

    }
    /*
     * Gate library that only contains a very small set of gates of the xilinx simprim gate library, for testing simprim exclusive behaviour
     */
    void create_pseudo_simprim_gate_lib()
    {
        NO_COUT_BLOCK;
        std::ofstream test_lib(pseudo_simprim_lib_path.string());
        test_lib << "{\n"
                    "    \"library\": {\n"
                    "        \"library_name\": \"PSEUDO_SIMPRIM_GATE_LIBRARY\",\n"
                    "        \"elements\": {\n"
                    "            \"X_INV\" : [[\"I\"], [], [\"O\"]],\n"
                    "            \"X_AND4\" : [[\"I0\",\"I1\",\"I2\",\"I3\"], [], [\"O\"]],\n"
                    "            \"X_ZERO\" : [[], [], [\"O\"]],\n"
                    "            \"X_ONE\" : [[], [], [\"O\"]],\n"
                    "\n"
                    "            \"GLOBAL_GND\" : [[], [], [\"O\"]],\n"
                    "            \"GLOBAL_VCC\" : [[], [], [\"O\"]]\n"
                    "        },\n"
                    "        \"vhdl_includes\": [],\n"
                    "        \"global_gnd_nodes\": [\"GLOBAL_GND\"],\n"
                    "        \"global_vcc_nodes\": [\"GLOBAL_VCC\"]\n"
                    "    }\n"
                    "}";
        test_lib.close();

        gate_library_manager::load_all();
    }
};


/**
 * Testing to write a given netlist in a sstream and parses it after, with
 * the hdl_parse_verilog.
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_write_and_parse_main_example) {
    TEST_START
        {
            // Write and parse the example netlist (with some additions) and compare the result with the original netlist
            std::shared_ptr<netlist> nl = create_example_parse_netlist(0);

            // Mark the global gates as such
            nl->mark_global_gnd_gate(nl->get_gate_by_id(MIN_GATE_ID+1));
            nl->mark_global_vcc_gate(nl->get_gate_by_id(MIN_GATE_ID+2));


            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);


            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);

            if(!writer_suc){
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if(parsed_nl == nullptr){
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the original netlist and the parsed one are equal

            // -- Check if gates and nets are the same
            EXPECT_EQ(nl->get_gates().size(), parsed_nl->get_gates().size());
            for(auto g_0 : nl->get_gates()){
                EXPECT_TRUE(gates_are_equal(g_0, get_gate_by_subname(parsed_nl, g_0->get_name()),true,true));
            }

            EXPECT_EQ(nl->get_nets().size(), parsed_nl->get_nets().size());

            for(auto n_0 : nl->get_nets()){
                EXPECT_TRUE(nets_are_equal(n_0, get_net_by_subname(parsed_nl, n_0->get_name()), true, true));
            }

            // -- Check if global gates are the same
            EXPECT_EQ(nl->get_global_gnd_gates().size(), parsed_nl->get_global_gnd_gates().size());
            for(auto gl_gnd_0 : nl->get_global_gnd_gates()){
                EXPECT_TRUE(parsed_nl->is_global_gnd_gate(get_gate_by_subname(parsed_nl, gl_gnd_0->get_name())));
            }

            EXPECT_EQ(nl->get_global_vcc_gates().size(), parsed_nl->get_global_vcc_gates().size());
            for(auto gl_vcc_0 : nl->get_global_vcc_gates()){
                EXPECT_TRUE(parsed_nl->is_global_vcc_gate(get_gate_by_subname(parsed_nl, gl_vcc_0->get_name())));
            }
        }
    TEST_END
}

/**
 * Testing the writing of global input/output/inout nets
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_global_nets) {
    TEST_START
        {
            // Add 2 global input nets to an empty netlist
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> global_in_0 = nl->create_net( MIN_NET_ID+0, "0_global_in");
            std::shared_ptr<net> global_in_1 = nl->create_net( MIN_NET_ID+1, "1_global_in");

            nl->mark_global_input_net(global_in_0);
            nl->mark_global_input_net(global_in_1);

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);
            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();


            // Check if the nets are written/parsed correctly
            std::shared_ptr<net> p_global_in_0 = get_net_by_subname(parsed_nl, "0_global_in");
            ASSERT_NE(p_global_in_0, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_input_net(p_global_in_0));

            std::shared_ptr<net> p_global_in_1 = get_net_by_subname(parsed_nl, "1_global_in");
            ASSERT_NE(p_global_in_1, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_input_net(p_global_in_1));

        }
        {
            // Add 2 global output nets to an empty netlist
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> global_out_0 = nl->create_net( MIN_NET_ID+0, "0_global_out");
            std::shared_ptr<net> global_out_1 = nl->create_net( MIN_NET_ID+1, "1_global_out");

            nl->mark_global_output_net(global_out_0);
            nl->mark_global_output_net(global_out_1);

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);
            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the nets are written/parsed correctly
            std::shared_ptr<net> p_global_out_0 = get_net_by_subname(parsed_nl, "0_global_out");
            ASSERT_NE(p_global_out_0, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_output_net(p_global_out_0));

            std::shared_ptr<net> p_global_out_1 = get_net_by_subname(parsed_nl, "1_global_out");
            ASSERT_NE(p_global_out_1, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_output_net(p_global_out_1));

        }
        /*{ // NOTE: Inout nets are not handled by the parser currently
            // Add 2 global inout nets to an empty netlist
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> global_inout_0 = nl->create_net( MIN_NET_ID+0, "0_global_inout");
            std::shared_ptr<net> global_inout_1 = nl->create_net( MIN_NET_ID+1, "1_global_inout");

            nl->mark_global_inout_net(global_inout_0);
            nl->mark_global_inout_net(global_inout_1);

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);
            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the nets are written/parsed correctly
            std::shared_ptr<net> p_global_inout_0 = get_net_by_subname(parsed_nl, "0_global_inout");
            ASSERT_NE(p_global_inout_0, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_inout_net(p_global_inout_0));

            std::shared_ptr<net> p_global_inout_1 = get_net_by_subname(parsed_nl, "1_global_inout");
            ASSERT_NE(p_global_inout_1, nullptr);
            EXPECT_TRUE(parsed_nl->is_global_inout_net(p_global_inout_1));

        }*/
    TEST_END
}

/**
 * Testing the storage of generic data within gates
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_generic_data_storage) {
    TEST_START
        /*{ //NOTE: generic data isn't handled correctly in this version (parser issue)
            // Add a gate to the netlist and store some data
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> global_in = nl->create_net( MIN_NET_ID+0, "global_in");
            nl->mark_global_input_net(global_in);

            std::shared_ptr<gate> test_gate_0 = nl->create_gate( MIN_GATE_ID+0, "INV", "test_gate_0");
            std::shared_ptr<gate> test_gate_1 = nl->create_gate( MIN_GATE_ID+1, "INV", "test_gate_1");
            std::shared_ptr<gate> test_gate_2 = nl->create_gate( MIN_GATE_ID+2, "INV", "test_gate_2");
            std::shared_ptr<gate> test_gate_3 = nl->create_gate( MIN_GATE_ID+3, "INV", "test_gate_3");
            std::shared_ptr<gate> test_gate_4 = nl->create_gate( MIN_GATE_ID+4, "INV", "test_gate_4");
            std::shared_ptr<gate> test_gate_5 = nl->create_gate( MIN_GATE_ID+5, "INV", "test_gate_5");
            std::shared_ptr<gate> test_gate_6 = nl->create_gate( MIN_GATE_ID+6, "INV", "test_gate_6");

            // Create output nets for all gates to create a valid netlist
            unsigned int idx = 0;
            for (auto g : nl->get_gates()){
                std::shared_ptr<net> out_net = nl->create_net("net_" + std::to_string(idx));
                out_net->set_src(g,"O");
                idx++;
            }

            global_in->add_dst(test_gate_0, "I");
            global_in->add_dst(test_gate_1, "I");
            global_in->add_dst(test_gate_2, "I");
            global_in->add_dst(test_gate_3, "I");
            global_in->add_dst(test_gate_4, "I");
            global_in->add_dst(test_gate_5, "I");
            global_in->add_dst(test_gate_6, "I");

            // Store some data in the test_gate
            test_gate_0->set_data("generic", "0_key_time", "time", "123s");
            test_gate_0->set_data("generic", "1_key_bit_vector", "bit_vector", "123abc");
            test_gate_0->set_data("generic", "2_key_bit_vector", "bit_vector", "456def");

            test_gate_1->set_data("generic", "0_key_bit_vector", "bit_vector", "123abc");
            test_gate_1->set_data("generic", "1_key_string", "string", "one_two_three");

            test_gate_2->set_data("generic", "0_key_string", "string", "one_two_three");
            test_gate_2->set_data("generic", "1_key_boolean", "boolean", "true");

            test_gate_3->set_data("generic", "0_key_boolean", "boolean", "true");
            test_gate_3->set_data("generic", "1_key_integer", "integer", "123");

            test_gate_4->set_data("generic", "0_key_integer", "integer", "123");
            test_gate_4->set_data("generic", "1_key_time", "time", "123s");

            test_gate_5->set_data("generic", "0_key_invalid", "invalid", "ignore_me" ); // Should be ignored
            test_gate_5->set_data("generic", "1_key_bit_vector", "bit_vector", "1");

            test_gate_6->set_data("generic", "0_key_bit_value", "bit_value", "10101100");
            test_gate_6->set_data("generic", "1_key_bit_value", "bit_value", "01010011");



            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            std::cout << parser_input.str() << std::endl;
            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the data is written/parsed correctly
            std::shared_ptr<gate> p_test_gate_0 = get_gate_by_subname(parsed_nl, "test_gate_0");
            ASSERT_NE(p_test_gate_0, nullptr);
            EXPECT_EQ(p_test_gate_0->get_data(), test_gate_0->get_data());

            std::shared_ptr<gate> p_test_gate_1 = get_gate_by_subname(parsed_nl, "test_gate_1");
            ASSERT_NE(p_test_gate_1, nullptr);
            EXPECT_EQ(p_test_gate_1->get_data(), test_gate_1->get_data());

            std::shared_ptr<gate> p_test_gate_2 = get_gate_by_subname(parsed_nl, "test_gate_2");
            ASSERT_NE(p_test_gate_2, nullptr);
            EXPECT_EQ(p_test_gate_2->get_data(), test_gate_2->get_data());

            std::shared_ptr<gate> p_test_gate_3 = get_gate_by_subname(parsed_nl, "test_gate_3");
            ASSERT_NE(p_test_gate_3, nullptr);
            EXPECT_EQ(p_test_gate_3->get_data(), test_gate_3->get_data());

            std::shared_ptr<gate> p_test_gate_4 = get_gate_by_subname(parsed_nl, "test_gate_4");
            ASSERT_NE(p_test_gate_4, nullptr);
            EXPECT_EQ(p_test_gate_4->get_data(), test_gate_4->get_data());

            std::shared_ptr<gate> p_test_gate_5 = get_gate_by_subname(parsed_nl, "test_gate_5");
            ASSERT_NE(p_test_gate_5, nullptr);
            auto test_gate_5_data_without_invalid = test_gate_5->get_data();
            test_gate_5_data_without_invalid.erase(std::make_tuple("generic", "0_key_invalid"));
            EXPECT_EQ(p_test_gate_5->get_data(), test_gate_5_data_without_invalid);

            std::shared_ptr<gate> p_test_gate_6 = get_gate_by_subname(parsed_nl, "test_gate_6");
            ASSERT_NE(p_test_gate_6, nullptr);
            EXPECT_EQ(p_test_gate_6->get_data(), test_gate_6->get_data());
        }*/
    TEST_END
}

/**
 * Testing the handling of net names which contains only digits (i.e. 123 should become NET_123)
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_digit_net_name) {
    TEST_START
        {
            // Add a gate to the netlist and store some data
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> global_in = nl->create_net( MIN_NET_ID+0, "123");
            nl->mark_global_input_net(global_in);


            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the net_name is written/parsed correctly
            ASSERT_EQ(parsed_nl->get_nets().size(), (size_t)1);
            std::shared_ptr<net> p_global_in = *parsed_nl->get_nets().begin();
            EXPECT_EQ(p_global_in->get_name(), "NET_123");

        }
    TEST_END
}

/**
 * Testing the handling of net/gate names with special characters and their translation.
 * Special characters: '(', ')', ',', ', ', '/', '\', '[', ']', '<', '>', '__', '_'
 * Other special cases: only digits, '_' at the beginning or at the end
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_special_net_names) {
    TEST_START
        /*{
            // NOTE: Nets have to be connected
            // Testing the handling of special net names
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<net> bracket_net = nl->create_net( MIN_NET_ID+0, "net(0)");
            std::shared_ptr<net> comma_net = nl->create_net( MIN_NET_ID+1, "net,1");
            std::shared_ptr<net> comma_space_net = nl->create_net( MIN_NET_ID+2, "net, 2");
            std::shared_ptr<net> slash_net = nl->create_net( MIN_NET_ID+3, "net/_3");
            std::shared_ptr<net> backslash_net = nl->create_net( MIN_NET_ID+4, "net\\_4");
            std::shared_ptr<net> curly_bracket_net = nl->create_net( MIN_NET_ID+5, "net[5]");
            std::shared_ptr<net> angle_bracket_net = nl->create_net( MIN_NET_ID+6, "net<6>");
            std::shared_ptr<net> double_underscore_net = nl->create_net( MIN_NET_ID+7, "net__7");
            std::shared_ptr<net> edges_underscore_net = nl->create_net( MIN_NET_ID+8, "_net_8_");
            std::shared_ptr<net> digit_only_net = nl->create_net( MIN_NET_ID+9, "9"); // should be converted to NET_9

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);
            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the net_name is translated correctly
            EXPECT_FALSE(parsed_nl->get_nets("net_0").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_1").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_2").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_3").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_4").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_5").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_6").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_7").empty());
            EXPECT_FALSE(parsed_nl->get_nets("net_8").empty());
            EXPECT_FALSE(parsed_nl->get_nets("NET_9").empty());
        }*/
        {
            // Testing the handling of special gate names
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            // Create various gates with special gate name characters
            std::shared_ptr<gate> bracket_gate = nl->create_gate( MIN_GATE_ID+0, "INV", "gate(0)");
            std::shared_ptr<gate> comma_gate = nl->create_gate( MIN_GATE_ID+1, "INV", "gate,1");
            std::shared_ptr<gate> comma_space_gate = nl->create_gate( MIN_GATE_ID+2, "INV", "gate, 2");
            std::shared_ptr<gate> slash_gate = nl->create_gate( MIN_GATE_ID+3, "INV", "gate/_3");
            std::shared_ptr<gate> backslash_gate = nl->create_gate( MIN_GATE_ID+4, "INV", "gate\\_4");
            std::shared_ptr<gate> curly_bracket_gate = nl->create_gate( MIN_GATE_ID+5, "INV", "gate[5]");
            std::shared_ptr<gate> angle_bracket_gate = nl->create_gate( MIN_GATE_ID+6, "INV", "gate<6>");
            std::shared_ptr<gate> double_underscore_gate = nl->create_gate( MIN_GATE_ID+7, "INV", "gate__7");
            std::shared_ptr<gate> edges_underscore_gate = nl->create_gate( MIN_GATE_ID+8, "INV", "_gate_8_");
            std::shared_ptr<gate> digit_only_gate = nl->create_gate( MIN_GATE_ID+9, "INV", "9"); // should be converted to GATE_9

            // Create output nets for all gates to create a valid netlist
            unsigned int idx = 0;
            for (auto g : nl->get_gates()){
                std::shared_ptr<net> out_net = nl->create_net("net_" + std::to_string(idx));
                out_net->set_src(g,"O");
                idx++;
            }

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);


            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);
            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the gate_name is translated correctly
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_0" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_1" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_2" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_3" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_4" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_5" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_6" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_7" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "gate_8" + GATE_SUFFIX).empty());
            EXPECT_FALSE(parsed_nl->get_gates(DONT_CARE, "GATE_9" + GATE_SUFFIX).empty());
        }
    TEST_END
}


/**
 * Testing the handling of collisions with gate and net names
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_gate_net_name_collision) {
    TEST_START
        {
            // Testing the handling of two gates with the same name
            std::shared_ptr<netlist> nl = create_empty_netlist(0);
            nl->set_design_name("design_name");

            std::shared_ptr<net> test_net = nl->create_net( MIN_NET_ID+0, "gate_net_name");
            std::shared_ptr<gate> test_gate = nl->create_gate( MIN_GATE_ID+0, "INV", "gate_net_name");

            test_net->add_dst(test_gate, "I");

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if the gate name was added a "_inst"
            EXPECT_NE(get_net_by_subname(parsed_nl, "gate_net_name"), nullptr);
            EXPECT_NE(get_gate_by_subname(parsed_nl, "gate_net_name_inst"), nullptr);


        }
    TEST_END
}

/**
 * Testing translation of '0' and '1' net names in the verilog standard (1'b0 and 1'b1).
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_constant_nets) {
    TEST_START
        {
            // Testing the net name translation of a '0' net
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<gate> gnd_gate = nl->create_gate(MIN_GATE_ID+0, "GND", "gnd_gate");
            std::shared_ptr<net> global_out = nl->create_net(MIN_NET_ID+0, "global_out");
            nl->mark_global_output_net(global_out);
            std::shared_ptr<gate> test_gate = nl->create_gate( MIN_GATE_ID+1, "INV", "test_gate");
            global_out->set_src(test_gate, "O");

            std::shared_ptr<net> gnd_net = nl->create_net(MIN_NET_ID+1, "'0'");
            gnd_net->set_src(gnd_gate, "O");
            gnd_net->add_dst(test_gate, "I");

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if a net name is correctly translated
            ASSERT_EQ(parsed_nl->get_nets("'0'").size(), 1);
            std::shared_ptr<net> gnd_net_translated = *parsed_nl->get_nets("'0'").begin();
            ASSERT_NE(gnd_net_translated->get_src().get_gate(), nullptr);
            EXPECT_EQ(gnd_net_translated->get_src().get_gate()->get_type(), "GND");
            ASSERT_EQ(gnd_net_translated->get_dsts().size(), 1);
            EXPECT_EQ((*gnd_net_translated->get_dsts().begin()).get_gate()->get_name(), "test_gate" + GATE_SUFFIX);
        }
        {
            // Testing the net name translation of a '0' net
            std::shared_ptr<netlist> nl = create_empty_netlist(0);

            std::shared_ptr<gate> vcc_gate = nl->create_gate(MIN_GATE_ID+0, "VCC", "vcc_gate");
            std::shared_ptr<net> global_out = nl->create_net(MIN_NET_ID+0, "global_out");
            nl->mark_global_output_net(global_out);
            std::shared_ptr<gate> test_gate = nl->create_gate( MIN_GATE_ID+1, "INV", "test_gate");
            global_out->set_src(test_gate, "O");

            std::shared_ptr<net> vcc_net = nl->create_net(MIN_NET_ID+1, "'1'");
            vcc_net->set_src(vcc_gate, "O");
            vcc_net->add_dst(test_gate, "I");

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(g_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            // Check if a net name is correctly translated
            ASSERT_EQ(parsed_nl->get_nets("'1'").size(), 1);
            std::shared_ptr<net> vcc_net_translated = *parsed_nl->get_nets("'1'").begin();
            ASSERT_NE(vcc_net_translated->get_src().get_gate(), nullptr);
            EXPECT_EQ(vcc_net_translated->get_src().get_gate()->get_type(), "VCC");
            ASSERT_EQ(vcc_net_translated->get_dsts().size(), 1);
            EXPECT_EQ((*vcc_net_translated->get_dsts().begin()).get_gate()->get_name(), "test_gate" + GATE_SUFFIX);
        }
    TEST_END
}

/**
 * Testing the correct handling of pin vectors (e.g. I(0), I(1), I(2), I(3)).
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_pin_vector) {
    TEST_START
        {
            /*                      .-------------------.
             *    test_gnd_net ----=|I(0)               |
             *    test_vcc_net ----=|I(1)  test_gate   O|=---- global_out
             *    test_gnd_net ----=|I(2)               |
             *    test_vcc_net ----=|I(3)               |
             *                      '-------------------'
             */
            /*
             * ISSUE: reversed order of input nets (parser or writer issue?)
             * create_temp_gate_lib();
            // Testing the usage of a pin vector using the temp gate library
            std::shared_ptr<gate_library> gl = gate_library_manager::get_gate_library(temp_lib_name);
            std::shared_ptr<netlist> nl(new netlist(gl));

            std::shared_ptr<gate> gnd_gate = nl->create_gate(MIN_GATE_ID + 0, "GND", "gnd_gate");
            std::shared_ptr<gate> vcc_gate = nl->create_gate(MIN_GATE_ID + 1, "VCC", "vcc_gate");
            std::shared_ptr<net> global_out = nl->create_net(MIN_NET_ID + 0, "global_out");
            nl->mark_global_output_net(global_out);
            std::shared_ptr<gate> test_gate = nl->create_gate(MIN_GATE_ID + 2, "GATE_4^1_IN_1^0_OUT", "test_gate");
            global_out->set_src(test_gate, "O");

            std::shared_ptr<net> gnd_net = nl->create_net(MIN_NET_ID + 2, "test_gnd_net");
            std::shared_ptr<net> vcc_net = nl->create_net(MIN_NET_ID + 3, "test_vcc_net");

            gnd_net->set_src(gnd_gate, "O");
            vcc_net->set_src(vcc_gate, "O");

            gnd_net->add_dst(test_gate, "I(0)");
            vcc_net->add_dst(test_gate, "I(1)");
            gnd_net->add_dst(test_gate, "I(2)");
            vcc_net->add_dst(test_gate, "I(3)");

            // Write and parse the netlist now
            test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);

            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(temp_lib_name);

            if (parsed_nl == nullptr) {
                std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            test_def::get_captured_stdout();

            ASSERT_EQ(parsed_nl->get_nets("test_gnd_net").size(), 1);
            ASSERT_EQ(parsed_nl->get_nets("test_vcc_net").size(), 1);
            std::shared_ptr<net> test_gnd_net_ref = *parsed_nl->get_nets("test_gnd_net").begin();
            std::shared_ptr<net> test_vcc_net_ref = *parsed_nl->get_nets("test_vcc_net").begin();

            ASSERT_EQ(parsed_nl->get_gates("GATE_4^1_IN_1^0_OUT").size(), 1);
            std::shared_ptr<gate> test_gate_ref = *parsed_nl->get_gates("GATE_4^1_IN_1^0_OUT").begin();
            EXPECT_EQ(test_gate_ref->get_fan_in_net("I(0)"), test_gnd_net_ref);
            EXPECT_EQ(test_gate_ref->get_fan_in_net("I(1)"), test_vcc_net_ref);
            EXPECT_EQ(test_gate_ref->get_fan_in_net("I(2)"), test_gnd_net_ref);
            EXPECT_EQ(test_gate_ref->get_fan_in_net("I(3)"), test_vcc_net_ref);
             */
        }
    TEST_END
}

/**
 * Testing the correct handling of the simprim exclusive X_ZERO and X_ONE gates, as well as the usage of GLOBAL_GND
 * and GLOBAL_VCC gates.
 *
 * IMPORTANT: If an error occurs, first run the hdl_parser_verilog test to check, that
 * the issue isn't within the parser, but in the writer...
 *
 * Functions: write, parse
 */
TEST_F(hdl_writer_verilog_test, check_simprim_exclusive_behaviour) {
    TEST_START
        create_pseudo_simprim_gate_lib();
        { // ISSUE: net definition: "wire net_zero_gate_0 = 1'h0" is created, but can't be interpreted by the parser (stoi failure) (parser or writer issue?)
            // NOTE: GLOBAL_GND / GLOBAL_VCC gates are removed. Why?
/*
            // Testing the usage of nets connected to a X_ZERO gate
            std::shared_ptr<gate_library> gl = gate_library_manager::get_gate_library(pseudo_simprim_lib_name);
            std::shared_ptr<netlist> nl(new netlist(gl));

            std::shared_ptr<gate> x_zero_gate_0 = nl->create_gate("X_ZERO", "x_zero_gate_0");
            std::shared_ptr<gate> x_zero_gate_1 = nl->create_gate("X_ZERO", "x_zero_gate_1");
            std::shared_ptr<gate> test_gate = nl->create_gate("X_AND4", "test_gate");

            std::shared_ptr<net> global_out_net = nl->create_net("global_out");
            global_out_net->set_src(test_gate, "O");
            nl->mark_global_output_net(global_out_net);

            std::shared_ptr<net> x_zero_net_0 = nl->create_net("x_zero_net_0");
            std::shared_ptr<net> x_zero_net_1 = nl->create_net("x_zero_net_1");

            x_zero_net_0->set_src(x_zero_gate_0, "O");
            x_zero_net_1->set_src(x_zero_gate_1, "O");

            x_zero_net_0->add_dst(test_gate, "I0");
            x_zero_net_1->add_dst(test_gate, "I1");

            // Write and parse the netlist now
            //test_def::capture_stdout();
            std::stringstream parser_input;
            hdl_writer_verilog verilog_writer(parser_input);



            // Writes the netlist in the sstream
            bool writer_suc = verilog_writer.write(nl);
            if (!writer_suc) {
                //std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_TRUE(writer_suc);

            hdl_parser_verilog verilog_parser(parser_input);

            // Parse the .verilog file
            std::shared_ptr<netlist> parsed_nl = verilog_parser.parse(pseudo_simprim_lib_name);

            if (parsed_nl == nullptr) {
                //std::cout << test_def::get_captured_stdout() << std::endl;
            }
            ASSERT_NE(parsed_nl, nullptr);
            //test_def::get_captured_stdout();

*/
        }
    TEST_END
}

