;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/12/2018 12:47:19 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x29B90000  	10681
0x0008	0x26010000  	9729
0x000C	0x26010000  	9729
0x0010	0x26010000  	9729
0x0014	0x26010000  	9729
0x0018	0x26010000  	9729
0x001C	0x26010000  	9729
0x0020	0x26010000  	9729
0x0024	0x26010000  	9729
0x0028	0x26010000  	9729
0x002C	0x26010000  	9729
0x0030	0x26010000  	9729
0x0034	0x26010000  	9729
0x0038	0x26010000  	9729
0x003C	0x26010000  	9729
0x0040	0x26010000  	9729
0x0044	0x26010000  	9729
0x0048	0x26010000  	9729
0x004C	0x26010000  	9729
0x0050	0x26010000  	9729
0x0054	0x26010000  	9729
0x0058	0x26010000  	9729
0x005C	0x26010000  	9729
0x0060	0x26010000  	9729
0x0064	0x26010000  	9729
0x0068	0x26010000  	9729
0x006C	0x26010000  	9729
0x0070	0x26010000  	9729
0x0074	0x26010000  	9729
0x0078	0x26010000  	9729
0x007C	0x26010000  	9729
0x0080	0x26010000  	9729
0x0084	0x26010000  	9729
0x0088	0x26010000  	9729
0x008C	0x26010000  	9729
0x0090	0x26010000  	9729
0x0094	0x26010000  	9729
0x0098	0x26010000  	9729
0x009C	0x26010000  	9729
0x00A0	0x26010000  	9729
0x00A4	0x26010000  	9729
0x00A8	0x26010000  	9729
0x00AC	0x26010000  	9729
0x00B0	0x26010000  	9729
0x00B4	0x26010000  	9729
0x00B8	0x26010000  	9729
0x00BC	0x26010000  	9729
0x00C0	0x26010000  	9729
0x00C4	0x26010000  	9729
0x00C8	0x26010000  	9729
0x00CC	0x26010000  	9729
0x00D0	0x26010000  	9729
0x00D4	0x26010000  	9729
0x00D8	0x26010000  	9729
0x00DC	0x26010000  	9729
0x00E0	0x26010000  	9729
0x00E4	0x26010000  	9729
0x00E8	0x26010000  	9729
0x00EC	0x26010000  	9729
0x00F0	0x26010000  	9729
0x00F4	0x26010000  	9729
0x00F8	0x26010000  	9729
0x00FC	0x26010000  	9729
0x0100	0x26010000  	9729
0x0104	0x26010000  	9729
0x0108	0x26010000  	9729
0x010C	0x26010000  	9729
0x0110	0x26010000  	9729
0x0114	0x26010000  	9729
0x0118	0x26010000  	9729
0x011C	0x26010000  	9729
0x0120	0x26010000  	9729
0x0124	0x26010000  	9729
0x0128	0x26010000  	9729
0x012C	0x26010000  	9729
0x0130	0x26010000  	9729
0x0134	0x26010000  	9729
0x0138	0x26010000  	9729
0x013C	0x26010000  	9729
0x0140	0x26010000  	9729
0x0144	0x26010000  	9729
0x0148	0x26010000  	9729
0x014C	0x26010000  	9729
0x0150	0x26010000  	9729
0x0154	0x26010000  	9729
0x0158	0x26010000  	9729
0x015C	0x26010000  	9729
0x0160	0x26010000  	9729
0x0164	0x26010000  	9729
0x0168	0x26010000  	9729
0x016C	0x26010000  	9729
0x0170	0x26010000  	9729
0x0174	0x26010000  	9729
0x0178	0x26010000  	9729
0x017C	0x26010000  	9729
0x0180	0x26010000  	9729
0x0184	0x26010000  	9729
; end of ____SysVT
_main:
;Snake_Game.c, 12 :: 		void main()
0x29B8	0xB082    SUB	SP, SP, #8
0x29BA	0xF7FFFE4D  BL	9816
0x29BE	0xF7FFFE23  BL	9736
0x29C2	0xF000FA15  BL	11760
0x29C6	0xF7FFFE35  BL	9780
0x29CA	0xF000F9D1  BL	11632
;Snake_Game.c, 19 :: 		s16 IntX = 160;
; IntX start address is: 4 (R1)
0x29CE	0xF24001A0  MOVW	R1, #160
0x29D2	0xB209    SXTH	R1, R1
;Snake_Game.c, 20 :: 		s16 IntY = 120;
; IntY start address is: 8 (R2)
0x29D4	0xF2400278  MOVW	R2, #120
0x29D8	0xB212    SXTH	R2, R2
;Snake_Game.c, 23 :: 		u8 NumberOfDots = 3;
0x29DA	0x2003    MOVS	R0, #3
0x29DC	0xF88D0004  STRB	R0, [SP, #4]
;Snake_Game.c, 24 :: 		s16 HeadXPos = IntX;
0x29E0	0xF8AD1000  STRH	R1, [SP, #0]
; IntX end address is: 4 (R1)
;Snake_Game.c, 25 :: 		s16 HeadYPos = IntY;
0x29E4	0xF8AD2002  STRH	R2, [SP, #2]
; IntY end address is: 8 (R2)
;Snake_Game.c, 26 :: 		u8 Dir = 1;  // 1 - UP    2 - LEFT     3 - DOWN    4  -  RIGHT
0x29E8	0x2001    MOVS	R0, #1
0x29EA	0xF88D0005  STRB	R0, [SP, #5]
;Snake_Game.c, 29 :: 		TFT_Init_ILI9341_8bit(320,240) ;
0x29EE	0x21F0    MOVS	R1, #240
0x29F0	0xF2401040  MOVW	R0, #320
0x29F4	0xF7FFFC84  BL	_TFT_Init_ILI9341_8bit+0
;Snake_Game.c, 30 :: 		TFT_Set_Default_Mode()  ;
0x29F8	0xF7FFFD94  BL	_TFT_Set_Default_Mode+0
;Snake_Game.c, 31 :: 		TFT_Fill_Screen(CL_WHITE);
0x29FC	0xF64F70FF  MOVW	R0, #65535
0x2A00	0xF7FFFDA2  BL	_TFT_Fill_Screen+0
;Snake_Game.c, 34 :: 		GPIO_Digital_Input(&GPIOD_IDR,_GPIO_PINMASK_4);
0x2A04	0xF2400110  MOVW	R1, #16
0x2A08	0x48D2    LDR	R0, [PC, #840]
0x2A0A	0xF7FFFD7F  BL	_GPIO_Digital_Input+0
;Snake_Game.c, 35 :: 		GPIO_Digital_Input(&GPIOD_IDR,_GPIO_PINMASK_2);
0x2A0E	0xF2400104  MOVW	R1, #4
0x2A12	0x48D0    LDR	R0, [PC, #832]
0x2A14	0xF7FFFD7A  BL	_GPIO_Digital_Input+0
;Snake_Game.c, 36 :: 		GPIO_Digital_Input(&GPIOB_IDR,_GPIO_PINMASK_5);
0x2A18	0xF2400120  MOVW	R1, #32
0x2A1C	0x48CE    LDR	R0, [PC, #824]
0x2A1E	0xF7FFFD75  BL	_GPIO_Digital_Input+0
;Snake_Game.c, 37 :: 		GPIO_Digital_Input(&GPIOA_IDR,_GPIO_PINMASK_6);
0x2A22	0xF2400140  MOVW	R1, #64
0x2A26	0x48CD    LDR	R0, [PC, #820]
0x2A28	0xF7FFFD70  BL	_GPIO_Digital_Input+0
;Snake_Game.c, 38 :: 		GPIO_Digital_Input(&GPIOC_IDR,_GPIO_PINMASK_13);
0x2A2C	0xF2420100  MOVW	R1, #8192
0x2A30	0x48CB    LDR	R0, [PC, #812]
0x2A32	0xF7FFFD6B  BL	_GPIO_Digital_Input+0
;Snake_Game.c, 44 :: 		while(1)
L_main0:
;Snake_Game.c, 46 :: 		if(Button(&GPIOD_IDR,PINUP,DELAY,ACTIVE_STATE)==255)
0x2A36	0x2300    MOVS	R3, #0
0x2A38	0x221E    MOVS	R2, #30
0x2A3A	0x2104    MOVS	R1, #4
0x2A3C	0x48C5    LDR	R0, [PC, #788]
0x2A3E	0xF7FFFD2F  BL	_Button+0
0x2A42	0xF1B00FFF  CMP	R0, #255
0x2A46	0xD102    BNE	L_main2
;Snake_Game.c, 48 :: 		Dir = 1;
0x2A48	0x2001    MOVS	R0, #1
0x2A4A	0xF88D0005  STRB	R0, [SP, #5]
;Snake_Game.c, 49 :: 		}
L_main2:
;Snake_Game.c, 50 :: 		if(Button(&GPIOD_IDR,PINLEFT,DELAY,ACTIVE_STATE)==255)
0x2A4E	0x2300    MOVS	R3, #0
0x2A50	0x221E    MOVS	R2, #30
0x2A52	0x2102    MOVS	R1, #2
0x2A54	0x48BF    LDR	R0, [PC, #764]
0x2A56	0xF7FFFD23  BL	_Button+0
0x2A5A	0xF1B00FFF  CMP	R0, #255
0x2A5E	0xD102    BNE	L_main3
;Snake_Game.c, 52 :: 		Dir = 2;
0x2A60	0x2002    MOVS	R0, #2
0x2A62	0xF88D0005  STRB	R0, [SP, #5]
;Snake_Game.c, 53 :: 		}
L_main3:
;Snake_Game.c, 54 :: 		if(Button(&GPIOB_IDR,PINDOWN,DELAY,ACTIVE_STATE)==255)
0x2A66	0x2300    MOVS	R3, #0
0x2A68	0x221E    MOVS	R2, #30
0x2A6A	0x2105    MOVS	R1, #5
0x2A6C	0x48BA    LDR	R0, [PC, #744]
0x2A6E	0xF7FFFD17  BL	_Button+0
0x2A72	0xF1B00FFF  CMP	R0, #255
0x2A76	0xD102    BNE	L_main4
;Snake_Game.c, 56 :: 		Dir = 3;
0x2A78	0x2003    MOVS	R0, #3
0x2A7A	0xF88D0005  STRB	R0, [SP, #5]
;Snake_Game.c, 57 :: 		}
L_main4:
;Snake_Game.c, 58 :: 		if(Button(&GPIOA_IDR,PINRIGHT,DELAY,ACTIVE_STATE)==255)
0x2A7E	0x2300    MOVS	R3, #0
0x2A80	0x221E    MOVS	R2, #30
0x2A82	0x2106    MOVS	R1, #6
0x2A84	0x48B5    LDR	R0, [PC, #724]
0x2A86	0xF7FFFD0B  BL	_Button+0
0x2A8A	0xF1B00FFF  CMP	R0, #255
0x2A8E	0xD102    BNE	L_main5
;Snake_Game.c, 60 :: 		Dir = 4;
0x2A90	0x2004    MOVS	R0, #4
0x2A92	0xF88D0005  STRB	R0, [SP, #5]
;Snake_Game.c, 61 :: 		}
L_main5:
;Snake_Game.c, 65 :: 		if(Dir == 1)
0x2A96	0xF89D0005  LDRB	R0, [SP, #5]
0x2A9A	0x2801    CMP	R0, #1
0x2A9C	0xD157    BNE	L_main6
;Snake_Game.c, 68 :: 		HeadYPos = HeadYPos-16;
0x2A9E	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2AA2	0x3810    SUBS	R0, #16
0x2AA4	0xF8AD0002  STRH	R0, [SP, #2]
;Snake_Game.c, 69 :: 		Draw(HeadXPos,HeadYPos);
0x2AA8	0xB201    SXTH	R1, R0
0x2AAA	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2AAE	0xF7FFFD93  BL	_Draw+0
;Snake_Game.c, 70 :: 		Clear(HeadXPos,HeadYPos+((NumberOfDots)*16));
0x2AB2	0xF89D0004  LDRB	R0, [SP, #4]
0x2AB6	0x0101    LSLS	R1, R0, #4
0x2AB8	0xB209    SXTH	R1, R1
0x2ABA	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2ABE	0x1840    ADDS	R0, R0, R1
0x2AC0	0xB201    SXTH	R1, R0
0x2AC2	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2AC6	0xF7FFFC89  BL	_Clear+0
;Snake_Game.c, 72 :: 		Clear(HeadXPos+((NumberOfDots)*8),HeadYPos+12);
0x2ACA	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2ACE	0xF200020C  ADDW	R2, R0, #12
0x2AD2	0xF89D0004  LDRB	R0, [SP, #4]
0x2AD6	0x00C1    LSLS	R1, R0, #3
0x2AD8	0xB209    SXTH	R1, R1
0x2ADA	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2ADE	0x1840    ADDS	R0, R0, R1
0x2AE0	0xB211    SXTH	R1, R2
0x2AE2	0xF7FFFC7B  BL	_Clear+0
;Snake_Game.c, 73 :: 		Clear(HeadXPos-((NumberOfDots)*8),HeadYPos+12);
0x2AE6	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2AEA	0xF200020C  ADDW	R2, R0, #12
0x2AEE	0xF89D0004  LDRB	R0, [SP, #4]
0x2AF2	0x00C1    LSLS	R1, R0, #3
0x2AF4	0xB209    SXTH	R1, R1
0x2AF6	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2AFA	0x1A40    SUB	R0, R0, R1
0x2AFC	0xB211    SXTH	R1, R2
0x2AFE	0xF7FFFC6D  BL	_Clear+0
;Snake_Game.c, 74 :: 		Clear(HeadXPos+((NumberOfDots)*8),HeadYPos+20);
0x2B02	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2B06	0xF2000214  ADDW	R2, R0, #20
0x2B0A	0xF89D0004  LDRB	R0, [SP, #4]
0x2B0E	0x00C1    LSLS	R1, R0, #3
0x2B10	0xB209    SXTH	R1, R1
0x2B12	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2B16	0x1840    ADDS	R0, R0, R1
0x2B18	0xB211    SXTH	R1, R2
0x2B1A	0xF7FFFC5F  BL	_Clear+0
;Snake_Game.c, 75 :: 		Clear(HeadXPos-((NumberOfDots)*8),HeadYPos+20);
0x2B1E	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2B22	0xF2000214  ADDW	R2, R0, #20
0x2B26	0xF89D0004  LDRB	R0, [SP, #4]
0x2B2A	0x00C1    LSLS	R1, R0, #3
0x2B2C	0xB209    SXTH	R1, R1
0x2B2E	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2B32	0x1A40    SUB	R0, R0, R1
0x2B34	0xB211    SXTH	R1, R2
0x2B36	0xF7FFFC51  BL	_Clear+0
;Snake_Game.c, 77 :: 		Delay_ms(500);
0x2B3A	0xF24B07A9  MOVW	R7, #45225
0x2B3E	0xF2C00728  MOVT	R7, #40
L_main7:
0x2B42	0x1E7F    SUBS	R7, R7, #1
0x2B44	0xD1FD    BNE	L_main7
0x2B46	0xBF00    NOP
0x2B48	0xBF00    NOP
0x2B4A	0xBF00    NOP
0x2B4C	0xBF00    NOP
;Snake_Game.c, 81 :: 		}
L_main6:
;Snake_Game.c, 83 :: 		if(Dir == 2)
0x2B4E	0xF89D0005  LDRB	R0, [SP, #5]
0x2B52	0x2802    CMP	R0, #2
0x2B54	0xD14D    BNE	L_main9
;Snake_Game.c, 86 :: 		HeadXPos = HeadXPos-16;
0x2B56	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2B5A	0x3810    SUBS	R0, #16
0x2B5C	0xF8AD0000  STRH	R0, [SP, #0]
;Snake_Game.c, 87 :: 		Draw(HeadXPos,HeadYPos);
0x2B60	0xF9BD1002  LDRSH	R1, [SP, #2]
0x2B64	0xF7FFFD38  BL	_Draw+0
;Snake_Game.c, 88 :: 		Clear(HeadXPos+(NumberOfDots*16),HeadYPos);
0x2B68	0xF89D0004  LDRB	R0, [SP, #4]
0x2B6C	0x0101    LSLS	R1, R0, #4
0x2B6E	0xB209    SXTH	R1, R1
0x2B70	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2B74	0x1840    ADDS	R0, R0, R1
0x2B76	0xF9BD1002  LDRSH	R1, [SP, #2]
0x2B7A	0xF7FFFC2F  BL	_Clear+0
;Snake_Game.c, 90 :: 		Clear(HeadXPos+12,HeadYPos+(NumberOfDots*8));
0x2B7E	0xF89D0004  LDRB	R0, [SP, #4]
0x2B82	0x00C1    LSLS	R1, R0, #3
0x2B84	0xB209    SXTH	R1, R1
0x2B86	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2B8A	0x1841    ADDS	R1, R0, R1
0x2B8C	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2B90	0x300C    ADDS	R0, #12
0x2B92	0xF7FFFC23  BL	_Clear+0
;Snake_Game.c, 91 :: 		Clear(HeadXPos+12,HeadYPos-(NumberOfDots*8));
0x2B96	0xF89D0004  LDRB	R0, [SP, #4]
0x2B9A	0x00C1    LSLS	R1, R0, #3
0x2B9C	0xB209    SXTH	R1, R1
0x2B9E	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2BA2	0x1A41    SUB	R1, R0, R1
0x2BA4	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2BA8	0x300C    ADDS	R0, #12
0x2BAA	0xF7FFFC17  BL	_Clear+0
;Snake_Game.c, 92 :: 		Clear(HeadXPos+20,HeadYPos+(NumberOfDots*8));
0x2BAE	0xF89D0004  LDRB	R0, [SP, #4]
0x2BB2	0x00C1    LSLS	R1, R0, #3
0x2BB4	0xB209    SXTH	R1, R1
0x2BB6	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2BBA	0x1841    ADDS	R1, R0, R1
0x2BBC	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2BC0	0x3014    ADDS	R0, #20
0x2BC2	0xF7FFFC0B  BL	_Clear+0
;Snake_Game.c, 93 :: 		Clear(HeadXPos+20,HeadYPos-(NumberOfDots*8));
0x2BC6	0xF89D0004  LDRB	R0, [SP, #4]
0x2BCA	0x00C1    LSLS	R1, R0, #3
0x2BCC	0xB209    SXTH	R1, R1
0x2BCE	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2BD2	0x1A41    SUB	R1, R0, R1
0x2BD4	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2BD8	0x3014    ADDS	R0, #20
0x2BDA	0xF7FFFBFF  BL	_Clear+0
;Snake_Game.c, 95 :: 		Delay_ms(500);
0x2BDE	0xF24B07A9  MOVW	R7, #45225
0x2BE2	0xF2C00728  MOVT	R7, #40
0x2BE6	0xBF00    NOP
0x2BE8	0xBF00    NOP
L_main10:
0x2BEA	0x1E7F    SUBS	R7, R7, #1
0x2BEC	0xD1FD    BNE	L_main10
0x2BEE	0xBF00    NOP
0x2BF0	0xBF00    NOP
;Snake_Game.c, 99 :: 		}
L_main9:
;Snake_Game.c, 101 :: 		if(Dir == 3)
0x2BF2	0xF89D0005  LDRB	R0, [SP, #5]
0x2BF6	0x2803    CMP	R0, #3
0x2BF8	0xD157    BNE	L_main12
;Snake_Game.c, 104 :: 		HeadYPos = HeadYPos+16;
0x2BFA	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2BFE	0x3010    ADDS	R0, #16
0x2C00	0xF8AD0002  STRH	R0, [SP, #2]
;Snake_Game.c, 105 :: 		Draw(HeadXPos,HeadYPos);
0x2C04	0xB201    SXTH	R1, R0
0x2C06	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C0A	0xF7FFFCE5  BL	_Draw+0
;Snake_Game.c, 106 :: 		Clear(HeadXPos,HeadYPos-(NumberOfDots*16));
0x2C0E	0xF89D0004  LDRB	R0, [SP, #4]
0x2C12	0x0101    LSLS	R1, R0, #4
0x2C14	0xB209    SXTH	R1, R1
0x2C16	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2C1A	0x1A40    SUB	R0, R0, R1
0x2C1C	0xB201    SXTH	R1, R0
0x2C1E	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C22	0xF7FFFBDB  BL	_Clear+0
;Snake_Game.c, 108 :: 		Clear(HeadXPos+((NumberOfDots)*8),HeadYPos-12);
0x2C26	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2C2A	0xF2A0020C  SUBW	R2, R0, #12
0x2C2E	0xF89D0004  LDRB	R0, [SP, #4]
0x2C32	0x00C1    LSLS	R1, R0, #3
0x2C34	0xB209    SXTH	R1, R1
0x2C36	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C3A	0x1840    ADDS	R0, R0, R1
0x2C3C	0xB211    SXTH	R1, R2
0x2C3E	0xF7FFFBCD  BL	_Clear+0
;Snake_Game.c, 109 :: 		Clear(HeadXPos-((NumberOfDots)*8),HeadYPos-12);
0x2C42	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2C46	0xF2A0020C  SUBW	R2, R0, #12
0x2C4A	0xF89D0004  LDRB	R0, [SP, #4]
0x2C4E	0x00C1    LSLS	R1, R0, #3
0x2C50	0xB209    SXTH	R1, R1
0x2C52	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C56	0x1A40    SUB	R0, R0, R1
0x2C58	0xB211    SXTH	R1, R2
0x2C5A	0xF7FFFBBF  BL	_Clear+0
;Snake_Game.c, 110 :: 		Clear(HeadXPos+((NumberOfDots)*8),HeadYPos-20);
0x2C5E	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2C62	0xF2A00214  SUBW	R2, R0, #20
0x2C66	0xF89D0004  LDRB	R0, [SP, #4]
0x2C6A	0x00C1    LSLS	R1, R0, #3
0x2C6C	0xB209    SXTH	R1, R1
0x2C6E	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C72	0x1840    ADDS	R0, R0, R1
0x2C74	0xB211    SXTH	R1, R2
0x2C76	0xF7FFFBB1  BL	_Clear+0
;Snake_Game.c, 111 :: 		Clear(HeadXPos-((NumberOfDots)*8),HeadYPos-20);
0x2C7A	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2C7E	0xF2A00214  SUBW	R2, R0, #20
0x2C82	0xF89D0004  LDRB	R0, [SP, #4]
0x2C86	0x00C1    LSLS	R1, R0, #3
0x2C88	0xB209    SXTH	R1, R1
0x2C8A	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2C8E	0x1A40    SUB	R0, R0, R1
0x2C90	0xB211    SXTH	R1, R2
0x2C92	0xF7FFFBA3  BL	_Clear+0
;Snake_Game.c, 113 :: 		Delay_ms(500);
0x2C96	0xF24B07A9  MOVW	R7, #45225
0x2C9A	0xF2C00728  MOVT	R7, #40
0x2C9E	0xBF00    NOP
0x2CA0	0xBF00    NOP
L_main13:
0x2CA2	0x1E7F    SUBS	R7, R7, #1
0x2CA4	0xD1FD    BNE	L_main13
0x2CA6	0xBF00    NOP
0x2CA8	0xBF00    NOP
;Snake_Game.c, 116 :: 		}
L_main12:
;Snake_Game.c, 118 :: 		if(Dir == 4)
0x2CAA	0xF89D0005  LDRB	R0, [SP, #5]
0x2CAE	0x2804    CMP	R0, #4
0x2CB0	0xD14D    BNE	L_main15
;Snake_Game.c, 122 :: 		HeadXPos = HeadXPos+16 ;
0x2CB2	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2CB6	0x3010    ADDS	R0, #16
0x2CB8	0xF8AD0000  STRH	R0, [SP, #0]
;Snake_Game.c, 123 :: 		Draw(HeadXPos,HeadYPos);
0x2CBC	0xF9BD1002  LDRSH	R1, [SP, #2]
0x2CC0	0xF7FFFC8A  BL	_Draw+0
;Snake_Game.c, 124 :: 		Clear(HeadXPos-(NumberOfDots*16),HeadYPos);
0x2CC4	0xF89D0004  LDRB	R0, [SP, #4]
0x2CC8	0x0101    LSLS	R1, R0, #4
0x2CCA	0xB209    SXTH	R1, R1
0x2CCC	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2CD0	0x1A40    SUB	R0, R0, R1
0x2CD2	0xF9BD1002  LDRSH	R1, [SP, #2]
0x2CD6	0xF7FFFB81  BL	_Clear+0
;Snake_Game.c, 126 :: 		Clear(HeadXPos-12,HeadYPos+(NumberOfDots*8));
0x2CDA	0xF89D0004  LDRB	R0, [SP, #4]
0x2CDE	0x00C1    LSLS	R1, R0, #3
0x2CE0	0xB209    SXTH	R1, R1
0x2CE2	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2CE6	0x1841    ADDS	R1, R0, R1
0x2CE8	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2CEC	0x380C    SUBS	R0, #12
0x2CEE	0xF7FFFB75  BL	_Clear+0
;Snake_Game.c, 127 :: 		Clear(HeadXPos-12,HeadYPos-(NumberOfDots*8));
0x2CF2	0xF89D0004  LDRB	R0, [SP, #4]
0x2CF6	0x00C1    LSLS	R1, R0, #3
0x2CF8	0xB209    SXTH	R1, R1
0x2CFA	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2CFE	0x1A41    SUB	R1, R0, R1
0x2D00	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2D04	0x380C    SUBS	R0, #12
0x2D06	0xF7FFFB69  BL	_Clear+0
;Snake_Game.c, 128 :: 		Clear(HeadXPos-20,HeadYPos+(NumberOfDots*8));
0x2D0A	0xF89D0004  LDRB	R0, [SP, #4]
0x2D0E	0x00C1    LSLS	R1, R0, #3
0x2D10	0xB209    SXTH	R1, R1
0x2D12	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2D16	0x1841    ADDS	R1, R0, R1
0x2D18	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2D1C	0x3814    SUBS	R0, #20
0x2D1E	0xF7FFFB5D  BL	_Clear+0
;Snake_Game.c, 129 :: 		Clear(HeadXPos-20,HeadYPos-(NumberOfDots*8));
0x2D22	0xF89D0004  LDRB	R0, [SP, #4]
0x2D26	0x00C1    LSLS	R1, R0, #3
0x2D28	0xB209    SXTH	R1, R1
0x2D2A	0xF9BD0002  LDRSH	R0, [SP, #2]
0x2D2E	0x1A41    SUB	R1, R0, R1
0x2D30	0xF9BD0000  LDRSH	R0, [SP, #0]
0x2D34	0x3814    SUBS	R0, #20
0x2D36	0xF7FFFB51  BL	_Clear+0
;Snake_Game.c, 131 :: 		Delay_ms(500);
0x2D3A	0xF24B07A9  MOVW	R7, #45225
0x2D3E	0xF2C00728  MOVT	R7, #40
L_main16:
0x2D42	0x1E7F    SUBS	R7, R7, #1
0x2D44	0xD1FD    BNE	L_main16
0x2D46	0xBF00    NOP
0x2D48	0xBF00    NOP
0x2D4A	0xBF00    NOP
0x2D4C	0xBF00    NOP
;Snake_Game.c, 134 :: 		}
L_main15:
;Snake_Game.c, 138 :: 		}
0x2D4E	0xE672    B	L_main0
;Snake_Game.c, 140 :: 		}
L_end_main:
L__main_end_loop:
0x2D50	0xE7FE    B	L__main_end_loop
0x2D52	0xBF00    NOP
0x2D54	0x0C104002  	GPIOD_IDR+0
0x2D58	0x04104002  	GPIOB_IDR+0
0x2D5C	0x00104002  	GPIOA_IDR+0
0x2D60	0x08104002  	GPIOC_IDR+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x248C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x248E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x2492	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x2496	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x249A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x249C	0xB001    ADD	SP, SP, #4
0x249E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x2450	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x2452	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x2456	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x245A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x245E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x2460	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x2464	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x2466	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x2468	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x246A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x246E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x2472	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x2474	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x2478	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x247A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x247C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x2480	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x2484	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x2486	0xB001    ADD	SP, SP, #4
0x2488	0x4770    BX	LR
; end of ___FillZeros
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2300	0xB081    SUB	SP, SP, #4
0x2302	0xF8CDE000  STR	LR, [SP, #0]
0x2306	0xB28C    UXTH	R4, R1
0x2308	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x230A	0xF24003FF  MOVW	R3, #255
0x230E	0x4A24    LDR	R2, [PC, #144]
0x2310	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2312	0xF7FFFB3B  BL	_Is_TFT_Set+0
0x2316	0x2801    CMP	R0, #1
0x2318	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x231A	0x4B22    LDR	R3, [PC, #136]
0x231C	0x4A22    LDR	R2, [PC, #136]
0x231E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2320	0x4B22    LDR	R3, [PC, #136]
0x2322	0x4A23    LDR	R2, [PC, #140]
0x2324	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2326	0x4B23    LDR	R3, [PC, #140]
0x2328	0x4A23    LDR	R2, [PC, #140]
0x232A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x232C	0x4A23    LDR	R2, [PC, #140]
0x232E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2330	0x4A23    LDR	R2, [PC, #140]
0x2332	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2334	0x42A1    CMP	R1, R4
0x2336	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x2338	0x2300    MOVS	R3, #0
0x233A	0x4A22    LDR	R2, [PC, #136]
0x233C	0x7013    STRB	R3, [R2, #0]
0x233E	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2340	0x235A    MOVS	R3, #90
0x2342	0x4A20    LDR	R2, [PC, #128]
0x2344	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2346	0x2101    MOVS	R1, #1
0x2348	0xF2400000  MOVW	R0, #0
0x234C	0xF7FFFB26  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2350	0x2300    MOVS	R3, #0
0x2352	0x2200    MOVS	R2, #0
0x2354	0xB408    PUSH	(R3)
0x2356	0xB404    PUSH	(R2)
0x2358	0x2300    MOVS	R3, #0
0x235A	0x2200    MOVS	R2, #0
0x235C	0x2100    MOVS	R1, #0
0x235E	0x2000    MOVS	R0, #0
0x2360	0xF7FFFB28  BL	_TFT_Set_Brush+0
0x2364	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x2366	0x2100    MOVS	R1, #0
0x2368	0x2000    MOVS	R0, #0
0x236A	0xF7FFFA97  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x236E	0x2300    MOVS	R3, #0
0x2370	0x4A15    LDR	R2, [PC, #84]
0x2372	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2374	0xF7FFFA9E  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2378	0xF7FFFAB6  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x237C	0x4A13    LDR	R2, [PC, #76]
0x237E	0x4290    CMP	R0, R2
0x2380	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2382	0xF7FFFB37  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2386	0x4B12    LDR	R3, [PC, #72]
0x2388	0x4A12    LDR	R2, [PC, #72]
0x238A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x238C	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x238E	0xF7FFFD9B  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2392	0x4B11    LDR	R3, [PC, #68]
0x2394	0x4A0F    LDR	R2, [PC, #60]
0x2396	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2398	0xF8DDE000  LDR	LR, [SP, #0]
0x239C	0xB001    ADD	SP, SP, #4
0x239E	0x4770    BX	LR
0x23A0	0x00062000  	__Lib_TFT_Defs___controller+0
0x23A4	0x107D0000  	_TFT_Set_Index+0
0x23A8	0x00342000  	_TFT_Set_Index_Ptr+0
0x23AC	0x11050000  	_TFT_Write_Command+0
0x23B0	0x00382000  	_TFT_Write_Command_Ptr+0
0x23B4	0x11A10000  	_TFT_Write_Data+0
0x23B8	0x002C2000  	_TFT_Write_Data_Ptr+0
0x23BC	0x001E2000  	_TFT_DISP_WIDTH+0
0x23C0	0x00242000  	_TFT_DISP_HEIGHT+0
0x23C4	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x23C8	0x001D2000  	_ExternalFontSet+0
0x23CC	0x85005285  	#1384482048
0x23D0	0x22990000  	_TFT_Set_Address_SST7715R+0
0x23D4	0x00282000  	_TFT_Set_Address_Ptr+0
0x23D8	0x12D10000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x198C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x198E	0x4802    LDR	R0, [PC, #8]
0x1990	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x1992	0xB001    ADD	SP, SP, #4
0x1994	0x4770    BX	LR
0x1996	0xBF00    NOP
0x1998	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x199C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x199E	0x4A03    LDR	R2, [PC, #12]
0x19A0	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x19A2	0x4A03    LDR	R2, [PC, #12]
0x19A4	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x19A6	0xB001    ADD	SP, SP, #4
0x19A8	0x4770    BX	LR
0x19AA	0xBF00    NOP
0x19AC	0x000A2000  	__Lib_TFT_PenColor+0
0x19B0	0x00092000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x19B4	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x19B6	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x19BA	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x19BE	0x4C07    LDR	R4, [PC, #28]
0x19C0	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x19C2	0x4C07    LDR	R4, [PC, #28]
0x19C4	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x19C6	0x4C07    LDR	R4, [PC, #28]
0x19C8	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x19CA	0x4C07    LDR	R4, [PC, #28]
0x19CC	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x19CE	0x4C07    LDR	R4, [PC, #28]
0x19D0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x19D2	0x4C07    LDR	R4, [PC, #28]
0x19D4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x19D6	0xB001    ADD	SP, SP, #4
0x19D8	0x4770    BX	LR
0x19DA	0xBF00    NOP
0x19DC	0x001C2000  	__Lib_TFT_BrushEnabled+0
0x19E0	0x00142000  	__Lib_TFT_BrushColor+0
0x19E4	0x00162000  	__Lib_TFT_GradientEnabled+0
0x19E8	0x00172000  	__Lib_TFT_GradientOrientation+0
0x19EC	0x00182000  	__Lib_TFT_GradColorFrom+0
0x19F0	0x001A2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x189C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x189E	0x4A03    LDR	R2, [PC, #12]
0x18A0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x18A2	0x4A03    LDR	R2, [PC, #12]
0x18A4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x18A6	0xB001    ADD	SP, SP, #4
0x18A8	0x4770    BX	LR
0x18AA	0xBF00    NOP
0x18AC	0x00262000  	__Lib_TFT_x_cord+0
0x18B0	0x00302000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x18B4	0xB082    SUB	SP, SP, #8
0x18B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x18BA	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x18BE	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x18C2	0x4806    LDR	R0, [PC, #24]
0x18C4	0x8800    LDRH	R0, [R0, #0]
0x18C6	0x9101    STR	R1, [SP, #4]
0x18C8	0x4A05    LDR	R2, [PC, #20]
0x18CA	0xB281    UXTH	R1, R0
0x18CC	0x9801    LDR	R0, [SP, #4]
0x18CE	0xF7FFFABD  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x18D2	0xF8DDE000  LDR	LR, [SP, #0]
0x18D6	0xB002    ADD	SP, SP, #8
0x18D8	0x4770    BX	LR
0x18DA	0xBF00    NOP
0x18DC	0x00062000  	__Lib_TFT_Defs___controller+0
0x18E0	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0E4C	0xB084    SUB	SP, SP, #16
0x0E4E	0xF8CDE000  STR	LR, [SP, #0]
0x0E52	0xB28D    UXTH	R5, R1
0x0E54	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0E56	0x4B86    LDR	R3, [PC, #536]
0x0E58	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0E5C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0E5E	0x4618    MOV	R0, R3
0x0E60	0xF7FFFA04  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0E64	0xF1B50FFF  CMP	R5, #255
0x0E68	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0E6A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0E6C	0x4B81    LDR	R3, [PC, #516]
0x0E6E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0E72	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0E74	0x4B80    LDR	R3, [PC, #512]
0x0E76	0x429E    CMP	R6, R3
0x0E78	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0E7A	0xF2455355  MOVW	R3, #21845
0x0E7E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0E82	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0E84	0x1D3D    ADDS	R5, R7, #4
0x0E86	0x682C    LDR	R4, [R5, #0]
0x0E88	0xF06F03FF  MVN	R3, #255
0x0E8C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0E90	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0E92	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0E96	0x682C    LDR	R4, [R5, #0]
0x0E98	0xF64F73FF  MOVW	R3, #65535
0x0E9C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0EA0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0EA2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0EA4	0x2E42    CMP	R6, #66
0x0EA6	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0EA8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0EAA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0EAC	0xF64F73FF  MOVW	R3, #65535
0x0EB0	0x429D    CMP	R5, R3
0x0EB2	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0EB4	0x4B70    LDR	R3, [PC, #448]
0x0EB6	0x429E    CMP	R6, R3
0x0EB8	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0EBA	0xF04F3355  MOV	R3, #1431655765
0x0EBE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0EC0	0x1D3C    ADDS	R4, R7, #4
0x0EC2	0x2300    MOVS	R3, #0
0x0EC4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0EC6	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0ECA	0xF04F33FF  MOV	R3, #-1
0x0ECE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0ED0	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0ED2	0x2E42    CMP	R6, #66
0x0ED4	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0ED6	0x2300    MOVS	R3, #0
0x0ED8	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0EDA	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0EDC	0xF0060301  AND	R3, R6, #1
0x0EE0	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0EE2	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0EE4	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0EE6	0xF0060308  AND	R3, R6, #8
0x0EEA	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0EEC	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0EEE	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0EF0	0xF0060304  AND	R3, R6, #4
0x0EF4	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0EF6	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0EF8	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0EFA	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0EFC	0xF4062301  AND	R3, R6, #528384
0x0F00	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0F02	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0F04	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0F06	0xF4066300  AND	R3, R6, #2048
0x0F0A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0F0C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0F0E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0F10	0xF4066380  AND	R3, R6, #1024
0x0F14	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0F16	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0F18	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0F1A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0F1C	0xF0060320  AND	R3, R6, #32
0x0F20	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0F22	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0F24	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0F26	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0F28	0xF4067380  AND	R3, R6, #256
0x0F2C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0F2E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0F30	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0F32	0xF0060380  AND	R3, R6, #128
0x0F36	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0F38	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0F3A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0F3C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0F3E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0F42	0x9201    STR	R2, [SP, #4]
0x0F44	0xFA1FF985  UXTH	R9, R5
0x0F48	0x46B0    MOV	R8, R6
0x0F4A	0x4606    MOV	R6, R0
0x0F4C	0x4618    MOV	R0, R3
0x0F4E	0x460A    MOV	R2, R1
0x0F50	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0F52	0xF1BA0F10  CMP	R10, #16
0x0F56	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0F5A	0xF04F0301  MOV	R3, #1
0x0F5E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0F62	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0F66	0x42A3    CMP	R3, R4
0x0F68	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0F6C	0xEA4F044A  LSL	R4, R10, #1
0x0F70	0xF04F0303  MOV	R3, #3
0x0F74	0x40A3    LSLS	R3, R4
0x0F76	0x43DC    MVN	R4, R3
0x0F78	0x683B    LDR	R3, [R7, #0]
0x0F7A	0x4023    ANDS	R3, R4
0x0F7C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0F7E	0xEA4F034A  LSL	R3, R10, #1
0x0F82	0xFA06F403  LSL	R4, R6, R3
0x0F86	0x683B    LDR	R3, [R7, #0]
0x0F88	0x4323    ORRS	R3, R4
0x0F8A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0F8C	0xF008030C  AND	R3, R8, #12
0x0F90	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0F92	0xF2070508  ADDW	R5, R7, #8
0x0F96	0xEA4F044A  LSL	R4, R10, #1
0x0F9A	0xF04F0303  MOV	R3, #3
0x0F9E	0x40A3    LSLS	R3, R4
0x0FA0	0x43DC    MVN	R4, R3
0x0FA2	0x682B    LDR	R3, [R5, #0]
0x0FA4	0x4023    ANDS	R3, R4
0x0FA6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0FA8	0xF2070508  ADDW	R5, R7, #8
0x0FAC	0xEA4F034A  LSL	R3, R10, #1
0x0FB0	0xFA02F403  LSL	R4, R2, R3
0x0FB4	0x682B    LDR	R3, [R5, #0]
0x0FB6	0x4323    ORRS	R3, R4
0x0FB8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0FBA	0x1D3D    ADDS	R5, R7, #4
0x0FBC	0xFA1FF48A  UXTH	R4, R10
0x0FC0	0xF04F0301  MOV	R3, #1
0x0FC4	0x40A3    LSLS	R3, R4
0x0FC6	0x43DC    MVN	R4, R3
0x0FC8	0x682B    LDR	R3, [R5, #0]
0x0FCA	0x4023    ANDS	R3, R4
0x0FCC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0FCE	0x1D3D    ADDS	R5, R7, #4
0x0FD0	0xFA1FF48A  UXTH	R4, R10
0x0FD4	0xB28B    UXTH	R3, R1
0x0FD6	0xFA03F404  LSL	R4, R3, R4
0x0FDA	0xB2A4    UXTH	R4, R4
0x0FDC	0x682B    LDR	R3, [R5, #0]
0x0FDE	0x4323    ORRS	R3, R4
0x0FE0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0FE2	0xF207050C  ADDW	R5, R7, #12
0x0FE6	0xFA1FF38A  UXTH	R3, R10
0x0FEA	0x005C    LSLS	R4, R3, #1
0x0FEC	0xB2A4    UXTH	R4, R4
0x0FEE	0xF04F0303  MOV	R3, #3
0x0FF2	0x40A3    LSLS	R3, R4
0x0FF4	0x43DC    MVN	R4, R3
0x0FF6	0x682B    LDR	R3, [R5, #0]
0x0FF8	0x4023    ANDS	R3, R4
0x0FFA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0FFC	0xF207050C  ADDW	R5, R7, #12
0x1000	0xEA4F034A  LSL	R3, R10, #1
0x1004	0xFA00F403  LSL	R4, R0, R3
0x1008	0x682B    LDR	R3, [R5, #0]
0x100A	0x4323    ORRS	R3, R4
0x100C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x100E	0xF0080308  AND	R3, R8, #8
0x1012	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1014	0xF4080370  AND	R3, R8, #15728640
0x1018	0x0D1B    LSRS	R3, R3, #20
0x101A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x101E	0xF1BA0F07  CMP	R10, #7
0x1022	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1024	0xF2070324  ADDW	R3, R7, #36
0x1028	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x102A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x102E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x1030	0xF2070320  ADDW	R3, R7, #32
0x1034	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x1036	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x1038	0x00AC    LSLS	R4, R5, #2
0x103A	0xF04F030F  MOV	R3, #15
0x103E	0x40A3    LSLS	R3, R4
0x1040	0x43DC    MVN	R4, R3
0x1042	0x9B02    LDR	R3, [SP, #8]
0x1044	0x681B    LDR	R3, [R3, #0]
0x1046	0xEA030404  AND	R4, R3, R4, LSL #0
0x104A	0x9B02    LDR	R3, [SP, #8]
0x104C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x104E	0xF89D400C  LDRB	R4, [SP, #12]
0x1052	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x1054	0x409C    LSLS	R4, R3
0x1056	0x9B02    LDR	R3, [SP, #8]
0x1058	0x681B    LDR	R3, [R3, #0]
0x105A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x105E	0x9B02    LDR	R3, [SP, #8]
0x1060	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x1062	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x1066	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x1068	0xF8DDE000  LDR	LR, [SP, #0]
0x106C	0xB004    ADD	SP, SP, #16
0x106E	0x4770    BX	LR
0x1070	0xFC00FFFF  	#-1024
0x1074	0x0000FFFF  	#-65536
0x1078	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x026C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x026E	0x491E    LDR	R1, [PC, #120]
0x0270	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0274	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0276	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0278	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x027A	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x027C	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x027E	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0280	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0282	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0284	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0286	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0288	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x028A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x028C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x028E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0290	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0292	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0294	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0296	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0298	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x029A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x029E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02A0	0x4912    LDR	R1, [PC, #72]
0x02A2	0x4288    CMP	R0, R1
0x02A4	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x02A6	0x4912    LDR	R1, [PC, #72]
0x02A8	0x4288    CMP	R0, R1
0x02AA	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x02AC	0x4911    LDR	R1, [PC, #68]
0x02AE	0x4288    CMP	R0, R1
0x02B0	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x02B2	0x4911    LDR	R1, [PC, #68]
0x02B4	0x4288    CMP	R0, R1
0x02B6	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x02B8	0x4910    LDR	R1, [PC, #64]
0x02BA	0x4288    CMP	R0, R1
0x02BC	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x02BE	0x4910    LDR	R1, [PC, #64]
0x02C0	0x4288    CMP	R0, R1
0x02C2	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x02C4	0x490F    LDR	R1, [PC, #60]
0x02C6	0x4288    CMP	R0, R1
0x02C8	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x02CA	0x490F    LDR	R1, [PC, #60]
0x02CC	0x4288    CMP	R0, R1
0x02CE	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x02D0	0x490E    LDR	R1, [PC, #56]
0x02D2	0x4288    CMP	R0, R1
0x02D4	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x02D6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x02D8	0x490D    LDR	R1, [PC, #52]
0x02DA	0x6809    LDR	R1, [R1, #0]
0x02DC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x02E0	0x490B    LDR	R1, [PC, #44]
0x02E2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x02E4	0xB001    ADD	SP, SP, #4
0x02E6	0x4770    BX	LR
0x02E8	0xFC00FFFF  	#-1024
0x02EC	0x00004002  	#1073872896
0x02F0	0x04004002  	#1073873920
0x02F4	0x08004002  	#1073874944
0x02F8	0x0C004002  	#1073875968
0x02FC	0x10004002  	#1073876992
0x0300	0x14004002  	#1073878016
0x0304	0x18004002  	#1073879040
0x0308	0x1C004002  	#1073880064
0x030C	0x20004002  	#1073881088
0x0310	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x18E8	0xB082    SUB	SP, SP, #8
0x18EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x18EE	0xF04F0000  MOV	R0, #0
0x18F2	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x18F4	0xF7FEFEFE  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x18F8	0xF7FFFFDC  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x18FC	0x2101    MOVS	R1, #1
0x18FE	0xB249    SXTB	R1, R1
0x1900	0x481F    LDR	R0, [PC, #124]
0x1902	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1904	0xF2423753  MOVW	R7, #9043
0x1908	0xF2C00708  MOVT	R7, #8
0x190C	0xBF00    NOP
0x190E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1910	0x1E7F    SUBS	R7, R7, #1
0x1912	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1914	0xBF00    NOP
0x1916	0xBF00    NOP
0x1918	0xBF00    NOP
0x191A	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x191C	0x2100    MOVS	R1, #0
0x191E	0xB249    SXTB	R1, R1
0x1920	0x4818    LDR	R0, [PC, #96]
0x1922	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1924	0x2004    MOVS	R0, #4
0x1926	0x4C18    LDR	R4, [PC, #96]
0x1928	0x6824    LDR	R4, [R4, #0]
0x192A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x192C	0xF7FEFEA2  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1930	0xF7FEFF64  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1934	0xF7FEFF62  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1938	0xF00000FF  AND	R0, R0, #255
0x193C	0xB280    UXTH	R0, R0
0x193E	0x0201    LSLS	R1, R0, #8
0x1940	0x9801    LDR	R0, [SP, #4]
0x1942	0x4308    ORRS	R0, R1
0x1944	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1946	0xF7FEFF59  BL	__Lib_TFT_Defs_Read_From_Port+0
0x194A	0xF00000FF  AND	R0, R0, #255
0x194E	0xB280    UXTH	R0, R0
0x1950	0x0401    LSLS	R1, R0, #16
0x1952	0x9801    LDR	R0, [SP, #4]
0x1954	0x4308    ORRS	R0, R1
0x1956	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1958	0xF7FEFF50  BL	__Lib_TFT_Defs_Read_From_Port+0
0x195C	0xF00000FF  AND	R0, R0, #255
0x1960	0xB280    UXTH	R0, R0
0x1962	0x0601    LSLS	R1, R0, #24
0x1964	0x9801    LDR	R0, [SP, #4]
0x1966	0x4308    ORRS	R0, R1
0x1968	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x196A	0x2101    MOVS	R1, #1
0x196C	0xB249    SXTB	R1, R1
0x196E	0x4805    LDR	R0, [PC, #20]
0x1970	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1972	0xF7FFFF9F  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1976	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1978	0xF8DDE000  LDR	LR, [SP, #0]
0x197C	0xB002    ADD	SP, SP, #8
0x197E	0x4770    BX	LR
0x1980	0x02A04242  	TFT_RST+0
0x1984	0x02BC4242  	TFT_CS+0
0x1988	0x00342000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x107C	0xB081    SUB	SP, SP, #4
0x107E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x1082	0x2200    MOVS	R2, #0
0x1084	0xB252    SXTB	R2, R2
0x1086	0x4908    LDR	R1, [PC, #32]
0x1088	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x108A	0xF7FFF943  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x108E	0x2200    MOVS	R2, #0
0x1090	0xB252    SXTB	R2, R2
0x1092	0x4906    LDR	R1, [PC, #24]
0x1094	0x600A    STR	R2, [R1, #0]
0x1096	0xBF00    NOP
0x1098	0x2201    MOVS	R2, #1
0x109A	0xB252    SXTB	R2, R2
0x109C	0x4903    LDR	R1, [PC, #12]
0x109E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x10A0	0xF8DDE000  LDR	LR, [SP, #0]
0x10A4	0xB001    ADD	SP, SP, #4
0x10A6	0x4770    BX	LR
0x10A8	0x02B04242  	TFT_RS+0
0x10AC	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0314	0x4A04    LDR	R2, [PC, #16]
0x0316	0x8811    LDRH	R1, [R2, #0]
0x0318	0xF401417F  AND	R1, R1, #65280
0x031C	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x031E	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0322	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0324	0x4770    BX	LR
0x0326	0xBF00    NOP
0x0328	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1104	0xB081    SUB	SP, SP, #4
0x1106	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x110A	0x2201    MOVS	R2, #1
0x110C	0xB252    SXTB	R2, R2
0x110E	0x4908    LDR	R1, [PC, #32]
0x1110	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x1112	0xF7FFF8FF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x1116	0x2200    MOVS	R2, #0
0x1118	0xB252    SXTB	R2, R2
0x111A	0x4906    LDR	R1, [PC, #24]
0x111C	0x600A    STR	R2, [R1, #0]
0x111E	0xBF00    NOP
0x1120	0x2201    MOVS	R2, #1
0x1122	0xB252    SXTB	R2, R2
0x1124	0x4903    LDR	R1, [PC, #12]
0x1126	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x1128	0xF8DDE000  LDR	LR, [SP, #0]
0x112C	0xB001    ADD	SP, SP, #4
0x112E	0x4770    BX	LR
0x1130	0x02B04242  	TFT_RS+0
0x1134	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x10B0	0xB082    SUB	SP, SP, #8
0x10B2	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x10B6	0xF7FFF8CB  BL	_Delay_1us+0
0x10BA	0xF7FFF8C9  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x10BE	0x2300    MOVS	R3, #0
0x10C0	0xB25B    SXTB	R3, R3
0x10C2	0x490C    LDR	R1, [PC, #48]
0x10C4	0x9101    STR	R1, [SP, #4]
0x10C6	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x10C8	0x2201    MOVS	R2, #1
0x10CA	0xB252    SXTB	R2, R2
0x10CC	0x490A    LDR	R1, [PC, #40]
0x10CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x10D0	0x490A    LDR	R1, [PC, #40]
0x10D2	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x10D4	0xF7FFF91E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x10D8	0x2200    MOVS	R2, #0
0x10DA	0xB252    SXTB	R2, R2
0x10DC	0x4908    LDR	R1, [PC, #32]
0x10DE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x10E0	0x2201    MOVS	R2, #1
0x10E2	0xB252    SXTB	R2, R2
0x10E4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x10E6	0x9901    LDR	R1, [SP, #4]
0x10E8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x10EA	0xF8DDE000  LDR	LR, [SP, #0]
0x10EE	0xB002    ADD	SP, SP, #8
0x10F0	0x4770    BX	LR
0x10F2	0xBF00    NOP
0x10F4	0x02BC4242  	TFT_CS+0
0x10F8	0x02A84242  	TFT_RD+0
0x10FC	0x02B04242  	TFT_RS+0
0x1100	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0250	0xF2400703  MOVW	R7, #3
0x0254	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0258	0x1E7F    SUBS	R7, R7, #1
0x025A	0xD1FD    BNE	L_Delay_1us0
0x025C	0xBF00    NOP
0x025E	0xBF00    NOP
0x0260	0xBF00    NOP
0x0262	0xBF00    NOP
0x0264	0xBF00    NOP
0x0266	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0268	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x06A0	0xB082    SUB	SP, SP, #8
0x06A2	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x06A6	0x2200    MOVS	R2, #0
0x06A8	0xB252    SXTB	R2, R2
0x06AA	0x490E    LDR	R1, [PC, #56]
0x06AC	0x9101    STR	R1, [SP, #4]
0x06AE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x06B0	0x2201    MOVS	R2, #1
0x06B2	0xB252    SXTB	R2, R2
0x06B4	0x490C    LDR	R1, [PC, #48]
0x06B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x06B8	0x490C    LDR	R1, [PC, #48]
0x06BA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x06BC	0xF7FFFE2A  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x06C0	0x2200    MOVS	R2, #0
0x06C2	0xB252    SXTB	R2, R2
0x06C4	0x490A    LDR	R1, [PC, #40]
0x06C6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x06C8	0x2201    MOVS	R2, #1
0x06CA	0xB252    SXTB	R2, R2
0x06CC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x06CE	0x9901    LDR	R1, [SP, #4]
0x06D0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x06D2	0xF7FFFDBD  BL	_Delay_1us+0
0x06D6	0xF7FFFDBB  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x06DA	0xF8DDE000  LDR	LR, [SP, #0]
0x06DE	0xB002    ADD	SP, SP, #8
0x06E0	0x4770    BX	LR
0x06E2	0xBF00    NOP
0x06E4	0x02BC4242  	TFT_CS+0
0x06E8	0x02A84242  	TFT_RD+0
0x06EC	0x02B04242  	TFT_RS+0
0x06F0	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x06F4	0xB081    SUB	SP, SP, #4
0x06F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x06FA	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x06FE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0702	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0706	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x070A	0x4A25    LDR	R2, [PC, #148]
0x070C	0xB289    UXTH	R1, R1
0x070E	0xF000FB9D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0712	0x2100    MOVS	R1, #0
0x0714	0xB249    SXTB	R1, R1
0x0716	0x4823    LDR	R0, [PC, #140]
0x0718	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x071A	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x071E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0722	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0726	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x072A	0x4A1D    LDR	R2, [PC, #116]
0x072C	0xB289    UXTH	R1, R1
0x072E	0xF000FB8D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0732	0x2101    MOVS	R1, #1
0x0734	0xB249    SXTB	R1, R1
0x0736	0x481C    LDR	R0, [PC, #112]
0x0738	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x073A	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x073E	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0742	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x0746	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x074A	0x4A15    LDR	R2, [PC, #84]
0x074C	0xB289    UXTH	R1, R1
0x074E	0xF000FB7D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x0752	0x2101    MOVS	R1, #1
0x0754	0xB249    SXTB	R1, R1
0x0756	0x4815    LDR	R0, [PC, #84]
0x0758	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x075A	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x075E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x0762	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x0766	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x076A	0x4A0D    LDR	R2, [PC, #52]
0x076C	0xB289    UXTH	R1, R1
0x076E	0xF000FB6D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0772	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x0776	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x077A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x077E	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0782	0x4A07    LDR	R2, [PC, #28]
0x0784	0xB289    UXTH	R1, R1
0x0786	0xF000FB61  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x078A	0x2101    MOVS	R1, #1
0x078C	0xB249    SXTB	R1, R1
0x078E	0x4808    LDR	R0, [PC, #32]
0x0790	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0792	0x4808    LDR	R0, [PC, #32]
0x0794	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0796	0xF8DDE000  LDR	LR, [SP, #0]
0x079A	0xB001    ADD	SP, SP, #4
0x079C	0x4770    BX	LR
0x079E	0xBF00    NOP
0x07A0	0x00140008  	#524308
0x07A4	0x02A04242  	TFT_RST+0
0x07A8	0x02B04242  	TFT_RS+0
0x07AC	0x02BC4242  	TFT_CS+0
0x07B0	0x02A84242  	TFT_RD+0
0x07B4	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0674	0xB082    SUB	SP, SP, #8
0x0676	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x067A	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x067E	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0682	0x4806    LDR	R0, [PC, #24]
0x0684	0x8800    LDRH	R0, [R0, #0]
0x0686	0x9101    STR	R1, [SP, #4]
0x0688	0xF04F0242  MOV	R2, #66
0x068C	0xB281    UXTH	R1, R0
0x068E	0x9801    LDR	R0, [SP, #4]
0x0690	0xF000FBDC  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0694	0xF8DDE000  LDR	LR, [SP, #0]
0x0698	0xB002    ADD	SP, SP, #8
0x069A	0x4770    BX	LR
0x069C	0x00062000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x07FC	0x2104    MOVS	R1, #4
0x07FE	0x480B    LDR	R0, [PC, #44]
0x0800	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x0802	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0804	0x2101    MOVS	R1, #1
0x0806	0xB249    SXTB	R1, R1
0x0808	0x4809    LDR	R0, [PC, #36]
0x080A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x080C	0x2100    MOVS	R1, #0
0x080E	0xB249    SXTB	R1, R1
0x0810	0x4808    LDR	R0, [PC, #32]
0x0812	0x6001    STR	R1, [R0, #0]
0x0814	0xBF00    NOP
0x0816	0xBF00    NOP
0x0818	0xBF00    NOP
0x081A	0xBF00    NOP
0x081C	0xBF00    NOP
0x081E	0x2101    MOVS	R1, #1
0x0820	0xB249    SXTB	R1, R1
0x0822	0x4804    LDR	R0, [PC, #16]
0x0824	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0826	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0828	0x4770    BX	LR
0x082A	0xBF00    NOP
0x082C	0x10144002  	TFT_DataPort+0
0x0830	0x02B04242  	TFT_RS+0
0x0834	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x19F4	0xB081    SUB	SP, SP, #4
0x19F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x19FA	0xF7FEFE7B  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x19FE	0x2101    MOVS	R1, #1
0x1A00	0xB249    SXTB	R1, R1
0x1A02	0x4894    LDR	R0, [PC, #592]
0x1A04	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1A06	0xF7FEFF17  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1A0A	0x2100    MOVS	R1, #0
0x1A0C	0xB249    SXTB	R1, R1
0x1A0E	0x4891    LDR	R0, [PC, #580]
0x1A10	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1A12	0xF7FEFEE5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1A16	0x2101    MOVS	R1, #1
0x1A18	0xB249    SXTB	R1, R1
0x1A1A	0x488E    LDR	R0, [PC, #568]
0x1A1C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1A1E	0xF7FEFEDF  BL	_Delay_100ms+0
0x1A22	0xF7FEFF09  BL	_Delay_10ms+0
0x1A26	0xF7FEFF07  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1A2A	0x2100    MOVS	R1, #0
0x1A2C	0xB249    SXTB	R1, R1
0x1A2E	0x488A    LDR	R0, [PC, #552]
0x1A30	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1A32	0x2011    MOVS	R0, #17
0x1A34	0x4C89    LDR	R4, [PC, #548]
0x1A36	0x6824    LDR	R4, [R4, #0]
0x1A38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1A3A	0xF7FEFED1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1A3E	0xF7FEFEFB  BL	_Delay_10ms+0
0x1A42	0xF7FEFEF9  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x1A46	0x2036    MOVS	R0, #54
0x1A48	0x4C84    LDR	R4, [PC, #528]
0x1A4A	0x6824    LDR	R4, [R4, #0]
0x1A4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1A4E	0x2000    MOVS	R0, #0
0x1A50	0x4C83    LDR	R4, [PC, #524]
0x1A52	0x6824    LDR	R4, [R4, #0]
0x1A54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x1A56	0x203A    MOVS	R0, #58
0x1A58	0x4C80    LDR	R4, [PC, #512]
0x1A5A	0x6824    LDR	R4, [R4, #0]
0x1A5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1A5E	0x2005    MOVS	R0, #5
0x1A60	0x4C7F    LDR	R4, [PC, #508]
0x1A62	0x6824    LDR	R4, [R4, #0]
0x1A64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x1A66	0x20B2    MOVS	R0, #178
0x1A68	0x4C7C    LDR	R4, [PC, #496]
0x1A6A	0x6824    LDR	R4, [R4, #0]
0x1A6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1A6E	0x200C    MOVS	R0, #12
0x1A70	0x4C7B    LDR	R4, [PC, #492]
0x1A72	0x6824    LDR	R4, [R4, #0]
0x1A74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x1A76	0x200C    MOVS	R0, #12
0x1A78	0x4C79    LDR	R4, [PC, #484]
0x1A7A	0x6824    LDR	R4, [R4, #0]
0x1A7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x1A7E	0x2000    MOVS	R0, #0
0x1A80	0x4C77    LDR	R4, [PC, #476]
0x1A82	0x6824    LDR	R4, [R4, #0]
0x1A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1A86	0x2033    MOVS	R0, #51
0x1A88	0x4C75    LDR	R4, [PC, #468]
0x1A8A	0x6824    LDR	R4, [R4, #0]
0x1A8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x1A8E	0x2033    MOVS	R0, #51
0x1A90	0x4C73    LDR	R4, [PC, #460]
0x1A92	0x6824    LDR	R4, [R4, #0]
0x1A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1A96	0x20B7    MOVS	R0, #183
0x1A98	0x4C70    LDR	R4, [PC, #448]
0x1A9A	0x6824    LDR	R4, [R4, #0]
0x1A9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x1A9E	0x2070    MOVS	R0, #112
0x1AA0	0x4C6F    LDR	R4, [PC, #444]
0x1AA2	0x6824    LDR	R4, [R4, #0]
0x1AA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1AA6	0x20BB    MOVS	R0, #187
0x1AA8	0x4C6C    LDR	R4, [PC, #432]
0x1AAA	0x6824    LDR	R4, [R4, #0]
0x1AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x1AAE	0x201B    MOVS	R0, #27
0x1AB0	0x4C6B    LDR	R4, [PC, #428]
0x1AB2	0x6824    LDR	R4, [R4, #0]
0x1AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1AB6	0x20C0    MOVS	R0, #192
0x1AB8	0x4C68    LDR	R4, [PC, #416]
0x1ABA	0x6824    LDR	R4, [R4, #0]
0x1ABC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x1ABE	0x202C    MOVS	R0, #44
0x1AC0	0x4C67    LDR	R4, [PC, #412]
0x1AC2	0x6824    LDR	R4, [R4, #0]
0x1AC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1AC6	0x20C2    MOVS	R0, #194
0x1AC8	0x4C64    LDR	R4, [PC, #400]
0x1ACA	0x6824    LDR	R4, [R4, #0]
0x1ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1ACE	0x2001    MOVS	R0, #1
0x1AD0	0x4C63    LDR	R4, [PC, #396]
0x1AD2	0x6824    LDR	R4, [R4, #0]
0x1AD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1AD6	0x20C3    MOVS	R0, #195
0x1AD8	0x4C60    LDR	R4, [PC, #384]
0x1ADA	0x6824    LDR	R4, [R4, #0]
0x1ADC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1ADE	0x200B    MOVS	R0, #11
0x1AE0	0x4C5F    LDR	R4, [PC, #380]
0x1AE2	0x6824    LDR	R4, [R4, #0]
0x1AE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1AE6	0x20C4    MOVS	R0, #196
0x1AE8	0x4C5C    LDR	R4, [PC, #368]
0x1AEA	0x6824    LDR	R4, [R4, #0]
0x1AEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1AEE	0x2027    MOVS	R0, #39
0x1AF0	0x4C5B    LDR	R4, [PC, #364]
0x1AF2	0x6824    LDR	R4, [R4, #0]
0x1AF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1AF6	0x20C6    MOVS	R0, #198
0x1AF8	0x4C58    LDR	R4, [PC, #352]
0x1AFA	0x6824    LDR	R4, [R4, #0]
0x1AFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1AFE	0x200F    MOVS	R0, #15
0x1B00	0x4C57    LDR	R4, [PC, #348]
0x1B02	0x6824    LDR	R4, [R4, #0]
0x1B04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1B06	0x20D0    MOVS	R0, #208
0x1B08	0x4C54    LDR	R4, [PC, #336]
0x1B0A	0x6824    LDR	R4, [R4, #0]
0x1B0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1B0E	0x20A4    MOVS	R0, #164
0x1B10	0x4C53    LDR	R4, [PC, #332]
0x1B12	0x6824    LDR	R4, [R4, #0]
0x1B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1B16	0x20A1    MOVS	R0, #161
0x1B18	0x4C51    LDR	R4, [PC, #324]
0x1B1A	0x6824    LDR	R4, [R4, #0]
0x1B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1B1E	0x20E0    MOVS	R0, #224
0x1B20	0x4C4E    LDR	R4, [PC, #312]
0x1B22	0x6824    LDR	R4, [R4, #0]
0x1B24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x1B26	0x20D0    MOVS	R0, #208
0x1B28	0x4C4D    LDR	R4, [PC, #308]
0x1B2A	0x6824    LDR	R4, [R4, #0]
0x1B2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1B2E	0x2006    MOVS	R0, #6
0x1B30	0x4C4B    LDR	R4, [PC, #300]
0x1B32	0x6824    LDR	R4, [R4, #0]
0x1B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x1B36	0x200B    MOVS	R0, #11
0x1B38	0x4C49    LDR	R4, [PC, #292]
0x1B3A	0x6824    LDR	R4, [R4, #0]
0x1B3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1B3E	0x2009    MOVS	R0, #9
0x1B40	0x4C47    LDR	R4, [PC, #284]
0x1B42	0x6824    LDR	R4, [R4, #0]
0x1B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x1B46	0x2008    MOVS	R0, #8
0x1B48	0x4C45    LDR	R4, [PC, #276]
0x1B4A	0x6824    LDR	R4, [R4, #0]
0x1B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1B4E	0x2030    MOVS	R0, #48
0x1B50	0x4C43    LDR	R4, [PC, #268]
0x1B52	0x6824    LDR	R4, [R4, #0]
0x1B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x1B56	0x2030    MOVS	R0, #48
0x1B58	0x4C41    LDR	R4, [PC, #260]
0x1B5A	0x6824    LDR	R4, [R4, #0]
0x1B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1B5E	0x205B    MOVS	R0, #91
0x1B60	0x4C3F    LDR	R4, [PC, #252]
0x1B62	0x6824    LDR	R4, [R4, #0]
0x1B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x1B66	0x204B    MOVS	R0, #75
0x1B68	0x4C3D    LDR	R4, [PC, #244]
0x1B6A	0x6824    LDR	R4, [R4, #0]
0x1B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x1B6E	0x2018    MOVS	R0, #24
0x1B70	0x4C3B    LDR	R4, [PC, #236]
0x1B72	0x6824    LDR	R4, [R4, #0]
0x1B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x1B76	0x2014    MOVS	R0, #20
0x1B78	0x4C39    LDR	R4, [PC, #228]
0x1B7A	0x6824    LDR	R4, [R4, #0]
0x1B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x1B7E	0x2014    MOVS	R0, #20
0x1B80	0x4C37    LDR	R4, [PC, #220]
0x1B82	0x6824    LDR	R4, [R4, #0]
0x1B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x1B86	0x202C    MOVS	R0, #44
0x1B88	0x4C35    LDR	R4, [PC, #212]
0x1B8A	0x6824    LDR	R4, [R4, #0]
0x1B8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x1B8E	0x2032    MOVS	R0, #50
0x1B90	0x4C33    LDR	R4, [PC, #204]
0x1B92	0x6824    LDR	R4, [R4, #0]
0x1B94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x1B96	0x20E1    MOVS	R0, #225
0x1B98	0x4C30    LDR	R4, [PC, #192]
0x1B9A	0x6824    LDR	R4, [R4, #0]
0x1B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x1B9E	0x20D0    MOVS	R0, #208
0x1BA0	0x4C2F    LDR	R4, [PC, #188]
0x1BA2	0x6824    LDR	R4, [R4, #0]
0x1BA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1BA6	0x2005    MOVS	R0, #5
0x1BA8	0x4C2D    LDR	R4, [PC, #180]
0x1BAA	0x6824    LDR	R4, [R4, #0]
0x1BAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x1BAE	0x200A    MOVS	R0, #10
0x1BB0	0x4C2B    LDR	R4, [PC, #172]
0x1BB2	0x6824    LDR	R4, [R4, #0]
0x1BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x1BB6	0x200A    MOVS	R0, #10
0x1BB8	0x4C29    LDR	R4, [PC, #164]
0x1BBA	0x6824    LDR	R4, [R4, #0]
0x1BBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x1BBE	0x2007    MOVS	R0, #7
0x1BC0	0x4C27    LDR	R4, [PC, #156]
0x1BC2	0x6824    LDR	R4, [R4, #0]
0x1BC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x1BC6	0x2028    MOVS	R0, #40
0x1BC8	0x4C25    LDR	R4, [PC, #148]
0x1BCA	0x6824    LDR	R4, [R4, #0]
0x1BCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x1BCE	0x2032    MOVS	R0, #50
0x1BD0	0x4C23    LDR	R4, [PC, #140]
0x1BD2	0x6824    LDR	R4, [R4, #0]
0x1BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x1BD6	0x202C    MOVS	R0, #44
0x1BD8	0x4C21    LDR	R4, [PC, #132]
0x1BDA	0x6824    LDR	R4, [R4, #0]
0x1BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x1BDE	0x2049    MOVS	R0, #73
0x1BE0	0x4C1F    LDR	R4, [PC, #124]
0x1BE2	0x6824    LDR	R4, [R4, #0]
0x1BE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1BE6	0x2018    MOVS	R0, #24
0x1BE8	0x4C1D    LDR	R4, [PC, #116]
0x1BEA	0x6824    LDR	R4, [R4, #0]
0x1BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x1BEE	0x2013    MOVS	R0, #19
0x1BF0	0x4C1B    LDR	R4, [PC, #108]
0x1BF2	0x6824    LDR	R4, [R4, #0]
0x1BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1BF6	0x2013    MOVS	R0, #19
0x1BF8	0x4C19    LDR	R4, [PC, #100]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x1BFE	0x202C    MOVS	R0, #44
0x1C00	0x4C17    LDR	R4, [PC, #92]
0x1C02	0x6824    LDR	R4, [R4, #0]
0x1C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1C06	0x2033    MOVS	R0, #51
0x1C08	0x4C15    LDR	R4, [PC, #84]
0x1C0A	0x6824    LDR	R4, [R4, #0]
0x1C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x1C0E	0x2021    MOVS	R0, #33
0x1C10	0x4C12    LDR	R4, [PC, #72]
0x1C12	0x6824    LDR	R4, [R4, #0]
0x1C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1C16	0x202A    MOVS	R0, #42
0x1C18	0x4C10    LDR	R4, [PC, #64]
0x1C1A	0x6824    LDR	R4, [R4, #0]
0x1C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x1C1E	0x2000    MOVS	R0, #0
0x1C20	0x4C0F    LDR	R4, [PC, #60]
0x1C22	0x6824    LDR	R4, [R4, #0]
0x1C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x1C26	0x2000    MOVS	R0, #0
0x1C28	0x4C0D    LDR	R4, [PC, #52]
0x1C2A	0x6824    LDR	R4, [R4, #0]
0x1C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x1C2E	0x480D    LDR	R0, [PC, #52]
0x1C30	0x8800    LDRH	R0, [R0, #0]
0x1C32	0x0A04    LSRS	R4, R0, #8
0x1C34	0xB2E0    UXTB	R0, R4
0x1C36	0x4C0A    LDR	R4, [PC, #40]
0x1C38	0x6824    LDR	R4, [R4, #0]
0x1C3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x1C3C	0x4809    LDR	R0, [PC, #36]
0x1C3E	0x8804    LDRH	R4, [R0, #0]
0x1C40	0xB2E0    UXTB	R0, R4
0x1C42	0x4C07    LDR	R4, [PC, #28]
0x1C44	0x6824    LDR	R4, [R4, #0]
0x1C46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x1C48	0x202B    MOVS	R0, #43
0x1C4A	0x4C04    LDR	R4, [PC, #16]
0x1C4C	0x6824    LDR	R4, [R4, #0]
0x1C4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1C50	0x2000    MOVS	R0, #0
0x1C52	0xE009    B	#18
0x1C54	0x02A04242  	TFT_RST+0
0x1C58	0x02BC4242  	TFT_CS+0
0x1C5C	0x00342000  	_TFT_Set_Index_Ptr+0
0x1C60	0x00382000  	_TFT_Write_Command_Ptr+0
0x1C64	0x001E2000  	_TFT_DISP_WIDTH+0
0x1C68	0x4C22    LDR	R4, [PC, #136]
0x1C6A	0x6824    LDR	R4, [R4, #0]
0x1C6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x1C6E	0x2000    MOVS	R0, #0
0x1C70	0x4C20    LDR	R4, [PC, #128]
0x1C72	0x6824    LDR	R4, [R4, #0]
0x1C74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x1C76	0x4820    LDR	R0, [PC, #128]
0x1C78	0x8800    LDRH	R0, [R0, #0]
0x1C7A	0x0A04    LSRS	R4, R0, #8
0x1C7C	0xB2E0    UXTB	R0, R4
0x1C7E	0x4C1D    LDR	R4, [PC, #116]
0x1C80	0x6824    LDR	R4, [R4, #0]
0x1C82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x1C84	0x481C    LDR	R0, [PC, #112]
0x1C86	0x8804    LDRH	R4, [R0, #0]
0x1C88	0xB2E0    UXTB	R0, R4
0x1C8A	0x4C1A    LDR	R4, [PC, #104]
0x1C8C	0x6824    LDR	R4, [R4, #0]
0x1C8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1C90	0x2036    MOVS	R0, #54
0x1C92	0x4C1A    LDR	R4, [PC, #104]
0x1C94	0x6824    LDR	R4, [R4, #0]
0x1C96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x1C98	0x4819    LDR	R0, [PC, #100]
0x1C9A	0x7800    LDRB	R0, [R0, #0]
0x1C9C	0x285A    CMP	R0, #90
0x1C9E	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x1CA0	0xF7FEFD8A  BL	_Is_TFT_Rotated_180+0
0x1CA4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x1CA6	0x20C0    MOVS	R0, #192
0x1CA8	0x4C12    LDR	R4, [PC, #72]
0x1CAA	0x6824    LDR	R4, [R4, #0]
0x1CAC	0x47A0    BLX	R4
0x1CAE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x1CB0	0x2000    MOVS	R0, #0
0x1CB2	0x4C10    LDR	R4, [PC, #64]
0x1CB4	0x6824    LDR	R4, [R4, #0]
0x1CB6	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x1CB8	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x1CBA	0xF7FEFD7D  BL	_Is_TFT_Rotated_180+0
0x1CBE	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x1CC0	0x20A0    MOVS	R0, #160
0x1CC2	0x4C0C    LDR	R4, [PC, #48]
0x1CC4	0x6824    LDR	R4, [R4, #0]
0x1CC6	0x47A0    BLX	R4
0x1CC8	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x1CCA	0x2060    MOVS	R0, #96
0x1CCC	0x4C09    LDR	R4, [PC, #36]
0x1CCE	0x6824    LDR	R4, [R4, #0]
0x1CD0	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x1CD2	0x2029    MOVS	R0, #41
0x1CD4	0x4C09    LDR	R4, [PC, #36]
0x1CD6	0x6824    LDR	R4, [R4, #0]
0x1CD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x1CDA	0x202C    MOVS	R0, #44
0x1CDC	0x4C07    LDR	R4, [PC, #28]
0x1CDE	0x6824    LDR	R4, [R4, #0]
0x1CE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1CE2	0x2101    MOVS	R1, #1
0x1CE4	0xB249    SXTB	R1, R1
0x1CE6	0x4807    LDR	R0, [PC, #28]
0x1CE8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x1CEA	0xF8DDE000  LDR	LR, [SP, #0]
0x1CEE	0xB001    ADD	SP, SP, #4
0x1CF0	0x4770    BX	LR
0x1CF2	0xBF00    NOP
0x1CF4	0x00382000  	_TFT_Write_Command_Ptr+0
0x1CF8	0x00242000  	_TFT_DISP_HEIGHT+0
0x1CFC	0x00342000  	_TFT_Set_Index_Ptr+0
0x1D00	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1D04	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0838	0xF24D0753  MOVW	R7, #53331
0x083C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0840	0x1E7F    SUBS	R7, R7, #1
0x0842	0xD1FD    BNE	L_Delay_10ms22
0x0844	0xBF00    NOP
0x0846	0xBF00    NOP
0x0848	0xBF00    NOP
0x084A	0xBF00    NOP
0x084C	0xBF00    NOP
0x084E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0850	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x07E0	0xF2423753  MOVW	R7, #9043
0x07E4	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x07E8	0x1E7F    SUBS	R7, R7, #1
0x07EA	0xD1FD    BNE	L_Delay_100ms20
0x07EC	0xBF00    NOP
0x07EE	0xBF00    NOP
0x07F0	0xBF00    NOP
0x07F2	0xBF00    NOP
0x07F4	0xBF00    NOP
0x07F6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x07F8	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x07B8	0x4801    LDR	R0, [PC, #4]
0x07BA	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x07BC	0x4770    BX	LR
0x07BE	0xBF00    NOP
0x07C0	0x00082000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1EC8	0xB081    SUB	SP, SP, #4
0x1ECA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x1ECE	0xF7FEFC11  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x1ED2	0xF7FEFC85  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1ED6	0x2101    MOVS	R1, #1
0x1ED8	0xB249    SXTB	R1, R1
0x1EDA	0x4895    LDR	R0, [PC, #596]
0x1EDC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x1EDE	0xF7FEFC7F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x1EE2	0xF7FEFC7D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1EE6	0x2100    MOVS	R1, #0
0x1EE8	0xB249    SXTB	R1, R1
0x1EEA	0x4892    LDR	R0, [PC, #584]
0x1EEC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x1EEE	0x2001    MOVS	R0, #1
0x1EF0	0x4C91    LDR	R4, [PC, #580]
0x1EF2	0x6824    LDR	R4, [R4, #0]
0x1EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1EF6	0xF7FEFC67  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x1EFA	0x2028    MOVS	R0, #40
0x1EFC	0x4C8E    LDR	R4, [PC, #568]
0x1EFE	0x6824    LDR	R4, [R4, #0]
0x1F00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x1F02	0x20CF    MOVS	R0, #207
0x1F04	0x4C8C    LDR	R4, [PC, #560]
0x1F06	0x6824    LDR	R4, [R4, #0]
0x1F08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x1F0A	0x2000    MOVS	R0, #0
0x1F0C	0x4C8B    LDR	R4, [PC, #556]
0x1F0E	0x6824    LDR	R4, [R4, #0]
0x1F10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x1F12	0x2083    MOVS	R0, #131
0x1F14	0x4C89    LDR	R4, [PC, #548]
0x1F16	0x6824    LDR	R4, [R4, #0]
0x1F18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x1F1A	0x2030    MOVS	R0, #48
0x1F1C	0x4C87    LDR	R4, [PC, #540]
0x1F1E	0x6824    LDR	R4, [R4, #0]
0x1F20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x1F22	0x20ED    MOVS	R0, #237
0x1F24	0x4C84    LDR	R4, [PC, #528]
0x1F26	0x6824    LDR	R4, [R4, #0]
0x1F28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x1F2A	0x2064    MOVS	R0, #100
0x1F2C	0x4C83    LDR	R4, [PC, #524]
0x1F2E	0x6824    LDR	R4, [R4, #0]
0x1F30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x1F32	0x2003    MOVS	R0, #3
0x1F34	0x4C81    LDR	R4, [PC, #516]
0x1F36	0x6824    LDR	R4, [R4, #0]
0x1F38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x1F3A	0x2012    MOVS	R0, #18
0x1F3C	0x4C7F    LDR	R4, [PC, #508]
0x1F3E	0x6824    LDR	R4, [R4, #0]
0x1F40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x1F42	0x2081    MOVS	R0, #129
0x1F44	0x4C7D    LDR	R4, [PC, #500]
0x1F46	0x6824    LDR	R4, [R4, #0]
0x1F48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x1F4A	0x20E8    MOVS	R0, #232
0x1F4C	0x4C7A    LDR	R4, [PC, #488]
0x1F4E	0x6824    LDR	R4, [R4, #0]
0x1F50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x1F52	0x2085    MOVS	R0, #133
0x1F54	0x4C79    LDR	R4, [PC, #484]
0x1F56	0x6824    LDR	R4, [R4, #0]
0x1F58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x1F5A	0x2001    MOVS	R0, #1
0x1F5C	0x4C77    LDR	R4, [PC, #476]
0x1F5E	0x6824    LDR	R4, [R4, #0]
0x1F60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x1F62	0x2079    MOVS	R0, #121
0x1F64	0x4C75    LDR	R4, [PC, #468]
0x1F66	0x6824    LDR	R4, [R4, #0]
0x1F68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x1F6A	0x20CB    MOVS	R0, #203
0x1F6C	0x4C72    LDR	R4, [PC, #456]
0x1F6E	0x6824    LDR	R4, [R4, #0]
0x1F70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x1F72	0x2039    MOVS	R0, #57
0x1F74	0x4C71    LDR	R4, [PC, #452]
0x1F76	0x6824    LDR	R4, [R4, #0]
0x1F78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1F7A	0x202C    MOVS	R0, #44
0x1F7C	0x4C6F    LDR	R4, [PC, #444]
0x1F7E	0x6824    LDR	R4, [R4, #0]
0x1F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x1F82	0x2000    MOVS	R0, #0
0x1F84	0x4C6D    LDR	R4, [PC, #436]
0x1F86	0x6824    LDR	R4, [R4, #0]
0x1F88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1F8A	0x2034    MOVS	R0, #52
0x1F8C	0x4C6B    LDR	R4, [PC, #428]
0x1F8E	0x6824    LDR	R4, [R4, #0]
0x1F90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x1F92	0x2002    MOVS	R0, #2
0x1F94	0x4C69    LDR	R4, [PC, #420]
0x1F96	0x6824    LDR	R4, [R4, #0]
0x1F98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1F9A	0x20F7    MOVS	R0, #247
0x1F9C	0x4C66    LDR	R4, [PC, #408]
0x1F9E	0x6824    LDR	R4, [R4, #0]
0x1FA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x1FA2	0x2020    MOVS	R0, #32
0x1FA4	0x4C65    LDR	R4, [PC, #404]
0x1FA6	0x6824    LDR	R4, [R4, #0]
0x1FA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1FAA	0x20EA    MOVS	R0, #234
0x1FAC	0x4C62    LDR	R4, [PC, #392]
0x1FAE	0x6824    LDR	R4, [R4, #0]
0x1FB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x1FB2	0x2000    MOVS	R0, #0
0x1FB4	0x4C61    LDR	R4, [PC, #388]
0x1FB6	0x6824    LDR	R4, [R4, #0]
0x1FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1FBA	0x2000    MOVS	R0, #0
0x1FBC	0x4C5F    LDR	R4, [PC, #380]
0x1FBE	0x6824    LDR	R4, [R4, #0]
0x1FC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x1FC2	0x20C0    MOVS	R0, #192
0x1FC4	0x4C5C    LDR	R4, [PC, #368]
0x1FC6	0x6824    LDR	R4, [R4, #0]
0x1FC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1FCA	0x2026    MOVS	R0, #38
0x1FCC	0x4C5B    LDR	R4, [PC, #364]
0x1FCE	0x6824    LDR	R4, [R4, #0]
0x1FD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x1FD2	0x20C1    MOVS	R0, #193
0x1FD4	0x4C58    LDR	R4, [PC, #352]
0x1FD6	0x6824    LDR	R4, [R4, #0]
0x1FD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1FDA	0x2011    MOVS	R0, #17
0x1FDC	0x4C57    LDR	R4, [PC, #348]
0x1FDE	0x6824    LDR	R4, [R4, #0]
0x1FE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x1FE2	0x20C5    MOVS	R0, #197
0x1FE4	0x4C54    LDR	R4, [PC, #336]
0x1FE6	0x6824    LDR	R4, [R4, #0]
0x1FE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1FEA	0x2035    MOVS	R0, #53
0x1FEC	0x4C53    LDR	R4, [PC, #332]
0x1FEE	0x6824    LDR	R4, [R4, #0]
0x1FF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x1FF2	0x203E    MOVS	R0, #62
0x1FF4	0x4C51    LDR	R4, [PC, #324]
0x1FF6	0x6824    LDR	R4, [R4, #0]
0x1FF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1FFA	0x20C7    MOVS	R0, #199
0x1FFC	0x4C4E    LDR	R4, [PC, #312]
0x1FFE	0x6824    LDR	R4, [R4, #0]
0x2000	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x2002	0x20BE    MOVS	R0, #190
0x2004	0x4C4D    LDR	R4, [PC, #308]
0x2006	0x6824    LDR	R4, [R4, #0]
0x2008	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x200A	0x2036    MOVS	R0, #54
0x200C	0x4C4A    LDR	R4, [PC, #296]
0x200E	0x6824    LDR	R4, [R4, #0]
0x2010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x2012	0x484B    LDR	R0, [PC, #300]
0x2014	0x7800    LDRB	R0, [R0, #0]
0x2016	0x285A    CMP	R0, #90
0x2018	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x201A	0xF7FEFBCD  BL	_Is_TFT_Rotated_180+0
0x201E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x2020	0x2088    MOVS	R0, #136
0x2022	0x4C46    LDR	R4, [PC, #280]
0x2024	0x6824    LDR	R4, [R4, #0]
0x2026	0x47A0    BLX	R4
0x2028	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x202A	0x2048    MOVS	R0, #72
0x202C	0x4C43    LDR	R4, [PC, #268]
0x202E	0x6824    LDR	R4, [R4, #0]
0x2030	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x2032	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x2034	0xF7FEFBC0  BL	_Is_TFT_Rotated_180+0
0x2038	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x203A	0x20E8    MOVS	R0, #232
0x203C	0x4C3F    LDR	R4, [PC, #252]
0x203E	0x6824    LDR	R4, [R4, #0]
0x2040	0x47A0    BLX	R4
0x2042	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x2044	0x2028    MOVS	R0, #40
0x2046	0x4C3D    LDR	R4, [PC, #244]
0x2048	0x6824    LDR	R4, [R4, #0]
0x204A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x204C	0x203A    MOVS	R0, #58
0x204E	0x4C3A    LDR	R4, [PC, #232]
0x2050	0x6824    LDR	R4, [R4, #0]
0x2052	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x2054	0x2055    MOVS	R0, #85
0x2056	0x4C39    LDR	R4, [PC, #228]
0x2058	0x6824    LDR	R4, [R4, #0]
0x205A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x205C	0x20B1    MOVS	R0, #177
0x205E	0x4C36    LDR	R4, [PC, #216]
0x2060	0x6824    LDR	R4, [R4, #0]
0x2062	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x2064	0x2000    MOVS	R0, #0
0x2066	0x4C35    LDR	R4, [PC, #212]
0x2068	0x6824    LDR	R4, [R4, #0]
0x206A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x206C	0x201B    MOVS	R0, #27
0x206E	0x4C33    LDR	R4, [PC, #204]
0x2070	0x6824    LDR	R4, [R4, #0]
0x2072	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x2074	0x20F2    MOVS	R0, #242
0x2076	0x4C30    LDR	R4, [PC, #192]
0x2078	0x6824    LDR	R4, [R4, #0]
0x207A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x207C	0x2008    MOVS	R0, #8
0x207E	0x4C2F    LDR	R4, [PC, #188]
0x2080	0x6824    LDR	R4, [R4, #0]
0x2082	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x2084	0x2026    MOVS	R0, #38
0x2086	0x4C2C    LDR	R4, [PC, #176]
0x2088	0x6824    LDR	R4, [R4, #0]
0x208A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x208C	0x2001    MOVS	R0, #1
0x208E	0x4C2B    LDR	R4, [PC, #172]
0x2090	0x6824    LDR	R4, [R4, #0]
0x2092	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2094	0x20E0    MOVS	R0, #224
0x2096	0x4C28    LDR	R4, [PC, #160]
0x2098	0x6824    LDR	R4, [R4, #0]
0x209A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x209C	0x201F    MOVS	R0, #31
0x209E	0x4C27    LDR	R4, [PC, #156]
0x20A0	0x6824    LDR	R4, [R4, #0]
0x20A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x20A4	0x201A    MOVS	R0, #26
0x20A6	0x4C25    LDR	R4, [PC, #148]
0x20A8	0x6824    LDR	R4, [R4, #0]
0x20AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x20AC	0x2018    MOVS	R0, #24
0x20AE	0x4C23    LDR	R4, [PC, #140]
0x20B0	0x6824    LDR	R4, [R4, #0]
0x20B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x20B4	0x200A    MOVS	R0, #10
0x20B6	0x4C21    LDR	R4, [PC, #132]
0x20B8	0x6824    LDR	R4, [R4, #0]
0x20BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x20BC	0x200F    MOVS	R0, #15
0x20BE	0x4C1F    LDR	R4, [PC, #124]
0x20C0	0x6824    LDR	R4, [R4, #0]
0x20C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x20C4	0x2006    MOVS	R0, #6
0x20C6	0x4C1D    LDR	R4, [PC, #116]
0x20C8	0x6824    LDR	R4, [R4, #0]
0x20CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x20CC	0x2045    MOVS	R0, #69
0x20CE	0x4C1B    LDR	R4, [PC, #108]
0x20D0	0x6824    LDR	R4, [R4, #0]
0x20D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x20D4	0x2087    MOVS	R0, #135
0x20D6	0x4C19    LDR	R4, [PC, #100]
0x20D8	0x6824    LDR	R4, [R4, #0]
0x20DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x20DC	0x2032    MOVS	R0, #50
0x20DE	0x4C17    LDR	R4, [PC, #92]
0x20E0	0x6824    LDR	R4, [R4, #0]
0x20E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x20E4	0x200A    MOVS	R0, #10
0x20E6	0x4C15    LDR	R4, [PC, #84]
0x20E8	0x6824    LDR	R4, [R4, #0]
0x20EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x20EC	0x2007    MOVS	R0, #7
0x20EE	0x4C13    LDR	R4, [PC, #76]
0x20F0	0x6824    LDR	R4, [R4, #0]
0x20F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x20F4	0x2002    MOVS	R0, #2
0x20F6	0x4C11    LDR	R4, [PC, #68]
0x20F8	0x6824    LDR	R4, [R4, #0]
0x20FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x20FC	0x2007    MOVS	R0, #7
0x20FE	0x4C0F    LDR	R4, [PC, #60]
0x2100	0x6824    LDR	R4, [R4, #0]
0x2102	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x2104	0x2005    MOVS	R0, #5
0x2106	0x4C0D    LDR	R4, [PC, #52]
0x2108	0x6824    LDR	R4, [R4, #0]
0x210A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x210C	0x2000    MOVS	R0, #0
0x210E	0x4C0B    LDR	R4, [PC, #44]
0x2110	0x6824    LDR	R4, [R4, #0]
0x2112	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x2114	0x20E1    MOVS	R0, #225
0x2116	0x4C08    LDR	R4, [PC, #32]
0x2118	0x6824    LDR	R4, [R4, #0]
0x211A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x211C	0x2000    MOVS	R0, #0
0x211E	0x4C07    LDR	R4, [PC, #28]
0x2120	0x6824    LDR	R4, [R4, #0]
0x2122	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x2124	0x2025    MOVS	R0, #37
0x2126	0x4C05    LDR	R4, [PC, #20]
0x2128	0x6824    LDR	R4, [R4, #0]
0x212A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x212C	0x2027    MOVS	R0, #39
0x212E	0xE009    B	#18
0x2130	0x02A04242  	TFT_RST+0
0x2134	0x02BC4242  	TFT_CS+0
0x2138	0x00342000  	_TFT_Set_Index_Ptr+0
0x213C	0x00382000  	_TFT_Write_Command_Ptr+0
0x2140	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2144	0x4C4F    LDR	R4, [PC, #316]
0x2146	0x6824    LDR	R4, [R4, #0]
0x2148	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x214A	0x2005    MOVS	R0, #5
0x214C	0x4C4D    LDR	R4, [PC, #308]
0x214E	0x6824    LDR	R4, [R4, #0]
0x2150	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x2152	0x2010    MOVS	R0, #16
0x2154	0x4C4B    LDR	R4, [PC, #300]
0x2156	0x6824    LDR	R4, [R4, #0]
0x2158	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x215A	0x2009    MOVS	R0, #9
0x215C	0x4C49    LDR	R4, [PC, #292]
0x215E	0x6824    LDR	R4, [R4, #0]
0x2160	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x2162	0x203A    MOVS	R0, #58
0x2164	0x4C47    LDR	R4, [PC, #284]
0x2166	0x6824    LDR	R4, [R4, #0]
0x2168	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x216A	0x2078    MOVS	R0, #120
0x216C	0x4C45    LDR	R4, [PC, #276]
0x216E	0x6824    LDR	R4, [R4, #0]
0x2170	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x2172	0x204D    MOVS	R0, #77
0x2174	0x4C43    LDR	R4, [PC, #268]
0x2176	0x6824    LDR	R4, [R4, #0]
0x2178	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x217A	0x2005    MOVS	R0, #5
0x217C	0x4C41    LDR	R4, [PC, #260]
0x217E	0x6824    LDR	R4, [R4, #0]
0x2180	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x2182	0x2018    MOVS	R0, #24
0x2184	0x4C3F    LDR	R4, [PC, #252]
0x2186	0x6824    LDR	R4, [R4, #0]
0x2188	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x218A	0x200D    MOVS	R0, #13
0x218C	0x4C3D    LDR	R4, [PC, #244]
0x218E	0x6824    LDR	R4, [R4, #0]
0x2190	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x2192	0x2038    MOVS	R0, #56
0x2194	0x4C3B    LDR	R4, [PC, #236]
0x2196	0x6824    LDR	R4, [R4, #0]
0x2198	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x219A	0x203A    MOVS	R0, #58
0x219C	0x4C39    LDR	R4, [PC, #228]
0x219E	0x6824    LDR	R4, [R4, #0]
0x21A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x21A2	0x201F    MOVS	R0, #31
0x21A4	0x4C37    LDR	R4, [PC, #220]
0x21A6	0x6824    LDR	R4, [R4, #0]
0x21A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x21AA	0x202A    MOVS	R0, #42
0x21AC	0x4C36    LDR	R4, [PC, #216]
0x21AE	0x6824    LDR	R4, [R4, #0]
0x21B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x21B2	0x2000    MOVS	R0, #0
0x21B4	0x4C33    LDR	R4, [PC, #204]
0x21B6	0x6824    LDR	R4, [R4, #0]
0x21B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x21BA	0x2000    MOVS	R0, #0
0x21BC	0x4C31    LDR	R4, [PC, #196]
0x21BE	0x6824    LDR	R4, [R4, #0]
0x21C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x21C2	0x4832    LDR	R0, [PC, #200]
0x21C4	0x8800    LDRH	R0, [R0, #0]
0x21C6	0x1E40    SUBS	R0, R0, #1
0x21C8	0xB280    UXTH	R0, R0
0x21CA	0x0A04    LSRS	R4, R0, #8
0x21CC	0xB2E0    UXTB	R0, R4
0x21CE	0x4C2D    LDR	R4, [PC, #180]
0x21D0	0x6824    LDR	R4, [R4, #0]
0x21D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x21D4	0x482D    LDR	R0, [PC, #180]
0x21D6	0x8800    LDRH	R0, [R0, #0]
0x21D8	0x1E44    SUBS	R4, R0, #1
0x21DA	0xB2E0    UXTB	R0, R4
0x21DC	0x4C29    LDR	R4, [PC, #164]
0x21DE	0x6824    LDR	R4, [R4, #0]
0x21E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x21E2	0x202B    MOVS	R0, #43
0x21E4	0x4C28    LDR	R4, [PC, #160]
0x21E6	0x6824    LDR	R4, [R4, #0]
0x21E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x21EA	0x2000    MOVS	R0, #0
0x21EC	0x4C25    LDR	R4, [PC, #148]
0x21EE	0x6824    LDR	R4, [R4, #0]
0x21F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x21F2	0x2000    MOVS	R0, #0
0x21F4	0x4C23    LDR	R4, [PC, #140]
0x21F6	0x6824    LDR	R4, [R4, #0]
0x21F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x21FA	0x4825    LDR	R0, [PC, #148]
0x21FC	0x8800    LDRH	R0, [R0, #0]
0x21FE	0x1E40    SUBS	R0, R0, #1
0x2200	0xB280    UXTH	R0, R0
0x2202	0x0A04    LSRS	R4, R0, #8
0x2204	0xB2E0    UXTB	R0, R4
0x2206	0x4C1F    LDR	R4, [PC, #124]
0x2208	0x6824    LDR	R4, [R4, #0]
0x220A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x220C	0x4820    LDR	R0, [PC, #128]
0x220E	0x8800    LDRH	R0, [R0, #0]
0x2210	0x1E44    SUBS	R4, R0, #1
0x2212	0xB2E0    UXTB	R0, R4
0x2214	0x4C1B    LDR	R4, [PC, #108]
0x2216	0x6824    LDR	R4, [R4, #0]
0x2218	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x221A	0x20B7    MOVS	R0, #183
0x221C	0x4C1A    LDR	R4, [PC, #104]
0x221E	0x6824    LDR	R4, [R4, #0]
0x2220	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x2222	0x2007    MOVS	R0, #7
0x2224	0x4C17    LDR	R4, [PC, #92]
0x2226	0x6824    LDR	R4, [R4, #0]
0x2228	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x222A	0x20B6    MOVS	R0, #182
0x222C	0x4C16    LDR	R4, [PC, #88]
0x222E	0x6824    LDR	R4, [R4, #0]
0x2230	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x2232	0x200A    MOVS	R0, #10
0x2234	0x4C13    LDR	R4, [PC, #76]
0x2236	0x6824    LDR	R4, [R4, #0]
0x2238	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x223A	0x2082    MOVS	R0, #130
0x223C	0x4C11    LDR	R4, [PC, #68]
0x223E	0x6824    LDR	R4, [R4, #0]
0x2240	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x2242	0x2027    MOVS	R0, #39
0x2244	0x4C0F    LDR	R4, [PC, #60]
0x2246	0x6824    LDR	R4, [R4, #0]
0x2248	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x224A	0x2000    MOVS	R0, #0
0x224C	0x4C0D    LDR	R4, [PC, #52]
0x224E	0x6824    LDR	R4, [R4, #0]
0x2250	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x2252	0x2011    MOVS	R0, #17
0x2254	0x4C0C    LDR	R4, [PC, #48]
0x2256	0x6824    LDR	R4, [R4, #0]
0x2258	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x225A	0xF7FEFAC1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x225E	0x2029    MOVS	R0, #41
0x2260	0x4C09    LDR	R4, [PC, #36]
0x2262	0x6824    LDR	R4, [R4, #0]
0x2264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x2266	0xF7FEFABB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x226A	0x202C    MOVS	R0, #44
0x226C	0x4C06    LDR	R4, [PC, #24]
0x226E	0x6824    LDR	R4, [R4, #0]
0x2270	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x2272	0x2101    MOVS	R1, #1
0x2274	0xB249    SXTB	R1, R1
0x2276	0x4807    LDR	R0, [PC, #28]
0x2278	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x227A	0xF8DDE000  LDR	LR, [SP, #0]
0x227E	0xB001    ADD	SP, SP, #4
0x2280	0x4770    BX	LR
0x2282	0xBF00    NOP
0x2284	0x00382000  	_TFT_Write_Command_Ptr+0
0x2288	0x00342000  	_TFT_Set_Index_Ptr+0
0x228C	0x001E2000  	_TFT_DISP_WIDTH+0
0x2290	0x00242000  	_TFT_DISP_HEIGHT+0
0x2294	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x07C8	0xF6460729  MOVW	R7, #26665
0x07CC	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x07D0	0x1E7F    SUBS	R7, R7, #1
0x07D2	0xD1FD    BNE	L_Delay_5ms16
0x07D4	0xBF00    NOP
0x07D6	0xBF00    NOP
0x07D8	0xBF00    NOP
0x07DA	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x07DC	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x2524	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x2526	0x2100    MOVS	R1, #0
0x2528	0x4804    LDR	R0, [PC, #16]
0x252A	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x252C	0x2100    MOVS	R1, #0
0x252E	0x4804    LDR	R0, [PC, #16]
0x2530	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x2532	0x2100    MOVS	R1, #0
0x2534	0x4803    LDR	R0, [PC, #12]
0x2536	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x2538	0xB001    ADD	SP, SP, #4
0x253A	0x4770    BX	LR
0x253C	0x00022000  	__Lib_TFT_Ptr_Set+0
0x2540	0x00012000  	__Lib_TFT___no_acceleration+0
0x2544	0x00042000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x2548	0xB084    SUB	SP, SP, #16
0x254A	0xF8CDE000  STR	LR, [SP, #0]
0x254E	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x2552	0x2200    MOVS	R2, #0
0x2554	0xB252    SXTB	R2, R2
0x2556	0x491A    LDR	R1, [PC, #104]
0x2558	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x255A	0xF7FEFF1D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x255E	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2560	0x4918    LDR	R1, [PC, #96]
0x2562	0x8809    LDRH	R1, [R1, #0]
0x2564	0x1E4C    SUBS	R4, R1, #1
0x2566	0x4918    LDR	R1, [PC, #96]
0x2568	0x8809    LDRH	R1, [R1, #0]
0x256A	0x1E49    SUBS	R1, R1, #1
0x256C	0xB2A3    UXTH	R3, R4
0x256E	0xB28A    UXTH	R2, R1
0x2570	0x2100    MOVS	R1, #0
0x2572	0x2000    MOVS	R0, #0
0x2574	0x4C15    LDR	R4, [PC, #84]
0x2576	0x6824    LDR	R4, [R4, #0]
0x2578	0x47A0    BLX	R4
0x257A	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x257C	0x2100    MOVS	R1, #0
0x257E	0x2000    MOVS	R0, #0
0x2580	0x4C13    LDR	R4, [PC, #76]
0x2582	0x6824    LDR	R4, [R4, #0]
0x2584	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x2586	0x4910    LDR	R1, [PC, #64]
0x2588	0x880A    LDRH	R2, [R1, #0]
0x258A	0x490E    LDR	R1, [PC, #56]
0x258C	0x8809    LDRH	R1, [R1, #0]
0x258E	0x4351    MULS	R1, R2, R1
0x2590	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2592	0x2100    MOVS	R1, #0
0x2594	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2596	0x9A02    LDR	R2, [SP, #8]
0x2598	0x9901    LDR	R1, [SP, #4]
0x259A	0x4291    CMP	R1, R2
0x259C	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x259E	0xF8BD000C  LDRH	R0, [SP, #12]
0x25A2	0x4C0C    LDR	R4, [PC, #48]
0x25A4	0x6824    LDR	R4, [R4, #0]
0x25A6	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x25A8	0x9901    LDR	R1, [SP, #4]
0x25AA	0x1C49    ADDS	R1, R1, #1
0x25AC	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x25AE	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x25B0	0x2201    MOVS	R2, #1
0x25B2	0xB252    SXTB	R2, R2
0x25B4	0x4902    LDR	R1, [PC, #8]
0x25B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x25B8	0xF8DDE000  LDR	LR, [SP, #0]
0x25BC	0xB004    ADD	SP, SP, #16
0x25BE	0x4770    BX	LR
0x25C0	0x02BC4242  	TFT_CS+0
0x25C4	0x00242000  	_TFT_DISP_HEIGHT+0
0x25C8	0x001E2000  	_TFT_DISP_WIDTH+0
0x25CC	0x00202000  	_TFT_SSD1963_Set_Address_Ptr+0
0x25D0	0x00282000  	_TFT_Set_Address_Ptr+0
0x25D4	0x002C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1D80	0xB083    SUB	SP, SP, #12
0x1D82	0xF8CDE000  STR	LR, [SP, #0]
0x1D86	0xB29E    UXTH	R6, R3
0x1D88	0xB293    UXTH	R3, R2
0x1D8A	0xB28A    UXTH	R2, R1
0x1D8C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1D8E	0x4C49    LDR	R4, [PC, #292]
0x1D90	0x8824    LDRH	R4, [R4, #0]
0x1D92	0xF5B47FF0  CMP	R4, #480
0x1D96	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x1D98	0x4C47    LDR	R4, [PC, #284]
0x1D9A	0x8824    LDRH	R4, [R4, #0]
0x1D9C	0xF5B47FF0  CMP	R4, #480
0x1DA0	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x1DA2	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1DA4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1DA8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1DAC	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1DAE	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1DB2	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1DB6	0x4C41    LDR	R4, [PC, #260]
0x1DB8	0x7824    LDRB	R4, [R4, #0]
0x1DBA	0x2C5A    CMP	R4, #90
0x1DBC	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x1DBE	0xF7FEFCFB  BL	_Is_TFT_Rotated_180+0
0x1DC2	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x1DC4	0xF1A80501  SUB	R5, R8, #1
0x1DC8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1DCA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1DCC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x1DD0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1DD2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x1DD6	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x1DDA	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x1DDE	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1DE0	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x1DE4	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x1DE8	0x1E7D    SUBS	R5, R7, #1
0x1DEA	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1DEC	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1DEE	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x1DF2	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1DF4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x1DF8	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1DFA	0xF7FEFCDD  BL	_Is_TFT_Rotated_180+0
0x1DFE	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x1E00	0xF1A80501  SUB	R5, R8, #1
0x1E04	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1E06	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1E08	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1E0C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1E0E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x1E12	0x1E7D    SUBS	R5, R7, #1
0x1E14	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1E16	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1E18	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1E1C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1E1E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x1E22	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1E24	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1E28	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1E2C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x1E30	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1E34	0x202A    MOVS	R0, #42
0x1E36	0x4C22    LDR	R4, [PC, #136]
0x1E38	0x6824    LDR	R4, [R4, #0]
0x1E3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1E3C	0xF8BD4004  LDRH	R4, [SP, #4]
0x1E40	0x0A24    LSRS	R4, R4, #8
0x1E42	0xB2E0    UXTB	R0, R4
0x1E44	0x4C1F    LDR	R4, [PC, #124]
0x1E46	0x6824    LDR	R4, [R4, #0]
0x1E48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1E4A	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E4E	0x4C1D    LDR	R4, [PC, #116]
0x1E50	0x6824    LDR	R4, [R4, #0]
0x1E52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1E54	0xF8BD4006  LDRH	R4, [SP, #6]
0x1E58	0x0A24    LSRS	R4, R4, #8
0x1E5A	0xB2E0    UXTB	R0, R4
0x1E5C	0x4C19    LDR	R4, [PC, #100]
0x1E5E	0x6824    LDR	R4, [R4, #0]
0x1E60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x1E62	0xF8BD0006  LDRH	R0, [SP, #6]
0x1E66	0x4C17    LDR	R4, [PC, #92]
0x1E68	0x6824    LDR	R4, [R4, #0]
0x1E6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1E6C	0x202B    MOVS	R0, #43
0x1E6E	0x4C14    LDR	R4, [PC, #80]
0x1E70	0x6824    LDR	R4, [R4, #0]
0x1E72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1E74	0xF8BD4008  LDRH	R4, [SP, #8]
0x1E78	0x0A24    LSRS	R4, R4, #8
0x1E7A	0xB2E0    UXTB	R0, R4
0x1E7C	0x4C11    LDR	R4, [PC, #68]
0x1E7E	0x6824    LDR	R4, [R4, #0]
0x1E80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x1E82	0xF8BD0008  LDRH	R0, [SP, #8]
0x1E86	0x4C0F    LDR	R4, [PC, #60]
0x1E88	0x6824    LDR	R4, [R4, #0]
0x1E8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1E8C	0xF8BD400A  LDRH	R4, [SP, #10]
0x1E90	0x0A24    LSRS	R4, R4, #8
0x1E92	0xB2E0    UXTB	R0, R4
0x1E94	0x4C0B    LDR	R4, [PC, #44]
0x1E96	0x6824    LDR	R4, [R4, #0]
0x1E98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1E9A	0xF8BD000A  LDRH	R0, [SP, #10]
0x1E9E	0x4C09    LDR	R4, [PC, #36]
0x1EA0	0x6824    LDR	R4, [R4, #0]
0x1EA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1EA4	0x202C    MOVS	R0, #44
0x1EA6	0x4C06    LDR	R4, [PC, #24]
0x1EA8	0x6824    LDR	R4, [R4, #0]
0x1EAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1EAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1EB0	0xB003    ADD	SP, SP, #12
0x1EB2	0x4770    BX	LR
0x1EB4	0x001E2000  	_TFT_DISP_WIDTH+0
0x1EB8	0x00242000  	_TFT_DISP_HEIGHT+0
0x1EBC	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1EC0	0x00342000  	_TFT_Set_Index_Ptr+0
0x1EC4	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1D08	0xB083    SUB	SP, SP, #12
0x1D0A	0xF8CDE000  STR	LR, [SP, #0]
0x1D0E	0xF8AD0004  STRH	R0, [SP, #4]
0x1D12	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x1D16	0x2002    MOVS	R0, #2
0x1D18	0x4C17    LDR	R4, [PC, #92]
0x1D1A	0x6824    LDR	R4, [R4, #0]
0x1D1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D1E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D22	0x0A14    LSRS	R4, R2, #8
0x1D24	0xB2E0    UXTB	R0, R4
0x1D26	0x4C15    LDR	R4, [PC, #84]
0x1D28	0x6824    LDR	R4, [R4, #0]
0x1D2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x1D2C	0x2003    MOVS	R0, #3
0x1D2E	0x4C12    LDR	R4, [PC, #72]
0x1D30	0x6824    LDR	R4, [R4, #0]
0x1D32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1D34	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D38	0x4C10    LDR	R4, [PC, #64]
0x1D3A	0x6824    LDR	R4, [R4, #0]
0x1D3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x1D3E	0x2006    MOVS	R0, #6
0x1D40	0x4C0D    LDR	R4, [PC, #52]
0x1D42	0x6824    LDR	R4, [R4, #0]
0x1D44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D46	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D4A	0x0A14    LSRS	R4, R2, #8
0x1D4C	0xB2E0    UXTB	R0, R4
0x1D4E	0x4C0B    LDR	R4, [PC, #44]
0x1D50	0x6824    LDR	R4, [R4, #0]
0x1D52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x1D54	0x2007    MOVS	R0, #7
0x1D56	0x4C08    LDR	R4, [PC, #32]
0x1D58	0x6824    LDR	R4, [R4, #0]
0x1D5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x1D5C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D60	0x4C06    LDR	R4, [PC, #24]
0x1D62	0x6824    LDR	R4, [R4, #0]
0x1D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x1D66	0x2022    MOVS	R0, #34
0x1D68	0x4C03    LDR	R4, [PC, #12]
0x1D6A	0x6824    LDR	R4, [R4, #0]
0x1D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x1D6E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D72	0xB003    ADD	SP, SP, #12
0x1D74	0x4770    BX	LR
0x1D76	0xBF00    NOP
0x1D78	0x00342000  	_TFT_Set_Index_Ptr+0
0x1D7C	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x2298	0xB083    SUB	SP, SP, #12
0x229A	0xF8CDE000  STR	LR, [SP, #0]
0x229E	0xF8AD0004  STRH	R0, [SP, #4]
0x22A2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x22A6	0x202A    MOVS	R0, #42
0x22A8	0x4C13    LDR	R4, [PC, #76]
0x22AA	0x6824    LDR	R4, [R4, #0]
0x22AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x22AE	0xF8BD2004  LDRH	R2, [SP, #4]
0x22B2	0x0A14    LSRS	R4, R2, #8
0x22B4	0xB2E0    UXTB	R0, R4
0x22B6	0x4C11    LDR	R4, [PC, #68]
0x22B8	0x6824    LDR	R4, [R4, #0]
0x22BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x22BC	0xF8BD0004  LDRH	R0, [SP, #4]
0x22C0	0x4C0E    LDR	R4, [PC, #56]
0x22C2	0x6824    LDR	R4, [R4, #0]
0x22C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x22C6	0x202B    MOVS	R0, #43
0x22C8	0x4C0B    LDR	R4, [PC, #44]
0x22CA	0x6824    LDR	R4, [R4, #0]
0x22CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x22CE	0xF8BD2008  LDRH	R2, [SP, #8]
0x22D2	0x0A14    LSRS	R4, R2, #8
0x22D4	0xB2E0    UXTB	R0, R4
0x22D6	0x4C09    LDR	R4, [PC, #36]
0x22D8	0x6824    LDR	R4, [R4, #0]
0x22DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x22DC	0xF8BD0008  LDRH	R0, [SP, #8]
0x22E0	0x4C06    LDR	R4, [PC, #24]
0x22E2	0x6824    LDR	R4, [R4, #0]
0x22E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x22E6	0x202C    MOVS	R0, #44
0x22E8	0x4C03    LDR	R4, [PC, #12]
0x22EA	0x6824    LDR	R4, [R4, #0]
0x22EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x22EE	0xF8DDE000  LDR	LR, [SP, #0]
0x22F2	0xB003    ADD	SP, SP, #12
0x22F4	0x4770    BX	LR
0x22F6	0xBF00    NOP
0x22F8	0x00342000  	_TFT_Set_Index_Ptr+0
0x22FC	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x17C8	0xB083    SUB	SP, SP, #12
0x17CA	0xF8CDE000  STR	LR, [SP, #0]
0x17CE	0xF8AD0004  STRH	R0, [SP, #4]
0x17D2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x17D6	0x4A2E    LDR	R2, [PC, #184]
0x17D8	0x7812    LDRB	R2, [R2, #0]
0x17DA	0x2A5A    CMP	R2, #90
0x17DC	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x17DE	0x2002    MOVS	R0, #2
0x17E0	0x4C2C    LDR	R4, [PC, #176]
0x17E2	0x6824    LDR	R4, [R4, #0]
0x17E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x17E6	0xF8BD2004  LDRH	R2, [SP, #4]
0x17EA	0x0A14    LSRS	R4, R2, #8
0x17EC	0xB2E0    UXTB	R0, R4
0x17EE	0x4C2A    LDR	R4, [PC, #168]
0x17F0	0x6824    LDR	R4, [R4, #0]
0x17F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x17F4	0x2003    MOVS	R0, #3
0x17F6	0x4C27    LDR	R4, [PC, #156]
0x17F8	0x6824    LDR	R4, [R4, #0]
0x17FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x17FC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1800	0x4C25    LDR	R4, [PC, #148]
0x1802	0x6824    LDR	R4, [R4, #0]
0x1804	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x1806	0x2006    MOVS	R0, #6
0x1808	0x4C22    LDR	R4, [PC, #136]
0x180A	0x6824    LDR	R4, [R4, #0]
0x180C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x180E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1812	0x0A14    LSRS	R4, R2, #8
0x1814	0xB2E0    UXTB	R0, R4
0x1816	0x4C20    LDR	R4, [PC, #128]
0x1818	0x6824    LDR	R4, [R4, #0]
0x181A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x181C	0x2007    MOVS	R0, #7
0x181E	0x4C1D    LDR	R4, [PC, #116]
0x1820	0x6824    LDR	R4, [R4, #0]
0x1822	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1824	0xF8BD0008  LDRH	R0, [SP, #8]
0x1828	0x4C1B    LDR	R4, [PC, #108]
0x182A	0x6824    LDR	R4, [R4, #0]
0x182C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x182E	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1830	0x2002    MOVS	R0, #2
0x1832	0x4C18    LDR	R4, [PC, #96]
0x1834	0x6824    LDR	R4, [R4, #0]
0x1836	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1838	0xF8BD2008  LDRH	R2, [SP, #8]
0x183C	0x0A14    LSRS	R4, R2, #8
0x183E	0xB2E0    UXTB	R0, R4
0x1840	0x4C15    LDR	R4, [PC, #84]
0x1842	0x6824    LDR	R4, [R4, #0]
0x1844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1846	0x2003    MOVS	R0, #3
0x1848	0x4C12    LDR	R4, [PC, #72]
0x184A	0x6824    LDR	R4, [R4, #0]
0x184C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x184E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1852	0x4C11    LDR	R4, [PC, #68]
0x1854	0x6824    LDR	R4, [R4, #0]
0x1856	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1858	0x2006    MOVS	R0, #6
0x185A	0x4C0E    LDR	R4, [PC, #56]
0x185C	0x6824    LDR	R4, [R4, #0]
0x185E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1860	0xF8BD2004  LDRH	R2, [SP, #4]
0x1864	0x0A14    LSRS	R4, R2, #8
0x1866	0xB2E0    UXTB	R0, R4
0x1868	0x4C0B    LDR	R4, [PC, #44]
0x186A	0x6824    LDR	R4, [R4, #0]
0x186C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x186E	0x2007    MOVS	R0, #7
0x1870	0x4C08    LDR	R4, [PC, #32]
0x1872	0x6824    LDR	R4, [R4, #0]
0x1874	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1876	0xF8BD0004  LDRH	R0, [SP, #4]
0x187A	0x4C07    LDR	R4, [PC, #28]
0x187C	0x6824    LDR	R4, [R4, #0]
0x187E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1880	0x2022    MOVS	R0, #34
0x1882	0x4C04    LDR	R4, [PC, #16]
0x1884	0x6824    LDR	R4, [R4, #0]
0x1886	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1888	0xF8DDE000  LDR	LR, [SP, #0]
0x188C	0xB003    ADD	SP, SP, #12
0x188E	0x4770    BX	LR
0x1890	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1894	0x00342000  	_TFT_Set_Index_Ptr+0
0x1898	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1200	0xB083    SUB	SP, SP, #12
0x1202	0xF8CDE000  STR	LR, [SP, #0]
0x1206	0xF8AD0004  STRH	R0, [SP, #4]
0x120A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x120E	0x202A    MOVS	R0, #42
0x1210	0x4C13    LDR	R4, [PC, #76]
0x1212	0x6824    LDR	R4, [R4, #0]
0x1214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x1216	0xF8BD2004  LDRH	R2, [SP, #4]
0x121A	0x0A14    LSRS	R4, R2, #8
0x121C	0xB2E0    UXTB	R0, R4
0x121E	0x4C11    LDR	R4, [PC, #68]
0x1220	0x6824    LDR	R4, [R4, #0]
0x1222	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1224	0xF8BD0004  LDRH	R0, [SP, #4]
0x1228	0x4C0E    LDR	R4, [PC, #56]
0x122A	0x6824    LDR	R4, [R4, #0]
0x122C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x122E	0x202B    MOVS	R0, #43
0x1230	0x4C0B    LDR	R4, [PC, #44]
0x1232	0x6824    LDR	R4, [R4, #0]
0x1234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x1236	0xF8BD2008  LDRH	R2, [SP, #8]
0x123A	0x0A14    LSRS	R4, R2, #8
0x123C	0xB2E0    UXTB	R0, R4
0x123E	0x4C09    LDR	R4, [PC, #36]
0x1240	0x6824    LDR	R4, [R4, #0]
0x1242	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1244	0xF8BD0008  LDRH	R0, [SP, #8]
0x1248	0x4C06    LDR	R4, [PC, #24]
0x124A	0x6824    LDR	R4, [R4, #0]
0x124C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x124E	0x202C    MOVS	R0, #44
0x1250	0x4C03    LDR	R4, [PC, #12]
0x1252	0x6824    LDR	R4, [R4, #0]
0x1254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x1256	0xF8DDE000  LDR	LR, [SP, #0]
0x125A	0xB003    ADD	SP, SP, #12
0x125C	0x4770    BX	LR
0x125E	0xBF00    NOP
0x1260	0x00342000  	_TFT_Set_Index_Ptr+0
0x1264	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1268	0xB083    SUB	SP, SP, #12
0x126A	0xF8CDE000  STR	LR, [SP, #0]
0x126E	0xF8AD0004  STRH	R0, [SP, #4]
0x1272	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x1276	0x202A    MOVS	R0, #42
0x1278	0x4C13    LDR	R4, [PC, #76]
0x127A	0x6824    LDR	R4, [R4, #0]
0x127C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x127E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1282	0x0A14    LSRS	R4, R2, #8
0x1284	0xB2E0    UXTB	R0, R4
0x1286	0x4C11    LDR	R4, [PC, #68]
0x1288	0x6824    LDR	R4, [R4, #0]
0x128A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x128C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1290	0x4C0E    LDR	R4, [PC, #56]
0x1292	0x6824    LDR	R4, [R4, #0]
0x1294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x1296	0x202B    MOVS	R0, #43
0x1298	0x4C0B    LDR	R4, [PC, #44]
0x129A	0x6824    LDR	R4, [R4, #0]
0x129C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x129E	0xF8BD2008  LDRH	R2, [SP, #8]
0x12A2	0x0A14    LSRS	R4, R2, #8
0x12A4	0xB2E0    UXTB	R0, R4
0x12A6	0x4C09    LDR	R4, [PC, #36]
0x12A8	0x6824    LDR	R4, [R4, #0]
0x12AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x12AC	0xF8BD0008  LDRH	R0, [SP, #8]
0x12B0	0x4C06    LDR	R4, [PC, #24]
0x12B2	0x6824    LDR	R4, [R4, #0]
0x12B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x12B6	0x202C    MOVS	R0, #44
0x12B8	0x4C03    LDR	R4, [PC, #12]
0x12BA	0x6824    LDR	R4, [R4, #0]
0x12BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x12BE	0xF8DDE000  LDR	LR, [SP, #0]
0x12C2	0xB003    ADD	SP, SP, #12
0x12C4	0x4770    BX	LR
0x12C6	0xBF00    NOP
0x12C8	0x00342000  	_TFT_Set_Index_Ptr+0
0x12CC	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x12D0	0xB083    SUB	SP, SP, #12
0x12D2	0xF8CDE000  STR	LR, [SP, #0]
0x12D6	0xF8AD0004  STRH	R0, [SP, #4]
0x12DA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x12DE	0x202A    MOVS	R0, #42
0x12E0	0x4C13    LDR	R4, [PC, #76]
0x12E2	0x6824    LDR	R4, [R4, #0]
0x12E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x12E6	0xF8BD2004  LDRH	R2, [SP, #4]
0x12EA	0x0A14    LSRS	R4, R2, #8
0x12EC	0xB2E0    UXTB	R0, R4
0x12EE	0x4C11    LDR	R4, [PC, #68]
0x12F0	0x6824    LDR	R4, [R4, #0]
0x12F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x12F4	0xF8BD0004  LDRH	R0, [SP, #4]
0x12F8	0x4C0E    LDR	R4, [PC, #56]
0x12FA	0x6824    LDR	R4, [R4, #0]
0x12FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x12FE	0x202B    MOVS	R0, #43
0x1300	0x4C0B    LDR	R4, [PC, #44]
0x1302	0x6824    LDR	R4, [R4, #0]
0x1304	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x1306	0xF8BD2008  LDRH	R2, [SP, #8]
0x130A	0x0A14    LSRS	R4, R2, #8
0x130C	0xB2E0    UXTB	R0, R4
0x130E	0x4C09    LDR	R4, [PC, #36]
0x1310	0x6824    LDR	R4, [R4, #0]
0x1312	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x1314	0xF8BD0008  LDRH	R0, [SP, #8]
0x1318	0x4C06    LDR	R4, [PC, #24]
0x131A	0x6824    LDR	R4, [R4, #0]
0x131C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x131E	0x202C    MOVS	R0, #44
0x1320	0x4C03    LDR	R4, [PC, #12]
0x1322	0x6824    LDR	R4, [R4, #0]
0x1324	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x1326	0xF8DDE000  LDR	LR, [SP, #0]
0x132A	0xB003    ADD	SP, SP, #12
0x132C	0x4770    BX	LR
0x132E	0xBF00    NOP
0x1330	0x00342000  	_TFT_Set_Index_Ptr+0
0x1334	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1138	0xB083    SUB	SP, SP, #12
0x113A	0xF8CDE000  STR	LR, [SP, #0]
0x113E	0xF8AD0004  STRH	R0, [SP, #4]
0x1142	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x1146	0x202A    MOVS	R0, #42
0x1148	0x4C13    LDR	R4, [PC, #76]
0x114A	0x6824    LDR	R4, [R4, #0]
0x114C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x114E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1152	0x0A14    LSRS	R4, R2, #8
0x1154	0xB2E0    UXTB	R0, R4
0x1156	0x4C11    LDR	R4, [PC, #68]
0x1158	0x6824    LDR	R4, [R4, #0]
0x115A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x115C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1160	0x4C0E    LDR	R4, [PC, #56]
0x1162	0x6824    LDR	R4, [R4, #0]
0x1164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x1166	0x202B    MOVS	R0, #43
0x1168	0x4C0B    LDR	R4, [PC, #44]
0x116A	0x6824    LDR	R4, [R4, #0]
0x116C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x116E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1172	0x0A14    LSRS	R4, R2, #8
0x1174	0xB2E0    UXTB	R0, R4
0x1176	0x4C09    LDR	R4, [PC, #36]
0x1178	0x6824    LDR	R4, [R4, #0]
0x117A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x117C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1180	0x4C06    LDR	R4, [PC, #24]
0x1182	0x6824    LDR	R4, [R4, #0]
0x1184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x1186	0x202C    MOVS	R0, #44
0x1188	0x4C03    LDR	R4, [PC, #12]
0x118A	0x6824    LDR	R4, [R4, #0]
0x118C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x118E	0xF8DDE000  LDR	LR, [SP, #0]
0x1192	0xB003    ADD	SP, SP, #12
0x1194	0x4770    BX	LR
0x1196	0xBF00    NOP
0x1198	0x00342000  	_TFT_Set_Index_Ptr+0
0x119C	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x11A0	0xB083    SUB	SP, SP, #12
0x11A2	0xF8CDE000  STR	LR, [SP, #0]
0x11A6	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x11AA	0x2201    MOVS	R2, #1
0x11AC	0xB252    SXTB	R2, R2
0x11AE	0x4912    LDR	R1, [PC, #72]
0x11B0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x11B2	0xA901    ADD	R1, SP, #4
0x11B4	0x9102    STR	R1, [SP, #8]
0x11B6	0x1C49    ADDS	R1, R1, #1
0x11B8	0x7809    LDRB	R1, [R1, #0]
0x11BA	0xB2C8    UXTB	R0, R1
0x11BC	0xF7FFF8AA  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x11C0	0x2200    MOVS	R2, #0
0x11C2	0xB252    SXTB	R2, R2
0x11C4	0x490D    LDR	R1, [PC, #52]
0x11C6	0x600A    STR	R2, [R1, #0]
0x11C8	0xBF00    NOP
0x11CA	0x2201    MOVS	R2, #1
0x11CC	0xB252    SXTB	R2, R2
0x11CE	0x490B    LDR	R1, [PC, #44]
0x11D0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x11D2	0x9902    LDR	R1, [SP, #8]
0x11D4	0x7809    LDRB	R1, [R1, #0]
0x11D6	0xB2C8    UXTB	R0, R1
0x11D8	0xF7FFF89C  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x11DC	0x2200    MOVS	R2, #0
0x11DE	0xB252    SXTB	R2, R2
0x11E0	0x4906    LDR	R1, [PC, #24]
0x11E2	0x600A    STR	R2, [R1, #0]
0x11E4	0xBF00    NOP
0x11E6	0x2201    MOVS	R2, #1
0x11E8	0xB252    SXTB	R2, R2
0x11EA	0x4904    LDR	R1, [PC, #16]
0x11EC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x11EE	0xF8DDE000  LDR	LR, [SP, #0]
0x11F2	0xB003    ADD	SP, SP, #12
0x11F4	0x4770    BX	LR
0x11F6	0xBF00    NOP
0x11F8	0x02B04242  	TFT_RS+0
0x11FC	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x13C0	0x2201    MOVS	R2, #1
0x13C2	0xB252    SXTB	R2, R2
0x13C4	0x4906    LDR	R1, [PC, #24]
0x13C6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x13C8	0x4906    LDR	R1, [PC, #24]
0x13CA	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x13CC	0x2200    MOVS	R2, #0
0x13CE	0xB252    SXTB	R2, R2
0x13D0	0x4905    LDR	R1, [PC, #20]
0x13D2	0x600A    STR	R2, [R1, #0]
0x13D4	0xBF00    NOP
0x13D6	0x2201    MOVS	R2, #1
0x13D8	0xB252    SXTB	R2, R2
0x13DA	0x4903    LDR	R1, [PC, #12]
0x13DC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x13DE	0x4770    BX	LR
0x13E0	0x02B04242  	TFT_RS+0
0x13E4	0x10144002  	TFT_DataPort+0
0x13E8	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1338	0xB081    SUB	SP, SP, #4
0x133A	0xF8CDE000  STR	LR, [SP, #0]
0x133E	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x1340	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1342	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x1344	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1346	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1348	0x09E1    LSRS	R1, R4, #7
0x134A	0xB2C9    UXTB	R1, R1
0x134C	0x2901    CMP	R1, #1
0x134E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x1350	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1352	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x1354	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1356	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1358	0xF7FFF9A2  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x135C	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x135E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x1360	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1362	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1364	0x09E1    LSRS	R1, R4, #7
0x1366	0xB2C9    UXTB	R1, R1
0x1368	0x2901    CMP	R1, #1
0x136A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x136C	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x136E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x1370	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1372	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1374	0xF7FFF994  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x1378	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x137A	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x137C	0x09D9    LSRS	R1, R3, #7
0x137E	0xB2C9    UXTB	R1, R1
0x1380	0x2901    CMP	R1, #1
0x1382	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x1384	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1386	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x1388	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x138A	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x138C	0xF7FFF988  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1390	0xF8DDE000  LDR	LR, [SP, #0]
0x1394	0xB001    ADD	SP, SP, #4
0x1396	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x1398	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x139A	0x4802    LDR	R0, [PC, #8]
0x139C	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
0x13A2	0xBF00    NOP
0x13A4	0x00002000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x250C	0xB081    SUB	SP, SP, #4
0x250E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x2512	0xF04F0242  MOV	R2, #66
0x2516	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2518	0xF7FEFC98  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x251C	0xF8DDE000  LDR	LR, [SP, #0]
0x2520	0xB001    ADD	SP, SP, #4
0x2522	0x4770    BX	LR
; end of _GPIO_Digital_Input
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x24A0	0xB082    SUB	SP, SP, #8
0x24A2	0xF8CDE000  STR	LR, [SP, #0]
0x24A6	0x460D    MOV	R5, R1
0x24A8	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x24AA	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x24AE	0x2401    MOVS	R4, #1
0x24B0	0xB224    SXTH	R4, R4
0x24B2	0x40AC    LSLS	R4, R5
0x24B4	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x24B6	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x24B8	0x6804    LDR	R4, [R0, #0]
0x24BA	0x402C    ANDS	R4, R5
0x24BC	0x2C00    CMP	R4, #0
0x24BE	0xF2400400  MOVW	R4, #0
0x24C2	0xD100    BNE	L__Button7
0x24C4	0x2401    MOVS	R4, #1
L__Button7:
0x24C6	0xB2E4    UXTB	R4, R4
0x24C8	0x405C    EORS	R4, R3
0x24CA	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x24CC	0x9501    STR	R5, [SP, #4]
0x24CE	0x460D    MOV	R5, R1
0x24D0	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x24D2	0x2D00    CMP	R5, #0
0x24D4	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x24D6	0xF7FEFF67  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x24DA	0xF7FEFF65  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x24DE	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x24E0	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x24E2	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x24E4	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x24E6	0x2C00    CMP	R4, #0
0x24E8	0xF2400400  MOVW	R4, #0
0x24EC	0xD100    BNE	L__Button8
0x24EE	0x2401    MOVS	R4, #1
L__Button8:
0x24F0	0xB2E4    UXTB	R4, R4
0x24F2	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x24F4	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x24F6	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x24F8	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x24FA	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x24FC	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x24FE	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x2500	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x2502	0xF8DDE000  LDR	LR, [SP, #0]
0x2506	0xB002    ADD	SP, SP, #8
0x2508	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x13A8	0xF640275E  MOVW	R7, #2654
0x13AC	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x13B0	0x1E7F    SUBS	R7, R7, #1
0x13B2	0xD1FD    BNE	L_Delay_500us10
0x13B4	0xBF00    NOP
0x13B6	0xBF00    NOP
0x13B8	0xBF00    NOP
0x13BA	0xBF00    NOP
0x13BC	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x13BE	0x4770    BX	LR
; end of _Delay_500us
_Draw:
;Snake_Game.c, 144 :: 		void Draw(s16 x,s16 y)
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x25D8	0xB081    SUB	SP, SP, #4
0x25DA	0xF8CDE000  STR	LR, [SP, #0]
0x25DE	0xB203    SXTH	R3, R0
0x25E0	0xB20C    SXTH	R4, R1
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 12 (R3)
; y start address is: 16 (R4)
;Snake_Game.c, 146 :: 		TFT_Set_Pen(CL_BLACK,15);
0x25E2	0x210F    MOVS	R1, #15
0x25E4	0xF2400000  MOVW	R0, #0
0x25E8	0xF7FFF9D8  BL	_TFT_Set_Pen+0
;Snake_Game.c, 147 :: 		TFT_Circle(x,y,2);
0x25EC	0x2202    MOVS	R2, #2
0x25EE	0xB212    SXTH	R2, R2
0x25F0	0xB221    SXTH	R1, R4
; y end address is: 16 (R4)
0x25F2	0xB218    SXTH	R0, R3
; x end address is: 12 (R3)
0x25F4	0xF7FEFEFA  BL	_TFT_Circle+0
;Snake_Game.c, 148 :: 		}
L_end_Draw:
0x25F8	0xF8DDE000  LDR	LR, [SP, #0]
0x25FC	0xB001    ADD	SP, SP, #4
0x25FE	0x4770    BX	LR
; end of _Draw
_TFT_Circle:
;__Lib_TFT.c, 858 :: 		
; radius start address is: 8 (R2)
0x13EC	0xB087    SUB	SP, SP, #28
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
0x13F2	0xF8AD0014  STRH	R0, [SP, #20]
0x13F6	0xB210    SXTH	R0, R2
0x13F8	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 864 :: 		
0x13FC	0x4BDC    LDR	R3, [PC, #880]
0x13FE	0x781B    LDRB	R3, [R3, #0]
0x1400	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 865 :: 		
0x1402	0xF8AD0004  STRH	R0, [SP, #4]
0x1406	0x2301    MOVS	R3, #1
0x1408	0xB202    SXTH	R2, R0
0x140A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x140E	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1412	0xF7FFFA1F  BL	__Lib_TFT__TFT_Circle_Fill+0
0x1416	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 866 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 869 :: 		
0x141A	0x4DD6    LDR	R5, [PC, #856]
0x141C	0x882B    LDRH	R3, [R5, #0]
0x141E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 870 :: 		
0x1422	0x4CD5    LDR	R4, [PC, #852]
0x1424	0x7823    LDRB	R3, [R4, #0]
0x1426	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 871 :: 		
0x142A	0x4BD4    LDR	R3, [PC, #848]
0x142C	0x881B    LDRH	R3, [R3, #0]
0x142E	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 872 :: 		
0x1430	0x2300    MOVS	R3, #0
0x1432	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 874 :: 		
0x1434	0x0044    LSLS	R4, R0, #1
0x1436	0xB224    SXTH	R4, R4
0x1438	0x4BD1    LDR	R3, [PC, #836]
0x143A	0x781B    LDRB	R3, [R3, #0]
0x143C	0x42A3    CMP	R3, R4
0x143E	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 875 :: 		
0x1440	0x4BCF    LDR	R3, [PC, #828]
0x1442	0x781B    LDRB	R3, [R3, #0]
0x1444	0x18C3    ADDS	R3, R0, R3
0x1446	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x1448	0x105B    ASRS	R3, R3, #1
0x144A	0xB21A    SXTH	R2, R3
0x144C	0x2301    MOVS	R3, #1
0x144E	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1452	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1456	0xF7FFF9FD  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 876 :: 		
0x145A	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 880 :: 		
; radius start address is: 0 (R0)
0x145C	0x2300    MOVS	R3, #0
0x145E	0xB21B    SXTH	R3, R3
0x1460	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 881 :: 		
0x1464	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1468	0xF9BD3018  LDRSH	R3, [SP, #24]
0x146C	0x1B1B    SUB	R3, R3, R4
0x146E	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 882 :: 		
0x1472	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 883 :: 		
0x1476	0x0043    LSLS	R3, R0, #1
0x1478	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 884 :: 		
0x147A	0xF1C30303  RSB	R3, R3, #3
0x147E	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 885 :: 		
L_TFT_Circle96:
0x1482	0xF9BD300A  LDRSH	R3, [SP, #10]
0x1486	0x1C5C    ADDS	R4, R3, #1
0x1488	0xB224    SXTH	R4, R4
0x148A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x148E	0x42A3    CMP	R3, R4
0x1490	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 887 :: 		
0x1494	0x4BBA    LDR	R3, [PC, #744]
0x1496	0x781B    LDRB	R3, [R3, #0]
0x1498	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 888 :: 		
0x149A	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 889 :: 		
0x149C	0x4BB8    LDR	R3, [PC, #736]
0x149E	0x781B    LDRB	R3, [R3, #0]
0x14A0	0x2B01    CMP	R3, #1
0x14A2	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 890 :: 		
0x14A6	0x4BB5    LDR	R3, [PC, #724]
0x14A8	0x881E    LDRH	R6, [R3, #0]
0x14AA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x14AE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x14B2	0x191D    ADDS	R5, R3, R4
0x14B4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x14B8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x14BC	0x191B    ADDS	R3, R3, R4
0x14BE	0xB2B2    UXTH	R2, R6
0x14C0	0xB229    SXTH	R1, R5
0x14C2	0xB218    SXTH	R0, R3
0x14C4	0xF7FEFE80  BL	_TFT_Dot+0
;__Lib_TFT.c, 891 :: 		
0x14C8	0x4BAC    LDR	R3, [PC, #688]
0x14CA	0x881E    LDRH	R6, [R3, #0]
0x14CC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x14D0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x14D4	0x1B1D    SUB	R5, R3, R4
0x14D6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x14DA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x14DE	0x191B    ADDS	R3, R3, R4
0x14E0	0xB2B2    UXTH	R2, R6
0x14E2	0xB229    SXTH	R1, R5
0x14E4	0xB218    SXTH	R0, R3
0x14E6	0xF7FEFE6F  BL	_TFT_Dot+0
;__Lib_TFT.c, 892 :: 		
0x14EA	0x4BA4    LDR	R3, [PC, #656]
0x14EC	0x881E    LDRH	R6, [R3, #0]
0x14EE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x14F2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x14F6	0x191D    ADDS	R5, R3, R4
0x14F8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x14FC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1500	0x1B1B    SUB	R3, R3, R4
0x1502	0xB2B2    UXTH	R2, R6
0x1504	0xB229    SXTH	R1, R5
0x1506	0xB218    SXTH	R0, R3
0x1508	0xF7FEFE5E  BL	_TFT_Dot+0
;__Lib_TFT.c, 893 :: 		
0x150C	0x4B9B    LDR	R3, [PC, #620]
0x150E	0x881E    LDRH	R6, [R3, #0]
0x1510	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1514	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1518	0x1B1D    SUB	R5, R3, R4
0x151A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x151E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1522	0x1B1B    SUB	R3, R3, R4
0x1524	0xB2B2    UXTH	R2, R6
0x1526	0xB229    SXTH	R1, R5
0x1528	0xB218    SXTH	R0, R3
0x152A	0xF7FEFE4D  BL	_TFT_Dot+0
;__Lib_TFT.c, 894 :: 		
0x152E	0x4B93    LDR	R3, [PC, #588]
0x1530	0x881E    LDRH	R6, [R3, #0]
0x1532	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1536	0xF9BD3018  LDRSH	R3, [SP, #24]
0x153A	0x191D    ADDS	R5, R3, R4
0x153C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1540	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1544	0x191C    ADDS	R4, R3, R4
0x1546	0xB224    SXTH	R4, R4
0x1548	0xF9BD300E  LDRSH	R3, [SP, #14]
0x154C	0x1AE3    SUB	R3, R4, R3
0x154E	0xB2B2    UXTH	R2, R6
0x1550	0xB229    SXTH	R1, R5
0x1552	0xB218    SXTH	R0, R3
0x1554	0xF7FEFE38  BL	_TFT_Dot+0
;__Lib_TFT.c, 895 :: 		
0x1558	0x4B88    LDR	R3, [PC, #544]
0x155A	0x881E    LDRH	R6, [R3, #0]
0x155C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1560	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1564	0x1B1D    SUB	R5, R3, R4
0x1566	0xF9BD400A  LDRSH	R4, [SP, #10]
0x156A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x156E	0x191C    ADDS	R4, R3, R4
0x1570	0xB224    SXTH	R4, R4
0x1572	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1576	0x1AE3    SUB	R3, R4, R3
0x1578	0xB2B2    UXTH	R2, R6
0x157A	0xB229    SXTH	R1, R5
0x157C	0xB218    SXTH	R0, R3
0x157E	0xF7FEFE23  BL	_TFT_Dot+0
;__Lib_TFT.c, 896 :: 		
0x1582	0x4B7E    LDR	R3, [PC, #504]
0x1584	0x881E    LDRH	R6, [R3, #0]
0x1586	0xF9BD400C  LDRSH	R4, [SP, #12]
0x158A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x158E	0x191D    ADDS	R5, R3, R4
0x1590	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1594	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1598	0x1B1C    SUB	R4, R3, R4
0x159A	0xB224    SXTH	R4, R4
0x159C	0xF9BD300E  LDRSH	R3, [SP, #14]
0x15A0	0x1AE3    SUB	R3, R4, R3
0x15A2	0xB2B2    UXTH	R2, R6
0x15A4	0xB229    SXTH	R1, R5
0x15A6	0xB218    SXTH	R0, R3
0x15A8	0xF7FEFE0E  BL	_TFT_Dot+0
;__Lib_TFT.c, 897 :: 		
0x15AC	0x4B73    LDR	R3, [PC, #460]
0x15AE	0x881E    LDRH	R6, [R3, #0]
0x15B0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x15B4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x15B8	0x1B1D    SUB	R5, R3, R4
0x15BA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x15BE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x15C2	0x1B1C    SUB	R4, R3, R4
0x15C4	0xB224    SXTH	R4, R4
0x15C6	0xF9BD300E  LDRSH	R3, [SP, #14]
0x15CA	0x1AE3    SUB	R3, R4, R3
0x15CC	0xB2B2    UXTH	R2, R6
0x15CE	0xB229    SXTH	R1, R5
0x15D0	0xB218    SXTH	R0, R3
0x15D2	0xF7FEFDF9  BL	_TFT_Dot+0
;__Lib_TFT.c, 898 :: 		
0x15D6	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 899 :: 		
0x15D8	0x4B69    LDR	R3, [PC, #420]
0x15DA	0x781B    LDRB	R3, [R3, #0]
0x15DC	0x085E    LSRS	R6, R3, #1
0x15DE	0xB2F6    UXTB	R6, R6
0x15E0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x15E4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x15E8	0x191D    ADDS	R5, R3, R4
0x15EA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x15EE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x15F2	0x191B    ADDS	R3, R3, R4
0x15F4	0xB2F2    UXTB	R2, R6
0x15F6	0xB229    SXTH	R1, R5
0x15F8	0xB218    SXTH	R0, R3
0x15FA	0x2301    MOVS	R3, #1
0x15FC	0xF7FFF92A  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 900 :: 		
0x1600	0x4B5F    LDR	R3, [PC, #380]
0x1602	0x781B    LDRB	R3, [R3, #0]
0x1604	0x085E    LSRS	R6, R3, #1
0x1606	0xB2F6    UXTB	R6, R6
0x1608	0xF9BD400A  LDRSH	R4, [SP, #10]
0x160C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1610	0x1B1D    SUB	R5, R3, R4
0x1612	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1616	0xF9BD3014  LDRSH	R3, [SP, #20]
0x161A	0x191B    ADDS	R3, R3, R4
0x161C	0xB2F2    UXTB	R2, R6
0x161E	0xB229    SXTH	R1, R5
0x1620	0xB218    SXTH	R0, R3
0x1622	0x2301    MOVS	R3, #1
0x1624	0xF7FFF916  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 901 :: 		
0x1628	0x4B55    LDR	R3, [PC, #340]
0x162A	0x781B    LDRB	R3, [R3, #0]
0x162C	0x085E    LSRS	R6, R3, #1
0x162E	0xB2F6    UXTB	R6, R6
0x1630	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1634	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1638	0x191D    ADDS	R5, R3, R4
0x163A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x163E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1642	0x1B1B    SUB	R3, R3, R4
0x1644	0xB2F2    UXTB	R2, R6
0x1646	0xB229    SXTH	R1, R5
0x1648	0xB218    SXTH	R0, R3
0x164A	0x2301    MOVS	R3, #1
0x164C	0xF7FFF902  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 902 :: 		
0x1650	0x4B4B    LDR	R3, [PC, #300]
0x1652	0x781B    LDRB	R3, [R3, #0]
0x1654	0x085E    LSRS	R6, R3, #1
0x1656	0xB2F6    UXTB	R6, R6
0x1658	0xF9BD400A  LDRSH	R4, [SP, #10]
0x165C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1660	0x1B1D    SUB	R5, R3, R4
0x1662	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1666	0xF9BD3014  LDRSH	R3, [SP, #20]
0x166A	0x1B1B    SUB	R3, R3, R4
0x166C	0xB2F2    UXTB	R2, R6
0x166E	0xB229    SXTH	R1, R5
0x1670	0xB218    SXTH	R0, R3
0x1672	0x2301    MOVS	R3, #1
0x1674	0xF7FFF8EE  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 903 :: 		
0x1678	0x4B41    LDR	R3, [PC, #260]
0x167A	0x781B    LDRB	R3, [R3, #0]
0x167C	0x085E    LSRS	R6, R3, #1
0x167E	0xB2F6    UXTB	R6, R6
0x1680	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1684	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1688	0x191D    ADDS	R5, R3, R4
0x168A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x168E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1692	0x191C    ADDS	R4, R3, R4
0x1694	0xB224    SXTH	R4, R4
0x1696	0xF9BD300E  LDRSH	R3, [SP, #14]
0x169A	0x1AE3    SUB	R3, R4, R3
0x169C	0xB2F2    UXTB	R2, R6
0x169E	0xB229    SXTH	R1, R5
0x16A0	0xB218    SXTH	R0, R3
0x16A2	0x2301    MOVS	R3, #1
0x16A4	0xF7FFF8D6  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 904 :: 		
0x16A8	0x4B35    LDR	R3, [PC, #212]
0x16AA	0x781B    LDRB	R3, [R3, #0]
0x16AC	0x085E    LSRS	R6, R3, #1
0x16AE	0xB2F6    UXTB	R6, R6
0x16B0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x16B4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x16B8	0x1B1D    SUB	R5, R3, R4
0x16BA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x16BE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x16C2	0x191C    ADDS	R4, R3, R4
0x16C4	0xB224    SXTH	R4, R4
0x16C6	0xF9BD300E  LDRSH	R3, [SP, #14]
0x16CA	0x1AE3    SUB	R3, R4, R3
0x16CC	0xB2F2    UXTB	R2, R6
0x16CE	0xB229    SXTH	R1, R5
0x16D0	0xB218    SXTH	R0, R3
0x16D2	0x2301    MOVS	R3, #1
0x16D4	0xF7FFF8BE  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 905 :: 		
0x16D8	0x4B29    LDR	R3, [PC, #164]
0x16DA	0x781B    LDRB	R3, [R3, #0]
0x16DC	0x085E    LSRS	R6, R3, #1
0x16DE	0xB2F6    UXTB	R6, R6
0x16E0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x16E4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x16E8	0x191D    ADDS	R5, R3, R4
0x16EA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x16EE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x16F2	0x1B1C    SUB	R4, R3, R4
0x16F4	0xB224    SXTH	R4, R4
0x16F6	0xF9BD300E  LDRSH	R3, [SP, #14]
0x16FA	0x1AE3    SUB	R3, R4, R3
0x16FC	0xB2F2    UXTB	R2, R6
0x16FE	0xB229    SXTH	R1, R5
0x1700	0xB218    SXTH	R0, R3
0x1702	0x2301    MOVS	R3, #1
0x1704	0xF7FFF8A6  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 906 :: 		
0x1708	0x4B1D    LDR	R3, [PC, #116]
0x170A	0x781B    LDRB	R3, [R3, #0]
0x170C	0x085E    LSRS	R6, R3, #1
0x170E	0xB2F6    UXTB	R6, R6
0x1710	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1714	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1718	0x1B1D    SUB	R5, R3, R4
0x171A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x171E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1722	0x1B1C    SUB	R4, R3, R4
0x1724	0xB224    SXTH	R4, R4
0x1726	0xF9BD300E  LDRSH	R3, [SP, #14]
0x172A	0x1AE3    SUB	R3, R4, R3
0x172C	0xB2F2    UXTB	R2, R6
0x172E	0xB229    SXTH	R1, R5
0x1730	0xB218    SXTH	R0, R3
0x1732	0x2301    MOVS	R3, #1
0x1734	0xF7FFF88E  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 907 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 909 :: 		
0x1738	0xF9BD3008  LDRSH	R3, [SP, #8]
0x173C	0x2B00    CMP	R3, #0
0x173E	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 910 :: 		
0x1740	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1744	0x009B    LSLS	R3, R3, #2
0x1746	0xB21B    SXTH	R3, R3
0x1748	0x1D9C    ADDS	R4, R3, #6
0x174A	0xB224    SXTH	R4, R4
0x174C	0xF9BD3008  LDRSH	R3, [SP, #8]
0x1750	0x191B    ADDS	R3, R3, R4
0x1752	0xF8AD3008  STRH	R3, [SP, #8]
0x1756	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 912 :: 		
0x1758	0xF9BD400A  LDRSH	R4, [SP, #10]
0x175C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1760	0x1B1B    SUB	R3, R3, R4
0x1762	0xB21B    SXTH	R3, R3
0x1764	0x009B    LSLS	R3, R3, #2
0x1766	0xB21B    SXTH	R3, R3
0x1768	0xF203040A  ADDW	R4, R3, #10
0x176C	0xF000B80A  B	#20
0x1770	0x001C2000  	__Lib_TFT_BrushEnabled+0
0x1774	0x00142000  	__Lib_TFT_BrushColor+0
0x1778	0x00162000  	__Lib_TFT_GradientEnabled+0
0x177C	0x000A2000  	__Lib_TFT_PenColor+0
0x1780	0x00092000  	__Lib_TFT_PenWidth+0
0x1784	0xB224    SXTH	R4, R4
0x1786	0xF9BD3008  LDRSH	R3, [SP, #8]
0x178A	0x191B    ADDS	R3, R3, R4
0x178C	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 913 :: 		
0x1790	0xF9BD300A  LDRSH	R3, [SP, #10]
0x1794	0x1E5B    SUBS	R3, R3, #1
0x1796	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 914 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 915 :: 		
0x179A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x179E	0x1C5B    ADDS	R3, R3, #1
0x17A0	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 916 :: 		
0x17A4	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 917 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 919 :: 		
0x17A6	0xF8BD4010  LDRH	R4, [SP, #16]
0x17AA	0x4B05    LDR	R3, [PC, #20]
0x17AC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 920 :: 		
0x17AE	0xF89D4012  LDRB	R4, [SP, #18]
0x17B2	0x4B04    LDR	R3, [PC, #16]
0x17B4	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 921 :: 		
L_end_TFT_Circle:
0x17B6	0xF8DDE000  LDR	LR, [SP, #0]
0x17BA	0xB007    ADD	SP, SP, #28
0x17BC	0x4770    BX	LR
0x17BE	0xBF00    NOP
0x17C0	0x00142000  	__Lib_TFT_BrushColor+0
0x17C4	0x00162000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 779 :: 		
; radius start address is: 8 (R2)
0x0854	0xB089    SUB	SP, SP, #36
0x0856	0xF8CDE000  STR	LR, [SP, #0]
0x085A	0xF8AD0018  STRH	R0, [SP, #24]
0x085E	0xF8AD101C  STRH	R1, [SP, #28]
0x0862	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 784 :: 		
0x0866	0x4EE2    LDR	R6, [PC, #904]
0x0868	0x7834    LDRB	R4, [R6, #0]
0x086A	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 785 :: 		
0x086E	0x4DE1    LDR	R5, [PC, #900]
0x0870	0x882C    LDRH	R4, [R5, #0]
0x0872	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 786 :: 		
0x0876	0x2401    MOVS	R4, #1
0x0878	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 787 :: 		
0x087A	0x4CDF    LDR	R4, [PC, #892]
0x087C	0x8824    LDRH	R4, [R4, #0]
0x087E	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 789 :: 		
0x0880	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0884	0x1AA4    SUB	R4, R4, R2
0x0886	0xB224    SXTH	R4, R4
0x0888	0x1C64    ADDS	R4, R4, #1
0x088A	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 790 :: 		
0x088E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0892	0x18A4    ADDS	R4, R4, R2
0x0894	0xB224    SXTH	R4, R4
0x0896	0x1E64    SUBS	R4, R4, #1
0x0898	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 791 :: 		
0x089C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x08A0	0x1AA4    SUB	R4, R4, R2
0x08A2	0xB224    SXTH	R4, R4
0x08A4	0x1C64    ADDS	R4, R4, #1
0x08A6	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 792 :: 		
0x08AA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x08AE	0x18A4    ADDS	R4, R4, R2
0x08B0	0xB224    SXTH	R4, R4
0x08B2	0x1E64    SUBS	R4, R4, #1
0x08B4	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 795 :: 		
0x08B8	0x2400    MOVS	R4, #0
0x08BA	0xB224    SXTH	R4, R4
0x08BC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 796 :: 		
0x08C0	0xF9BD5018  LDRSH	R5, [SP, #24]
0x08C4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x08C8	0x1B64    SUB	R4, R4, R5
0x08CA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 797 :: 		
0x08CE	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 798 :: 		
0x08D2	0x0054    LSLS	R4, R2, #1
0x08D4	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 799 :: 		
0x08D6	0xF1C40403  RSB	R4, R4, #3
0x08DA	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 800 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x08DE	0xF9BD4006  LDRSH	R4, [SP, #6]
0x08E2	0x1C65    ADDS	R5, R4, #1
0x08E4	0xB22D    SXTH	R5, R5
0x08E6	0xF9BD4008  LDRSH	R4, [SP, #8]
0x08EA	0x42AC    CMP	R4, R5
0x08EC	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 801 :: 		
0x08F0	0x4CC2    LDR	R4, [PC, #776]
0x08F2	0x7824    LDRB	R4, [R4, #0]
0x08F4	0x2C00    CMP	R4, #0
0x08F6	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 802 :: 		
0x08FA	0x4CC1    LDR	R4, [PC, #772]
0x08FC	0x7824    LDRB	R4, [R4, #0]
0x08FE	0x2C00    CMP	R4, #0
0x0900	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 804 :: 		
0x0904	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0908	0xF9BD4012  LDRSH	R4, [SP, #18]
0x090C	0x1B67    SUB	R7, R4, R5
0x090E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0912	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0916	0x1965    ADDS	R5, R4, R5
0x0918	0xB22D    SXTH	R5, R5
0x091A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x091E	0x1B2E    SUB	R6, R5, R4
0x0920	0x4CB8    LDR	R4, [PC, #736]
0x0922	0x8825    LDRH	R5, [R4, #0]
0x0924	0x4CB8    LDR	R4, [PC, #736]
0x0926	0x8824    LDRH	R4, [R4, #0]
0x0928	0xB2BB    UXTH	R3, R7
0x092A	0xB2B2    UXTH	R2, R6
0x092C	0xB2A9    UXTH	R1, R5
0x092E	0xB2A0    UXTH	R0, R4
0x0930	0xF7FFFE40  BL	_TFT_GetCurrentColor+0
0x0934	0x2101    MOVS	R1, #1
0x0936	0xF001F831  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x093A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x093E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0942	0x1967    ADDS	R7, R4, R5
0x0944	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0948	0xF9BD4018  LDRSH	R4, [SP, #24]
0x094C	0x1B66    SUB	R6, R4, R5
0x094E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0952	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0956	0x1964    ADDS	R4, R4, R5
0x0958	0xB23A    SXTH	R2, R7
0x095A	0xB231    SXTH	R1, R6
0x095C	0xB220    SXTH	R0, R4
0x095E	0xF7FFFD5F  BL	_TFT_H_Line+0
;__Lib_TFT.c, 807 :: 		
0x0962	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0966	0xF9BD4012  LDRSH	R4, [SP, #18]
0x096A	0x1B67    SUB	R7, R4, R5
0x096C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0970	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0974	0x1B65    SUB	R5, R4, R5
0x0976	0xB22D    SXTH	R5, R5
0x0978	0xF9BD4010  LDRSH	R4, [SP, #16]
0x097C	0x1B2E    SUB	R6, R5, R4
0x097E	0x4CA1    LDR	R4, [PC, #644]
0x0980	0x8825    LDRH	R5, [R4, #0]
0x0982	0x4CA1    LDR	R4, [PC, #644]
0x0984	0x8824    LDRH	R4, [R4, #0]
0x0986	0xB2BB    UXTH	R3, R7
0x0988	0xB2B2    UXTH	R2, R6
0x098A	0xB2A9    UXTH	R1, R5
0x098C	0xB2A0    UXTH	R0, R4
0x098E	0xF7FFFE11  BL	_TFT_GetCurrentColor+0
0x0992	0x2101    MOVS	R1, #1
0x0994	0xF001F802  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 808 :: 		
0x0998	0xF9BD5006  LDRSH	R5, [SP, #6]
0x099C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x09A0	0x1B67    SUB	R7, R4, R5
0x09A2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09A6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x09AA	0x1B66    SUB	R6, R4, R5
0x09AC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09B0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x09B4	0x1964    ADDS	R4, R4, R5
0x09B6	0xB23A    SXTH	R2, R7
0x09B8	0xB231    SXTH	R1, R6
0x09BA	0xB220    SXTH	R0, R4
0x09BC	0xF7FFFD30  BL	_TFT_H_Line+0
;__Lib_TFT.c, 810 :: 		
0x09C0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x09C4	0xF9BD4012  LDRSH	R4, [SP, #18]
0x09C8	0x1B67    SUB	R7, R4, R5
0x09CA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09CE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x09D2	0x1965    ADDS	R5, R4, R5
0x09D4	0xB22D    SXTH	R5, R5
0x09D6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x09DA	0x1B2E    SUB	R6, R5, R4
0x09DC	0x4C89    LDR	R4, [PC, #548]
0x09DE	0x8825    LDRH	R5, [R4, #0]
0x09E0	0x4C89    LDR	R4, [PC, #548]
0x09E2	0x8824    LDRH	R4, [R4, #0]
0x09E4	0xB2BB    UXTH	R3, R7
0x09E6	0xB2B2    UXTH	R2, R6
0x09E8	0xB2A9    UXTH	R1, R5
0x09EA	0xB2A0    UXTH	R0, R4
0x09EC	0xF7FFFDE2  BL	_TFT_GetCurrentColor+0
0x09F0	0x2101    MOVS	R1, #1
0x09F2	0xF000FFD3  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 811 :: 		
0x09F6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09FA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x09FE	0x1967    ADDS	R7, R4, R5
0x0A00	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A04	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A08	0x1B65    SUB	R5, R4, R5
0x0A0A	0xB22D    SXTH	R5, R5
0x0A0C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A10	0x1B2E    SUB	R6, R5, R4
0x0A12	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A16	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A1A	0x1965    ADDS	R5, R4, R5
0x0A1C	0xB22D    SXTH	R5, R5
0x0A1E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A22	0x1B2C    SUB	R4, R5, R4
0x0A24	0xB23A    SXTH	R2, R7
0x0A26	0xB231    SXTH	R1, R6
0x0A28	0xB220    SXTH	R0, R4
0x0A2A	0xF7FFFCF9  BL	_TFT_H_Line+0
;__Lib_TFT.c, 813 :: 		
0x0A2E	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0A32	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0A36	0x1B67    SUB	R7, R4, R5
0x0A38	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A3C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A40	0x1B65    SUB	R5, R4, R5
0x0A42	0xB22D    SXTH	R5, R5
0x0A44	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0A48	0x1B2E    SUB	R6, R5, R4
0x0A4A	0x4C6E    LDR	R4, [PC, #440]
0x0A4C	0x8825    LDRH	R5, [R4, #0]
0x0A4E	0x4C6E    LDR	R4, [PC, #440]
0x0A50	0x8824    LDRH	R4, [R4, #0]
0x0A52	0xB2BB    UXTH	R3, R7
0x0A54	0xB2B2    UXTH	R2, R6
0x0A56	0xB2A9    UXTH	R1, R5
0x0A58	0xB2A0    UXTH	R0, R4
0x0A5A	0xF7FFFDAB  BL	_TFT_GetCurrentColor+0
0x0A5E	0x2101    MOVS	R1, #1
0x0A60	0xF000FF9C  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 814 :: 		
0x0A64	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A68	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A6C	0x1B67    SUB	R7, R4, R5
0x0A6E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A72	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A76	0x1B65    SUB	R5, R4, R5
0x0A78	0xB22D    SXTH	R5, R5
0x0A7A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A7E	0x1B2E    SUB	R6, R5, R4
0x0A80	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A84	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A88	0x1965    ADDS	R5, R4, R5
0x0A8A	0xB22D    SXTH	R5, R5
0x0A8C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A90	0x1B2C    SUB	R4, R5, R4
0x0A92	0xB23A    SXTH	R2, R7
0x0A94	0xB231    SXTH	R1, R6
0x0A96	0xB220    SXTH	R0, R4
0x0A98	0xF7FFFCC2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 815 :: 		
0x0A9C	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 817 :: 		
0x0A9E	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0AA2	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0AA6	0x1B67    SUB	R7, R4, R5
0x0AA8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0AAC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0AB0	0x1965    ADDS	R5, R4, R5
0x0AB2	0xB22D    SXTH	R5, R5
0x0AB4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0AB8	0x1B2E    SUB	R6, R5, R4
0x0ABA	0x4C52    LDR	R4, [PC, #328]
0x0ABC	0x8825    LDRH	R5, [R4, #0]
0x0ABE	0x4C52    LDR	R4, [PC, #328]
0x0AC0	0x8824    LDRH	R4, [R4, #0]
0x0AC2	0xB2BB    UXTH	R3, R7
0x0AC4	0xB2B2    UXTH	R2, R6
0x0AC6	0xB2A9    UXTH	R1, R5
0x0AC8	0xB2A0    UXTH	R0, R4
0x0ACA	0xF7FFFD73  BL	_TFT_GetCurrentColor+0
0x0ACE	0x2101    MOVS	R1, #1
0x0AD0	0xF000FF64  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x0AD4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0AD8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0ADC	0x1967    ADDS	R7, R4, R5
0x0ADE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0AE2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0AE6	0x1B66    SUB	R6, R4, R5
0x0AE8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0AEC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0AF0	0x1964    ADDS	R4, R4, R5
0x0AF2	0xB23A    SXTH	R2, R7
0x0AF4	0xB231    SXTH	R1, R6
0x0AF6	0xB220    SXTH	R0, R4
0x0AF8	0xF7FFFC18  BL	_TFT_V_Line+0
;__Lib_TFT.c, 820 :: 		
0x0AFC	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0B00	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0B04	0x1B67    SUB	R7, R4, R5
0x0B06	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B0A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B0E	0x1B65    SUB	R5, R4, R5
0x0B10	0xB22D    SXTH	R5, R5
0x0B12	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B16	0x1B2E    SUB	R6, R5, R4
0x0B18	0x4C3A    LDR	R4, [PC, #232]
0x0B1A	0x8825    LDRH	R5, [R4, #0]
0x0B1C	0x4C3A    LDR	R4, [PC, #232]
0x0B1E	0x8824    LDRH	R4, [R4, #0]
0x0B20	0xB2BB    UXTH	R3, R7
0x0B22	0xB2B2    UXTH	R2, R6
0x0B24	0xB2A9    UXTH	R1, R5
0x0B26	0xB2A0    UXTH	R0, R4
0x0B28	0xF7FFFD44  BL	_TFT_GetCurrentColor+0
0x0B2C	0x2101    MOVS	R1, #1
0x0B2E	0xF000FF35  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 821 :: 		
0x0B32	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B36	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B3A	0x1B67    SUB	R7, R4, R5
0x0B3C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B40	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B44	0x1B66    SUB	R6, R4, R5
0x0B46	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B4A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B4E	0x1964    ADDS	R4, R4, R5
0x0B50	0xB23A    SXTH	R2, R7
0x0B52	0xB231    SXTH	R1, R6
0x0B54	0xB220    SXTH	R0, R4
0x0B56	0xF7FFFBE9  BL	_TFT_V_Line+0
;__Lib_TFT.c, 823 :: 		
0x0B5A	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0B5E	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0B62	0x1B67    SUB	R7, R4, R5
0x0B64	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B68	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B6C	0x1965    ADDS	R5, R4, R5
0x0B6E	0xB22D    SXTH	R5, R5
0x0B70	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0B74	0x1B2D    SUB	R5, R5, R4
0x0B76	0xB22D    SXTH	R5, R5
0x0B78	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B7C	0x1B2E    SUB	R6, R5, R4
0x0B7E	0x4C21    LDR	R4, [PC, #132]
0x0B80	0x8825    LDRH	R5, [R4, #0]
0x0B82	0x4C21    LDR	R4, [PC, #132]
0x0B84	0x8824    LDRH	R4, [R4, #0]
0x0B86	0xB2BB    UXTH	R3, R7
0x0B88	0xB2B2    UXTH	R2, R6
0x0B8A	0xB2A9    UXTH	R1, R5
0x0B8C	0xB2A0    UXTH	R0, R4
0x0B8E	0xF7FFFD11  BL	_TFT_GetCurrentColor+0
0x0B92	0x2101    MOVS	R1, #1
0x0B94	0xF000FF02  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 824 :: 		
0x0B98	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B9C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BA0	0x1965    ADDS	R5, R4, R5
0x0BA2	0xB22D    SXTH	R5, R5
0x0BA4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0BA8	0x1B2F    SUB	R7, R5, R4
0x0BAA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0BAE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BB2	0x1B66    SUB	R6, R4, R5
0x0BB4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0BB8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BBC	0x1964    ADDS	R4, R4, R5
0x0BBE	0xB23A    SXTH	R2, R7
0x0BC0	0xB231    SXTH	R1, R6
0x0BC2	0xB220    SXTH	R0, R4
0x0BC4	0xF7FFFBB2  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x0BC8	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0BCC	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0BD0	0x1B67    SUB	R7, R4, R5
0x0BD2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0BD6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BDA	0x1B65    SUB	R5, R4, R5
0x0BDC	0xB22D    SXTH	R5, R5
0x0BDE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0BE2	0x1B2D    SUB	R5, R5, R4
0x0BE4	0xB22D    SXTH	R5, R5
0x0BE6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0BEA	0x1B2E    SUB	R6, R5, R4
0x0BEC	0x4C05    LDR	R4, [PC, #20]
0x0BEE	0xE00D    B	#26
0x0BF0	0x00092000  	__Lib_TFT_PenWidth+0
0x0BF4	0x000A2000  	__Lib_TFT_PenColor+0
0x0BF8	0x00142000  	__Lib_TFT_BrushColor+0
0x0BFC	0x00162000  	__Lib_TFT_GradientEnabled+0
0x0C00	0x00172000  	__Lib_TFT_GradientOrientation+0
0x0C04	0x001A2000  	__Lib_TFT_GradColorTo+0
0x0C08	0x00182000  	__Lib_TFT_GradColorFrom+0
0x0C0C	0x8825    LDRH	R5, [R4, #0]
0x0C0E	0x4C8C    LDR	R4, [PC, #560]
0x0C10	0x8824    LDRH	R4, [R4, #0]
0x0C12	0xB2BB    UXTH	R3, R7
0x0C14	0xB2B2    UXTH	R2, R6
0x0C16	0xB2A9    UXTH	R1, R5
0x0C18	0xB2A0    UXTH	R0, R4
0x0C1A	0xF7FFFCCB  BL	_TFT_GetCurrentColor+0
0x0C1E	0x2101    MOVS	R1, #1
0x0C20	0xF000FEBC  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 827 :: 		
0x0C24	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C28	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C2C	0x1B65    SUB	R5, R4, R5
0x0C2E	0xB22D    SXTH	R5, R5
0x0C30	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0C34	0x1B2F    SUB	R7, R5, R4
0x0C36	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C3A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C3E	0x1B66    SUB	R6, R4, R5
0x0C40	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C44	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C48	0x1964    ADDS	R4, R4, R5
0x0C4A	0xB23A    SXTH	R2, R7
0x0C4C	0xB231    SXTH	R1, R6
0x0C4E	0xB220    SXTH	R0, R4
0x0C50	0xF7FFFB6C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 828 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 829 :: 		
0x0C54	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 830 :: 		
0x0C56	0xF89D4020  LDRB	R4, [SP, #32]
0x0C5A	0x2C00    CMP	R4, #0
0x0C5C	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 832 :: 		
0x0C5E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C62	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0C66	0x1967    ADDS	R7, R4, R5
0x0C68	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C6C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C70	0x1B66    SUB	R6, R4, R5
0x0C72	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C76	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C7A	0x1964    ADDS	R4, R4, R5
0x0C7C	0xB23A    SXTH	R2, R7
0x0C7E	0xB231    SXTH	R1, R6
0x0C80	0xB220    SXTH	R0, R4
0x0C82	0xF7FFFB53  BL	_TFT_V_Line+0
;__Lib_TFT.c, 833 :: 		
0x0C86	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C8A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0C8E	0x1B67    SUB	R7, R4, R5
0x0C90	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C94	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C98	0x1B66    SUB	R6, R4, R5
0x0C9A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C9E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CA2	0x1964    ADDS	R4, R4, R5
0x0CA4	0xB23A    SXTH	R2, R7
0x0CA6	0xB231    SXTH	R1, R6
0x0CA8	0xB220    SXTH	R0, R4
0x0CAA	0xF7FFFB3F  BL	_TFT_V_Line+0
;__Lib_TFT.c, 834 :: 		
0x0CAE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CB2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CB6	0x1965    ADDS	R5, R4, R5
0x0CB8	0xB22D    SXTH	R5, R5
0x0CBA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0CBE	0x1B2F    SUB	R7, R5, R4
0x0CC0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CC4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CC8	0x1B66    SUB	R6, R4, R5
0x0CCA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CCE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CD2	0x1964    ADDS	R4, R4, R5
0x0CD4	0xB23A    SXTH	R2, R7
0x0CD6	0xB231    SXTH	R1, R6
0x0CD8	0xB220    SXTH	R0, R4
0x0CDA	0xF7FFFB27  BL	_TFT_V_Line+0
;__Lib_TFT.c, 835 :: 		
0x0CDE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CE2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CE6	0x1B65    SUB	R5, R4, R5
0x0CE8	0xB22D    SXTH	R5, R5
0x0CEA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0CEE	0x1B2F    SUB	R7, R5, R4
0x0CF0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CF4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CF8	0x1B66    SUB	R6, R4, R5
0x0CFA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CFE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D02	0x1964    ADDS	R4, R4, R5
0x0D04	0xB23A    SXTH	R2, R7
0x0D06	0xB231    SXTH	R1, R6
0x0D08	0xB220    SXTH	R0, R4
0x0D0A	0xF7FFFB0F  BL	_TFT_V_Line+0
;__Lib_TFT.c, 836 :: 		
0x0D0E	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 838 :: 		
0x0D10	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D14	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D18	0x1967    ADDS	R7, R4, R5
0x0D1A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D1E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D22	0x1B66    SUB	R6, R4, R5
0x0D24	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D28	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D2C	0x1964    ADDS	R4, R4, R5
0x0D2E	0xB23A    SXTH	R2, R7
0x0D30	0xB231    SXTH	R1, R6
0x0D32	0xB220    SXTH	R0, R4
0x0D34	0xF7FFFB74  BL	_TFT_H_Line+0
;__Lib_TFT.c, 839 :: 		
0x0D38	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D3C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D40	0x1B67    SUB	R7, R4, R5
0x0D42	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D46	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D4A	0x1B66    SUB	R6, R4, R5
0x0D4C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D50	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D54	0x1964    ADDS	R4, R4, R5
0x0D56	0xB23A    SXTH	R2, R7
0x0D58	0xB231    SXTH	R1, R6
0x0D5A	0xB220    SXTH	R0, R4
0x0D5C	0xF7FFFB60  BL	_TFT_H_Line+0
;__Lib_TFT.c, 840 :: 		
0x0D60	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D64	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D68	0x1967    ADDS	R7, R4, R5
0x0D6A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D6E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D72	0x1B65    SUB	R5, R4, R5
0x0D74	0xB22D    SXTH	R5, R5
0x0D76	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0D7A	0x1B2E    SUB	R6, R5, R4
0x0D7C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D80	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D84	0x1965    ADDS	R5, R4, R5
0x0D86	0xB22D    SXTH	R5, R5
0x0D88	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0D8C	0x1B2C    SUB	R4, R5, R4
0x0D8E	0xB23A    SXTH	R2, R7
0x0D90	0xB231    SXTH	R1, R6
0x0D92	0xB220    SXTH	R0, R4
0x0D94	0xF7FFFB44  BL	_TFT_H_Line+0
;__Lib_TFT.c, 841 :: 		
0x0D98	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D9C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DA0	0x1B67    SUB	R7, R4, R5
0x0DA2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DA6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DAA	0x1B65    SUB	R5, R4, R5
0x0DAC	0xB22D    SXTH	R5, R5
0x0DAE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DB2	0x1B2E    SUB	R6, R5, R4
0x0DB4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DB8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DBC	0x1965    ADDS	R5, R4, R5
0x0DBE	0xB22D    SXTH	R5, R5
0x0DC0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DC4	0x1B2C    SUB	R4, R5, R4
0x0DC6	0xB23A    SXTH	R2, R7
0x0DC8	0xB231    SXTH	R1, R6
0x0DCA	0xB220    SXTH	R0, R4
0x0DCC	0xF7FFFB28  BL	_TFT_H_Line+0
;__Lib_TFT.c, 842 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 843 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 845 :: 		
0x0DD0	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0DD4	0x2C00    CMP	R4, #0
0x0DD6	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 846 :: 		
0x0DD8	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0DDC	0x00A4    LSLS	R4, R4, #2
0x0DDE	0xB224    SXTH	R4, R4
0x0DE0	0x1DA5    ADDS	R5, R4, #6
0x0DE2	0xB22D    SXTH	R5, R5
0x0DE4	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0DE8	0x1964    ADDS	R4, R4, R5
0x0DEA	0xF8AD4004  STRH	R4, [SP, #4]
0x0DEE	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 848 :: 		
0x0DF0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DF4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0DF8	0x1B64    SUB	R4, R4, R5
0x0DFA	0xB224    SXTH	R4, R4
0x0DFC	0x00A4    LSLS	R4, R4, #2
0x0DFE	0xB224    SXTH	R4, R4
0x0E00	0xF204050A  ADDW	R5, R4, #10
0x0E04	0xB22D    SXTH	R5, R5
0x0E06	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0E0A	0x1964    ADDS	R4, R4, R5
0x0E0C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 849 :: 		
0x0E10	0xF9BD4006  LDRSH	R4, [SP, #6]
0x0E14	0x1E64    SUBS	R4, R4, #1
0x0E16	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 850 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 851 :: 		
0x0E1A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0E1E	0x1C64    ADDS	R4, R4, #1
0x0E20	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 852 :: 		
0x0E24	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 854 :: 		
0x0E26	0xF89D5014  LDRB	R5, [SP, #20]
0x0E2A	0x4C06    LDR	R4, [PC, #24]
0x0E2C	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 855 :: 		
0x0E2E	0xF8BD5016  LDRH	R5, [SP, #22]
0x0E32	0x4C05    LDR	R4, [PC, #20]
0x0E34	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 856 :: 		
L_end__TFT_Circle_Fill:
0x0E36	0xF8DDE000  LDR	LR, [SP, #0]
0x0E3A	0xB009    ADD	SP, SP, #36
0x0E3C	0x4770    BX	LR
0x0E3E	0xBF00    NOP
0x0E40	0x00182000  	__Lib_TFT_GradColorFrom+0
0x0E44	0x00092000  	__Lib_TFT_PenWidth+0
0x0E48	0x000A2000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x05B4	0xB083    SUB	SP, SP, #12
0x05B6	0xF8CDE000  STR	LR, [SP, #0]
0x05BA	0xB287    UXTH	R7, R0
0x05BC	0xFA1FF881  UXTH	R8, R1
0x05C0	0xFA1FF982  UXTH	R9, R2
0x05C4	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x05C8	0xF1B90F00  CMP	R9, #0
0x05CC	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x05CE	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x05D0	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x05D2	0x45D1    CMP	R9, R10
0x05D4	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x05D6	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x05DA	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x05DC	0xAE02    ADD	R6, SP, #8
0x05DE	0xF10D0506  ADD	R5, SP, #6
0x05E2	0xAC01    ADD	R4, SP, #4
0x05E4	0x4633    MOV	R3, R6
0x05E6	0x462A    MOV	R2, R5
0x05E8	0x4621    MOV	R1, R4
0x05EA	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x05EC	0xF7FFFDCC  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x05F0	0xF10D0609  ADD	R6, SP, #9
0x05F4	0xF10D0507  ADD	R5, SP, #7
0x05F8	0xF10D0405  ADD	R4, SP, #5
0x05FC	0x4633    MOV	R3, R6
0x05FE	0x462A    MOV	R2, R5
0x0600	0x4621    MOV	R1, R4
0x0602	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0606	0xF7FFFDBF  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x060A	0xFA1FF689  UXTH	R6, R9
0x060E	0xF89D5005  LDRB	R5, [SP, #5]
0x0612	0xF89D4004  LDRB	R4, [SP, #4]
0x0616	0x1B2C    SUB	R4, R5, R4
0x0618	0xB224    SXTH	R4, R4
0x061A	0x4374    MULS	R4, R6, R4
0x061C	0xFB94F5FA  SDIV	R5, R4, R10
0x0620	0xF89D4004  LDRB	R4, [SP, #4]
0x0624	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x0628	0xFA1FF689  UXTH	R6, R9
0x062C	0xF89D5007  LDRB	R5, [SP, #7]
0x0630	0xF89D4006  LDRB	R4, [SP, #6]
0x0634	0x1B2C    SUB	R4, R5, R4
0x0636	0xB224    SXTH	R4, R4
0x0638	0x4374    MULS	R4, R6, R4
0x063A	0xFB94F5FA  SDIV	R5, R4, R10
0x063E	0xF89D4006  LDRB	R4, [SP, #6]
0x0642	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x0644	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0648	0xF89D5009  LDRB	R5, [SP, #9]
0x064C	0xF89D4008  LDRB	R4, [SP, #8]
0x0650	0x1B2C    SUB	R4, R5, R4
0x0652	0xB224    SXTH	R4, R4
0x0654	0x4374    MULS	R4, R6, R4
0x0656	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x065A	0xF89D4008  LDRB	R4, [SP, #8]
0x065E	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x0660	0xB2E2    UXTB	R2, R4
0x0662	0xB2F9    UXTB	R1, R7
0x0664	0xFA5FF088  UXTB	R0, R8
0x0668	0xF7FFFD9C  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x066C	0xF8DDE000  LDR	LR, [SP, #0]
0x0670	0xB003    ADD	SP, SP, #12
0x0672	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x018A	0x0AC4    LSRS	R4, R0, #11
0x018C	0xB2A4    UXTH	R4, R4
0x018E	0x00E4    LSLS	R4, R4, #3
0x0190	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0192	0x0944    LSRS	R4, R0, #5
0x0194	0xB2A4    UXTH	R4, R4
0x0196	0x00A4    LSLS	R4, R4, #2
0x0198	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x019A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x019C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x01A6	0x08C3    LSRS	R3, R0, #3
0x01A8	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x01AA	0x02DC    LSLS	R4, R3, #11
0x01AC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x01AE	0x088B    LSRS	R3, R1, #2
0x01B0	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x01B2	0x015B    LSLS	R3, R3, #5
0x01B4	0xB29B    UXTH	R3, R3
0x01B6	0x431C    ORRS	R4, R3
0x01B8	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x01BA	0x08D3    LSRS	R3, R2, #3
0x01BC	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x01BE	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x01C2	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x01C4	0xB001    ADD	SP, SP, #4
0x01C6	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x0420	0xB086    SUB	SP, SP, #24
0x0422	0xF8CDE000  STR	LR, [SP, #0]
0x0426	0xF8AD000C  STRH	R0, [SP, #12]
0x042A	0xF8AD1010  STRH	R1, [SP, #16]
0x042E	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x0432	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0436	0xF9BD300C  LDRSH	R3, [SP, #12]
0x043A	0x42A3    CMP	R3, R4
0x043C	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x043E	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x0442	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0446	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x044A	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x044E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0452	0x2B00    CMP	R3, #0
0x0454	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x0456	0x2300    MOVS	R3, #0
0x0458	0xB21B    SXTH	R3, R3
0x045A	0xF8AD300C  STRH	R3, [SP, #12]
0x045E	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x0460	0x4B4B    LDR	R3, [PC, #300]
0x0462	0x881C    LDRH	R4, [R3, #0]
0x0464	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0468	0x42A3    CMP	R3, R4
0x046A	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x046C	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x046E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0472	0x2B00    CMP	R3, #0
0x0474	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x0476	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x0478	0x4B45    LDR	R3, [PC, #276]
0x047A	0x881C    LDRH	R4, [R3, #0]
0x047C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0480	0x42A3    CMP	R3, R4
0x0482	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x0484	0x4B42    LDR	R3, [PC, #264]
0x0486	0x881B    LDRH	R3, [R3, #0]
0x0488	0x1E5B    SUBS	R3, R3, #1
0x048A	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x048E	0x2301    MOVS	R3, #1
0x0490	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0494	0x4B3F    LDR	R3, [PC, #252]
0x0496	0x781C    LDRB	R4, [R3, #0]
0x0498	0xF89D3008  LDRB	R3, [SP, #8]
0x049C	0x42A3    CMP	R3, R4
0x049E	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x04A2	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x04A6	0xF0000301  AND	R3, R0, #1
0x04AA	0xB21B    SXTH	R3, R3
0x04AC	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x04AE	0x4241    RSBS	R1, R0, #0
0x04B0	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x04B2	0xB208    SXTH	R0, R1
0x04B4	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x04B6	0x1044    ASRS	R4, R0, #1
0x04B8	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x04BA	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x04BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x04C0	0x191B    ADDS	R3, R3, R4
0x04C2	0xB21B    SXTH	R3, R3
0x04C4	0x2B00    CMP	R3, #0
0x04C6	0xDB08    BLT	L__TFT_H_Line954
0x04C8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x04CC	0x185C    ADDS	R4, R3, R1
0x04CE	0xB224    SXTH	R4, R4
0x04D0	0x4B31    LDR	R3, [PC, #196]
0x04D2	0x881B    LDRH	R3, [R3, #0]
0x04D4	0x429C    CMP	R4, R3
0x04D6	0xD200    BCS	L__TFT_H_Line953
0x04D8	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x04DA	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x04DC	0x4B2F    LDR	R3, [PC, #188]
0x04DE	0x781B    LDRB	R3, [R3, #0]
0x04E0	0x2B00    CMP	R3, #0
0x04E2	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x04E4	0x2400    MOVS	R4, #0
0x04E6	0xB264    SXTB	R4, R4
0x04E8	0x4B2D    LDR	R3, [PC, #180]
0x04EA	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x04EC	0xF000FF54  BL	__Lib_TFT_Is_SSD1963_Set+0
0x04F0	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x04F2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x04F6	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x04F8	0xB2A3    UXTH	R3, R4
0x04FA	0xF9BD2010  LDRSH	R2, [SP, #16]
0x04FE	0xB2A1    UXTH	R1, R4
0x0500	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0504	0x4C27    LDR	R4, [PC, #156]
0x0506	0x6824    LDR	R4, [R4, #0]
0x0508	0x47A0    BLX	R4
0x050A	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x050C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0510	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0512	0xB2A1    UXTH	R1, R4
0x0514	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0518	0x4C23    LDR	R4, [PC, #140]
0x051A	0x6824    LDR	R4, [R4, #0]
0x051C	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x051E	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x0522	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0526	0x4298    CMP	R0, R3
0x0528	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x052A	0x4B20    LDR	R3, [PC, #128]
0x052C	0x881C    LDRH	R4, [R3, #0]
0x052E	0xF8AD0004  STRH	R0, [SP, #4]
0x0532	0xB2A0    UXTH	R0, R4
0x0534	0x4C1E    LDR	R4, [PC, #120]
0x0536	0x6824    LDR	R4, [R4, #0]
0x0538	0x47A0    BLX	R4
0x053A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x053E	0x1C41    ADDS	R1, R0, #1
0x0540	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x0542	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0544	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x0546	0x2401    MOVS	R4, #1
0x0548	0xB264    SXTB	R4, R4
0x054A	0x4B15    LDR	R3, [PC, #84]
0x054C	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x054E	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x0550	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0554	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0558	0x4298    CMP	R0, R3
0x055A	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x055C	0x4B13    LDR	R3, [PC, #76]
0x055E	0x881B    LDRH	R3, [R3, #0]
0x0560	0xF8AD0004  STRH	R0, [SP, #4]
0x0564	0xB29A    UXTH	R2, R3
0x0566	0xF9BD1014  LDRSH	R1, [SP, #20]
0x056A	0xB200    SXTH	R0, R0
0x056C	0xF7FFFE2C  BL	_TFT_Dot+0
0x0570	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x0574	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x0576	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x0578	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x057A	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x057C	0xF89D3008  LDRB	R3, [SP, #8]
0x0580	0x1C5B    ADDS	R3, R3, #1
0x0582	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x0586	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x0588	0xF8DDE000  LDR	LR, [SP, #0]
0x058C	0xB006    ADD	SP, SP, #24
0x058E	0x4770    BX	LR
0x0590	0x001E2000  	_TFT_DISP_WIDTH+0
0x0594	0x00092000  	__Lib_TFT_PenWidth+0
0x0598	0x00242000  	_TFT_DISP_HEIGHT+0
0x059C	0x00012000  	__Lib_TFT___no_acceleration+0
0x05A0	0x02BC4242  	TFT_CS+0
0x05A4	0x00202000  	_TFT_SSD1963_Set_Address_Ptr+0
0x05A8	0x00282000  	_TFT_Set_Address_Ptr+0
0x05AC	0x000A2000  	__Lib_TFT_PenColor+0
0x05B0	0x002C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x01C8	0xB082    SUB	SP, SP, #8
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
0x01CE	0xF8AD2004  STRH	R2, [SP, #4]
0x01D2	0xB20A    SXTH	R2, R1
0x01D4	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x01D6	0x2900    CMP	R1, #0
0x01D8	0xDB04    BLT	L__TFT_Dot949
0x01DA	0x4B17    LDR	R3, [PC, #92]
0x01DC	0x881B    LDRH	R3, [R3, #0]
0x01DE	0x4299    CMP	R1, R3
0x01E0	0xD200    BCS	L__TFT_Dot948
0x01E2	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x01E4	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01E6	0x2A00    CMP	R2, #0
0x01E8	0xDB04    BLT	L__TFT_Dot951
0x01EA	0x4B14    LDR	R3, [PC, #80]
0x01EC	0x881B    LDRH	R3, [R3, #0]
0x01EE	0x429A    CMP	R2, R3
0x01F0	0xD200    BCS	L__TFT_Dot950
0x01F2	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x01F4	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01F6	0x2400    MOVS	R4, #0
0x01F8	0xB264    SXTB	R4, R4
0x01FA	0x4B11    LDR	R3, [PC, #68]
0x01FC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x01FE	0xF001F8CB  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0202	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0204	0xB293    UXTH	R3, R2
0x0206	0xB28A    UXTH	R2, R1
0x0208	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x020A	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x020C	0x4C0D    LDR	R4, [PC, #52]
0x020E	0x6824    LDR	R4, [R4, #0]
0x0210	0x47A0    BLX	R4
0x0212	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0214	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0216	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0218	0x4C0B    LDR	R4, [PC, #44]
0x021A	0x6824    LDR	R4, [R4, #0]
0x021C	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x021E	0xF8BD0004  LDRH	R0, [SP, #4]
0x0222	0x4C0A    LDR	R4, [PC, #40]
0x0224	0x6824    LDR	R4, [R4, #0]
0x0226	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0228	0x2401    MOVS	R4, #1
0x022A	0xB264    SXTB	R4, R4
0x022C	0x4B04    LDR	R3, [PC, #16]
0x022E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0230	0xF8DDE000  LDR	LR, [SP, #0]
0x0234	0xB002    ADD	SP, SP, #8
0x0236	0x4770    BX	LR
0x0238	0x001E2000  	_TFT_DISP_WIDTH+0
0x023C	0x00242000  	_TFT_DISP_HEIGHT+0
0x0240	0x02BC4242  	TFT_CS+0
0x0244	0x00202000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0248	0x00282000  	_TFT_Set_Address_Ptr+0
0x024C	0x002C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x032C	0xB086    SUB	SP, SP, #24
0x032E	0xF8CDE000  STR	LR, [SP, #0]
0x0332	0xF8AD1004  STRH	R1, [SP, #4]
0x0336	0xB201    SXTH	R1, R0
0x0338	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x033C	0x4281    CMP	R1, R0
0x033E	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x0340	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x0342	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x0344	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x0346	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0348	0x2900    CMP	R1, #0
0x034A	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x034C	0x2100    MOVS	R1, #0
0x034E	0xB209    SXTH	R1, R1
0x0350	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x0352	0x4B2F    LDR	R3, [PC, #188]
0x0354	0x881B    LDRH	R3, [R3, #0]
0x0356	0x4299    CMP	R1, R3
0x0358	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x035A	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x035C	0x2800    CMP	R0, #0
0x035E	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x0360	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0362	0x4B2B    LDR	R3, [PC, #172]
0x0364	0x881B    LDRH	R3, [R3, #0]
0x0366	0x4298    CMP	R0, R3
0x0368	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x036A	0x4B29    LDR	R3, [PC, #164]
0x036C	0x881B    LDRH	R3, [R3, #0]
0x036E	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0370	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0372	0xB203    SXTH	R3, R0
0x0374	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x0376	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0378	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x037A	0xB215    SXTH	R5, R2
0x037C	0xB20A    SXTH	R2, R1
0x037E	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0380	0x4B24    LDR	R3, [PC, #144]
0x0382	0x781B    LDRB	R3, [R3, #0]
0x0384	0x4298    CMP	R0, R3
0x0386	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x0388	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x038A	0xF0040301  AND	R3, R4, #1
0x038E	0xB21B    SXTH	R3, R3
0x0390	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0392	0x4264    RSBS	R4, R4, #0
0x0394	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0396	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x0398	0x1063    ASRS	R3, R4, #1
0x039A	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x039C	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x039E	0x18EB    ADDS	R3, R5, R3
0x03A0	0xB21B    SXTH	R3, R3
0x03A2	0x2B00    CMP	R3, #0
0x03A4	0xDB06    BLT	L__TFT_V_Line958
0x03A6	0x19AC    ADDS	R4, R5, R6
0x03A8	0xB224    SXTH	R4, R4
0x03AA	0x4B1B    LDR	R3, [PC, #108]
0x03AC	0x881B    LDRH	R3, [R3, #0]
0x03AE	0x429C    CMP	R4, R3
0x03B0	0xD200    BCS	L__TFT_V_Line957
0x03B2	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x03B4	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x03B6	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x03B8	0x428F    CMP	R7, R1
0x03BA	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x03BC	0x4B17    LDR	R3, [PC, #92]
0x03BE	0x881C    LDRH	R4, [R3, #0]
0x03C0	0x19AB    ADDS	R3, R5, R6
0x03C2	0xF88D0004  STRB	R0, [SP, #4]
0x03C6	0xF8AD1008  STRH	R1, [SP, #8]
0x03CA	0xF8AD200C  STRH	R2, [SP, #12]
0x03CE	0xF8AD5010  STRH	R5, [SP, #16]
0x03D2	0xF8AD6012  STRH	R6, [SP, #18]
0x03D6	0xF8AD7014  STRH	R7, [SP, #20]
0x03DA	0xB2A2    UXTH	R2, R4
0x03DC	0xB239    SXTH	R1, R7
0x03DE	0xB218    SXTH	R0, R3
0x03E0	0xF7FFFEF2  BL	_TFT_Dot+0
0x03E4	0xF8BD7014  LDRH	R7, [SP, #20]
0x03E8	0xF9BD6012  LDRSH	R6, [SP, #18]
0x03EC	0xF9BD5010  LDRSH	R5, [SP, #16]
0x03F0	0xF9BD200C  LDRSH	R2, [SP, #12]
0x03F4	0xF9BD1008  LDRSH	R1, [SP, #8]
0x03F8	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x03FC	0x1C7F    ADDS	R7, R7, #1
0x03FE	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0400	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0402	0x1C40    ADDS	R0, R0, #1
0x0404	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0406	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x0408	0xF8DDE000  LDR	LR, [SP, #0]
0x040C	0xB006    ADD	SP, SP, #24
0x040E	0x4770    BX	LR
0x0410	0x00242000  	_TFT_DISP_HEIGHT+0
0x0414	0x00092000  	__Lib_TFT_PenWidth+0
0x0418	0x001E2000  	_TFT_DISP_WIDTH+0
0x041C	0x000A2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_Clear:
;Snake_Game.c, 150 :: 		void Clear(s16 x,s16 y)
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x23DC	0xB081    SUB	SP, SP, #4
0x23DE	0xF8CDE000  STR	LR, [SP, #0]
0x23E2	0xB203    SXTH	R3, R0
0x23E4	0xB20C    SXTH	R4, R1
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 12 (R3)
; y start address is: 16 (R4)
;Snake_Game.c, 152 :: 		TFT_Set_Pen(CL_WHITE,15);
0x23E6	0x210F    MOVS	R1, #15
0x23E8	0xF64F70FF  MOVW	R0, #65535
0x23EC	0xF7FFFAD6  BL	_TFT_Set_Pen+0
;Snake_Game.c, 153 :: 		TFT_Circle(x,y,2);
0x23F0	0x2202    MOVS	R2, #2
0x23F2	0xB212    SXTH	R2, R2
0x23F4	0xB221    SXTH	R1, R4
; y end address is: 16 (R4)
0x23F6	0xB218    SXTH	R0, R3
; x end address is: 12 (R3)
0x23F8	0xF7FEFFF8  BL	_TFT_Circle+0
;Snake_Game.c, 154 :: 		}
L_end_Clear:
0x23FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2400	0xB001    ADD	SP, SP, #4
0x2402	0x4770    BX	LR
; end of _Clear
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x2658	0xB082    SUB	SP, SP, #8
0x265A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x265E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2660	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x2662	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2664	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2666	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x2668	0x2803    CMP	R0, #3
0x266A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x266E	0x4893    LDR	R0, [PC, #588]
0x2670	0x4281    CMP	R1, R0
0x2672	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x2674	0x4892    LDR	R0, [PC, #584]
0x2676	0x6800    LDR	R0, [R0, #0]
0x2678	0xF0400105  ORR	R1, R0, #5
0x267C	0x4890    LDR	R0, [PC, #576]
0x267E	0x6001    STR	R1, [R0, #0]
0x2680	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2682	0x4890    LDR	R0, [PC, #576]
0x2684	0x4281    CMP	R1, R0
0x2686	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2688	0x488D    LDR	R0, [PC, #564]
0x268A	0x6800    LDR	R0, [R0, #0]
0x268C	0xF0400104  ORR	R1, R0, #4
0x2690	0x488B    LDR	R0, [PC, #556]
0x2692	0x6001    STR	R1, [R0, #0]
0x2694	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2696	0x488C    LDR	R0, [PC, #560]
0x2698	0x4281    CMP	R1, R0
0x269A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x269C	0x4888    LDR	R0, [PC, #544]
0x269E	0x6800    LDR	R0, [R0, #0]
0x26A0	0xF0400103  ORR	R1, R0, #3
0x26A4	0x4886    LDR	R0, [PC, #536]
0x26A6	0x6001    STR	R1, [R0, #0]
0x26A8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x26AA	0xF64E2060  MOVW	R0, #60000
0x26AE	0x4281    CMP	R1, R0
0x26B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x26B2	0x4883    LDR	R0, [PC, #524]
0x26B4	0x6800    LDR	R0, [R0, #0]
0x26B6	0xF0400102  ORR	R1, R0, #2
0x26BA	0x4881    LDR	R0, [PC, #516]
0x26BC	0x6001    STR	R1, [R0, #0]
0x26BE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x26C0	0xF2475030  MOVW	R0, #30000
0x26C4	0x4281    CMP	R1, R0
0x26C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x26C8	0x487D    LDR	R0, [PC, #500]
0x26CA	0x6800    LDR	R0, [R0, #0]
0x26CC	0xF0400101  ORR	R1, R0, #1
0x26D0	0x487B    LDR	R0, [PC, #492]
0x26D2	0x6001    STR	R1, [R0, #0]
0x26D4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x26D6	0x487A    LDR	R0, [PC, #488]
0x26D8	0x6801    LDR	R1, [R0, #0]
0x26DA	0xF06F0007  MVN	R0, #7
0x26DE	0x4001    ANDS	R1, R0
0x26E0	0x4877    LDR	R0, [PC, #476]
0x26E2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x26E4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x26E6	0x2802    CMP	R0, #2
0x26E8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x26EC	0x4877    LDR	R0, [PC, #476]
0x26EE	0x4281    CMP	R1, R0
0x26F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x26F2	0x4873    LDR	R0, [PC, #460]
0x26F4	0x6800    LDR	R0, [R0, #0]
0x26F6	0xF0400106  ORR	R1, R0, #6
0x26FA	0x4871    LDR	R0, [PC, #452]
0x26FC	0x6001    STR	R1, [R0, #0]
0x26FE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2700	0x4870    LDR	R0, [PC, #448]
0x2702	0x4281    CMP	R1, R0
0x2704	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x2706	0x486E    LDR	R0, [PC, #440]
0x2708	0x6800    LDR	R0, [R0, #0]
0x270A	0xF0400105  ORR	R1, R0, #5
0x270E	0x486C    LDR	R0, [PC, #432]
0x2710	0x6001    STR	R1, [R0, #0]
0x2712	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2714	0x486E    LDR	R0, [PC, #440]
0x2716	0x4281    CMP	R1, R0
0x2718	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x271A	0x4869    LDR	R0, [PC, #420]
0x271C	0x6800    LDR	R0, [R0, #0]
0x271E	0xF0400104  ORR	R1, R0, #4
0x2722	0x4867    LDR	R0, [PC, #412]
0x2724	0x6001    STR	R1, [R0, #0]
0x2726	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2728	0x486A    LDR	R0, [PC, #424]
0x272A	0x4281    CMP	R1, R0
0x272C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x272E	0x4864    LDR	R0, [PC, #400]
0x2730	0x6800    LDR	R0, [R0, #0]
0x2732	0xF0400103  ORR	R1, R0, #3
0x2736	0x4862    LDR	R0, [PC, #392]
0x2738	0x6001    STR	R1, [R0, #0]
0x273A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x273C	0xF64B3080  MOVW	R0, #48000
0x2740	0x4281    CMP	R1, R0
0x2742	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x2744	0x485E    LDR	R0, [PC, #376]
0x2746	0x6800    LDR	R0, [R0, #0]
0x2748	0xF0400102  ORR	R1, R0, #2
0x274C	0x485C    LDR	R0, [PC, #368]
0x274E	0x6001    STR	R1, [R0, #0]
0x2750	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2752	0xF64550C0  MOVW	R0, #24000
0x2756	0x4281    CMP	R1, R0
0x2758	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x275A	0x4859    LDR	R0, [PC, #356]
0x275C	0x6800    LDR	R0, [R0, #0]
0x275E	0xF0400101  ORR	R1, R0, #1
0x2762	0x4857    LDR	R0, [PC, #348]
0x2764	0x6001    STR	R1, [R0, #0]
0x2766	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x2768	0x4855    LDR	R0, [PC, #340]
0x276A	0x6801    LDR	R1, [R0, #0]
0x276C	0xF06F0007  MVN	R0, #7
0x2770	0x4001    ANDS	R1, R0
0x2772	0x4853    LDR	R0, [PC, #332]
0x2774	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x2776	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2778	0x2801    CMP	R0, #1
0x277A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x277E	0x4851    LDR	R0, [PC, #324]
0x2780	0x4281    CMP	R1, R0
0x2782	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2784	0x484E    LDR	R0, [PC, #312]
0x2786	0x6800    LDR	R0, [R0, #0]
0x2788	0xF0400107  ORR	R1, R0, #7
0x278C	0x484C    LDR	R0, [PC, #304]
0x278E	0x6001    STR	R1, [R0, #0]
0x2790	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2792	0x4851    LDR	R0, [PC, #324]
0x2794	0x4281    CMP	R1, R0
0x2796	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2798	0x4849    LDR	R0, [PC, #292]
0x279A	0x6800    LDR	R0, [R0, #0]
0x279C	0xF0400106  ORR	R1, R0, #6
0x27A0	0x4847    LDR	R0, [PC, #284]
0x27A2	0x6001    STR	R1, [R0, #0]
0x27A4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x27A6	0x4848    LDR	R0, [PC, #288]
0x27A8	0x4281    CMP	R1, R0
0x27AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x27AC	0x4844    LDR	R0, [PC, #272]
0x27AE	0x6800    LDR	R0, [R0, #0]
0x27B0	0xF0400105  ORR	R1, R0, #5
0x27B4	0x4842    LDR	R0, [PC, #264]
0x27B6	0x6001    STR	R1, [R0, #0]
0x27B8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x27BA	0x4846    LDR	R0, [PC, #280]
0x27BC	0x4281    CMP	R1, R0
0x27BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x27C0	0x483F    LDR	R0, [PC, #252]
0x27C2	0x6800    LDR	R0, [R0, #0]
0x27C4	0xF0400104  ORR	R1, R0, #4
0x27C8	0x483D    LDR	R0, [PC, #244]
0x27CA	0x6001    STR	R1, [R0, #0]
0x27CC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x27CE	0xF24D20F0  MOVW	R0, #54000
0x27D2	0x4281    CMP	R1, R0
0x27D4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x27D6	0x483A    LDR	R0, [PC, #232]
0x27D8	0x6800    LDR	R0, [R0, #0]
0x27DA	0xF0400103  ORR	R1, R0, #3
0x27DE	0x4838    LDR	R0, [PC, #224]
0x27E0	0x6001    STR	R1, [R0, #0]
0x27E2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x27E4	0xF64840A0  MOVW	R0, #36000
0x27E8	0x4281    CMP	R1, R0
0x27EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x27EC	0x4834    LDR	R0, [PC, #208]
0x27EE	0x6800    LDR	R0, [R0, #0]
0x27F0	0xF0400102  ORR	R1, R0, #2
0x27F4	0x4832    LDR	R0, [PC, #200]
0x27F6	0x6001    STR	R1, [R0, #0]
0x27F8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x27FA	0xF2446050  MOVW	R0, #18000
0x27FE	0x4281    CMP	R1, R0
0x2800	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2802	0x482F    LDR	R0, [PC, #188]
0x2804	0x6800    LDR	R0, [R0, #0]
0x2806	0xF0400101  ORR	R1, R0, #1
0x280A	0x482D    LDR	R0, [PC, #180]
0x280C	0x6001    STR	R1, [R0, #0]
0x280E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2810	0x482B    LDR	R0, [PC, #172]
0x2812	0x6801    LDR	R1, [R0, #0]
0x2814	0xF06F0007  MVN	R0, #7
0x2818	0x4001    ANDS	R1, R0
0x281A	0x4829    LDR	R0, [PC, #164]
0x281C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x281E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2820	0x2800    CMP	R0, #0
0x2822	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x2826	0x482D    LDR	R0, [PC, #180]
0x2828	0x4281    CMP	R1, R0
0x282A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x282C	0x4824    LDR	R0, [PC, #144]
0x282E	0x6800    LDR	R0, [R0, #0]
0x2830	0xF0400107  ORR	R1, R0, #7
0x2834	0x4822    LDR	R0, [PC, #136]
0x2836	0x6001    STR	R1, [R0, #0]
0x2838	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x283A	0x4825    LDR	R0, [PC, #148]
0x283C	0x4281    CMP	R1, R0
0x283E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2840	0x481F    LDR	R0, [PC, #124]
0x2842	0x6800    LDR	R0, [R0, #0]
0x2844	0xF0400106  ORR	R1, R0, #6
0x2848	0x481D    LDR	R0, [PC, #116]
0x284A	0x6001    STR	R1, [R0, #0]
0x284C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x284E	0x4824    LDR	R0, [PC, #144]
0x2850	0x4281    CMP	R1, R0
0x2852	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x2854	0x481A    LDR	R0, [PC, #104]
0x2856	0x6800    LDR	R0, [R0, #0]
0x2858	0xF0400105  ORR	R1, R0, #5
0x285C	0x4818    LDR	R0, [PC, #96]
0x285E	0x6001    STR	R1, [R0, #0]
0x2860	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2862	0xF5B14F7A  CMP	R1, #64000
0x2866	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2868	0x4815    LDR	R0, [PC, #84]
0x286A	0x6800    LDR	R0, [R0, #0]
0x286C	0xF0400104  ORR	R1, R0, #4
0x2870	0x4813    LDR	R0, [PC, #76]
0x2872	0x6001    STR	R1, [R0, #0]
0x2874	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2876	0xF64B3080  MOVW	R0, #48000
0x287A	0x4281    CMP	R1, R0
0x287C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x287E	0x4810    LDR	R0, [PC, #64]
0x2880	0x6800    LDR	R0, [R0, #0]
0x2882	0xF0400103  ORR	R1, R0, #3
0x2886	0x480E    LDR	R0, [PC, #56]
0x2888	0x6001    STR	R1, [R0, #0]
0x288A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x288C	0xF5B14FFA  CMP	R1, #32000
0x2890	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2892	0x480B    LDR	R0, [PC, #44]
0x2894	0x6800    LDR	R0, [R0, #0]
0x2896	0xF0400102  ORR	R1, R0, #2
0x289A	0x4809    LDR	R0, [PC, #36]
0x289C	0x6001    STR	R1, [R0, #0]
0x289E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x28A0	0xF5B15F7A  CMP	R1, #16000
0x28A4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x28A6	0xE01D    B	#58
0x28A8	0x00810000  	#129
0x28AC	0x00100400  	#67108880
0x28B0	0x00000000  	#0
0x28B4	0x00030000  	#3
0x28B8	0x3E800000  	#16000
0x28BC	0x49F00002  	#150000
0x28C0	0x3C004002  	FLASH_ACR+0
0x28C4	0xD4C00001  	#120000
0x28C8	0x5F900001  	#90000
0x28CC	0x32800002  	#144000
0x28D0	0x77000001  	#96000
0x28D4	0x19400001  	#72000
0x28D8	0xA5E00001  	#108000
0x28DC	0xB5800001  	#112000
0x28E0	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x28E4	0x482D    LDR	R0, [PC, #180]
0x28E6	0x6800    LDR	R0, [R0, #0]
0x28E8	0xF0400101  ORR	R1, R0, #1
0x28EC	0x482B    LDR	R0, [PC, #172]
0x28EE	0x6001    STR	R1, [R0, #0]
0x28F0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x28F2	0x482A    LDR	R0, [PC, #168]
0x28F4	0x6801    LDR	R1, [R0, #0]
0x28F6	0xF06F0007  MVN	R0, #7
0x28FA	0x4001    ANDS	R1, R0
0x28FC	0x4827    LDR	R0, [PC, #156]
0x28FE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2900	0x2101    MOVS	R1, #1
0x2902	0xB249    SXTB	R1, R1
0x2904	0x4826    LDR	R0, [PC, #152]
0x2906	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2908	0x4826    LDR	R0, [PC, #152]
0x290A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x290C	0xF7FFFD7A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2910	0x4825    LDR	R0, [PC, #148]
0x2912	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2914	0x4825    LDR	R0, [PC, #148]
0x2916	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x2918	0x4825    LDR	R0, [PC, #148]
0x291A	0xEA020100  AND	R1, R2, R0, LSL #0
0x291E	0x4825    LDR	R0, [PC, #148]
0x2920	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2922	0xF0020001  AND	R0, R2, #1
0x2926	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x2928	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x292A	0x4822    LDR	R0, [PC, #136]
0x292C	0x6800    LDR	R0, [R0, #0]
0x292E	0xF0000002  AND	R0, R0, #2
0x2932	0x2800    CMP	R0, #0
0x2934	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x2936	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2938	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x293A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x293C	0xF4023080  AND	R0, R2, #65536
0x2940	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x2942	0x481C    LDR	R0, [PC, #112]
0x2944	0x6800    LDR	R0, [R0, #0]
0x2946	0xF4003000  AND	R0, R0, #131072
0x294A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x294C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x294E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2950	0x460A    MOV	R2, R1
0x2952	0x9901    LDR	R1, [SP, #4]
0x2954	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x2956	0x9101    STR	R1, [SP, #4]
0x2958	0x4611    MOV	R1, R2
0x295A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x295C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2960	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x2962	0x4814    LDR	R0, [PC, #80]
0x2964	0x6800    LDR	R0, [R0, #0]
0x2966	0xF0407180  ORR	R1, R0, #16777216
0x296A	0x4812    LDR	R0, [PC, #72]
0x296C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x296E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2970	0x4810    LDR	R0, [PC, #64]
0x2972	0x6800    LDR	R0, [R0, #0]
0x2974	0xF0007000  AND	R0, R0, #33554432
0x2978	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x297A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x297C	0x460A    MOV	R2, R1
0x297E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2980	0x480A    LDR	R0, [PC, #40]
0x2982	0x6800    LDR	R0, [R0, #0]
0x2984	0xF000010C  AND	R1, R0, #12
0x2988	0x0090    LSLS	R0, R2, #2
0x298A	0xF000000C  AND	R0, R0, #12
0x298E	0x4281    CMP	R1, R0
0x2990	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2992	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2994	0xF8DDE000  LDR	LR, [SP, #0]
0x2998	0xB002    ADD	SP, SP, #8
0x299A	0x4770    BX	LR
0x299C	0x3C004002  	FLASH_ACR+0
0x29A0	0x80204247  	FLASH_ACR+0
0x29A4	0x80244247  	FLASH_ACR+0
0x29A8	0x38044002  	RCC_PLLCFGR+0
0x29AC	0x38084002  	RCC_CFGR+0
0x29B0	0xFFFF000F  	#1048575
0x29B4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x2404	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x2406	0x480D    LDR	R0, [PC, #52]
0x2408	0x6800    LDR	R0, [R0, #0]
0x240A	0xF0400101  ORR	R1, R0, #1
0x240E	0x480B    LDR	R0, [PC, #44]
0x2410	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x2412	0x2100    MOVS	R1, #0
0x2414	0x480A    LDR	R0, [PC, #40]
0x2416	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x2418	0x4808    LDR	R0, [PC, #32]
0x241A	0x6801    LDR	R1, [R0, #0]
0x241C	0x4809    LDR	R0, [PC, #36]
0x241E	0x4001    ANDS	R1, R0
0x2420	0x4806    LDR	R0, [PC, #24]
0x2422	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x2424	0x4908    LDR	R1, [PC, #32]
0x2426	0x4809    LDR	R0, [PC, #36]
0x2428	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x242A	0x4804    LDR	R0, [PC, #16]
0x242C	0x6801    LDR	R1, [R0, #0]
0x242E	0xF46F2080  MVN	R0, #262144
0x2432	0x4001    ANDS	R1, R0
0x2434	0x4801    LDR	R0, [PC, #4]
0x2436	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x2438	0xB001    ADD	SP, SP, #4
0x243A	0x4770    BX	LR
0x243C	0x38004002  	RCC_CR+0
0x2440	0x38084002  	RCC_CFGR+0
0x2444	0xFFFFFEF6  	#-17367041
0x2448	0x30102400  	#603992080
0x244C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2634	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2636	0x4904    LDR	R1, [PC, #16]
0x2638	0x4804    LDR	R0, [PC, #16]
0x263A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x263C	0x4904    LDR	R1, [PC, #16]
0x263E	0x4805    LDR	R0, [PC, #20]
0x2640	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2642	0xB001    ADD	SP, SP, #4
0x2644	0x4770    BX	LR
0x2646	0xBF00    NOP
0x2648	0x3E800000  	#16000
0x264C	0x000C2000  	___System_CLOCK_IN_KHZ+0
0x2650	0x00030000  	#3
0x2654	0x00102000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x2600	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x2602	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x2604	0xB001    ADD	SP, SP, #4
0x2606	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x2608	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x260A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x260E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x2612	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x2614	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x2618	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x261A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x261C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x261E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x2620	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x2622	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x2626	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x262A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x262E	0xB001    ADD	SP, SP, #4
0x2630	0x4770    BX	LR
; end of ___EnableFPU
0x2D70	0xB500    PUSH	(R14)
0x2D72	0xF8DFB014  LDR	R11, [PC, #20]
0x2D76	0xF8DFA014  LDR	R10, [PC, #20]
0x2D7A	0xF8DFC014  LDR	R12, [PC, #20]
0x2D7E	0xF7FFFB85  BL	9356
0x2D82	0xBD00    POP	(R15)
0x2D84	0x4770    BX	LR
0x2D86	0xBF00    NOP
0x2D88	0x00002000  	#536870912
0x2D8C	0x00092000  	#536870921
0x2D90	0x2D640000  	#11620
0x2DF0	0xB500    PUSH	(R14)
0x2DF2	0xF8DFB010  LDR	R11, [PC, #16]
0x2DF6	0xF8DFA010  LDR	R10, [PC, #16]
0x2DFA	0xF7FFFB29  BL	9296
0x2DFE	0xBD00    POP	(R15)
0x2E00	0x4770    BX	LR
0x2E02	0xBF00    NOP
0x2E04	0x00002000  	#536870912
0x2E08	0x003C2000  	#536870972
;,0 :: _initBlock_0 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x2D64	0x0000 ;_initBlock_0+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x2D64 : ?ICS__Lib_TFT___no_acceleration at 0x2D65
; end of _initBlock_0
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x2D66	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_2 [2]
; Containing: ?ICS__Lib_TFT___MM_plus [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x2D68	0x0000 ;_initBlock_2+0 : ?ICS__Lib_TFT___MM_plus at 0x2D68 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x2D69
; end of _initBlock_2
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x2D6A	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x2D6C	0x00 ;?ICS__Lib_TFT_Defs_TFT_Rotated_180+0
; end of ?ICS__Lib_TFT_Defs_TFT_Rotated_180
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _TFT_Color16bitToRGB
0x01A4      [36]    _TFT_RGBToColor16bit
0x01C8     [136]    _TFT_Dot
0x0250      [26]    _Delay_1us
0x026C     [168]    _GPIO_Clk_Enable
0x0314      [24]    __Lib_TFT_Defs_Write_to_Port
0x032C     [244]    _TFT_V_Line
0x0420     [404]    _TFT_H_Line
0x05B4     [192]    _TFT_GetCurrentColor
0x0674      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x06A0      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x06F4     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x07B8      [12]    _Is_TFT_Rotated_180
0x07C8      [22]    _Delay_5ms
0x07E0      [26]    _Delay_100ms
0x07FC      [60]    __Lib_TFT_Defs_Read_From_Port
0x0838      [26]    _Delay_10ms
0x0854    [1528]    __Lib_TFT__TFT_Circle_Fill
0x0E4C     [560]    _GPIO_Config
0x107C      [52]    _TFT_Set_Index
0x10B0      [84]    _TFT_SSD1963_8bit_Set_Index
0x1104      [52]    _TFT_Write_Command
0x1138     [104]    _TFT_Set_Address_ILI9340
0x11A0      [96]    _TFT_Write_Data
0x1200     [104]    _TFT_Set_Address_R61526
0x1268     [104]    _TFT_Set_Address_ILI9481
0x12D0     [104]    _TFT_Set_Address_ILI9342
0x1338      [96]    _TFT_SSD1963_8bit_Write_Data
0x1398      [16]    __Lib_TFT_Is_SSD1963_Set
0x13A8      [24]    _Delay_500us
0x13C0      [44]    _TFT_16bit_Write_Data
0x13EC     [988]    _TFT_Circle
0x17C8     [212]    _TFT_Set_Address_HX8352A
0x189C      [24]    _TFT_Move_Cursor
0x18B4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x18E8     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x198C      [16]    _Is_TFT_Set
0x199C      [24]    _TFT_Set_Pen
0x19B4      [64]    _TFT_Set_Brush
0x19F4     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1D08     [120]    _TFT_Set_Address
0x1D80     [328]    _TFT_Set_Address_SSD1963II
0x1EC8     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x2298     [104]    _TFT_Set_Address_SST7715R
0x2300     [220]    _TFT_Init_ILI9341_8bit
0x23DC      [40]    _Clear
0x2404      [76]    __Lib_System_4XX_SystemClockSetDefault
0x2450      [58]    ___FillZeros
0x248C      [20]    ___CC2DW
0x24A0     [106]    _Button
0x250C      [24]    _GPIO_Digital_Input
0x2524      [36]    _TFT_Set_Default_Mode
0x2548     [144]    _TFT_Fill_Screen
0x25D8      [40]    _Draw
0x2600       [8]    ___GenExcept
0x2608      [42]    ___EnableFPU
0x2634      [36]    __Lib_System_4XX_InitialSetUpFosc
0x2658     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x29B8     [940]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    __Lib_TFT___SSD1963_controller
0x20000001       [1]    __Lib_TFT___no_acceleration
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [1]    __Lib_TFT___MM_plus
0x20000005       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000006       [2]    __Lib_TFT_Defs___controller
0x20000008       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000009       [1]    __Lib_TFT_PenWidth
0x2000000A       [2]    __Lib_TFT_PenColor
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
0x20000010       [4]    __VOLTAGE_RANGE
0x20000014       [2]    __Lib_TFT_BrushColor
0x20000016       [1]    __Lib_TFT_GradientEnabled
0x20000017       [1]    __Lib_TFT_GradientOrientation
0x20000018       [2]    __Lib_TFT_GradColorFrom
0x2000001A       [2]    __Lib_TFT_GradColorTo
0x2000001C       [1]    __Lib_TFT_BrushEnabled
0x2000001D       [1]    _ExternalFontSet
0x2000001E       [2]    _TFT_DISP_WIDTH
0x20000020       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000024       [2]    _TFT_DISP_HEIGHT
0x20000026       [2]    __Lib_TFT_x_cord
0x20000028       [4]    _TFT_Set_Address_Ptr
0x2000002C       [4]    _TFT_Write_Data_Ptr
0x20000030       [2]    __Lib_TFT_y_cord
0x20000034       [4]    _TFT_Set_Index_Ptr
0x20000038       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2D64       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x2D65       [1]    ?ICS__Lib_TFT___no_acceleration
0x2D66       [2]    ?ICS__Lib_TFT_Ptr_Set
0x2D68       [1]    ?ICS__Lib_TFT___MM_plus
0x2D69       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x2D6A       [2]    ?ICS__Lib_TFT_Defs___controller
0x2D6C       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
