/* Generated by Yosys 0.9+4052 (git sha1 8c5f3794, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "adder_synthed.v:1.1-1537.10" *)
module top(\a[0] , \a[1] , \a[2] , \a[3] , \a[4] , \a[5] , \a[6] , \a[7] , \a[8] , \a[9] , \a[10] , \a[11] , \a[12] , \a[13] , \a[14] , \a[15] , \a[16] , \a[17] , \a[18] , \a[19] , \a[20] , \a[21] , \a[22] , \a[23] , \a[24] , \a[25] , \a[26] , \a[27] , \a[28] , \a[29] , \a[30] , \a[31] , \a[32] , \a[33] , \a[34] , \a[35] , \a[36] , \a[37] , \a[38] , \a[39] , \a[40] , \a[41] , \a[42] , \a[43] , \a[44] , \a[45] , \a[46] , \a[47] , \a[48] , \a[49] , \a[50] , \a[51] , \a[52] , \a[53] , \a[54] , \a[55] , \a[56] , \a[57] , \a[58] , \a[59] , \a[60] , \a[61] , \a[62] , \a[63] , \a[64] , \a[65] , \a[66] , \a[67] , \a[68] , \a[69] , \a[70] , \a[71] , \a[72] , \a[73] , \a[74] , \a[75] , \a[76] , \a[77] , \a[78] , \a[79] , \a[80] , \a[81] , \a[82] , \a[83] , \a[84] , \a[85] , \a[86] , \a[87] , \a[88] , \a[89] , \a[90] , \a[91] , \a[92] , \a[93] , \a[94] , \a[95] , \a[96] , \a[97] , \a[98] , \a[99] , \a[100] , \a[101] , \a[102] , \a[103] , \a[104] , \a[105] , \a[106] , \a[107] , \a[108] , \a[109] , \a[110] , \a[111] , \a[112] , \a[113] , \a[114] , \a[115] , \a[116] , \a[117] , \a[118] , \a[119] , \a[120] , \a[121] , \a[122] , \a[123] , \a[124] , \a[125] , \a[126] , \a[127] , \b[0] , \b[1] , \b[2] , \b[3] , \b[4] , \b[5] , \b[6] , \b[7] , \b[8] , \b[9] , \b[10] , \b[11] , \b[12] , \b[13] , \b[14] , \b[15] , \b[16] , \b[17] , \b[18] , \b[19] , \b[20] , \b[21] , \b[22] , \b[23] , \b[24] , \b[25] , \b[26] , \b[27] , \b[28] , \b[29] , \b[30] , \b[31] , \b[32] , \b[33] , \b[34] , \b[35] , \b[36] , \b[37] , \b[38] , \b[39] , \b[40] , \b[41] , \b[42] , \b[43] , \b[44] , \b[45] , \b[46] , \b[47] , \b[48] , \b[49] , \b[50] , \b[51] , \b[52] , \b[53] , \b[54] , \b[55] , \b[56] , \b[57] , \b[58] , \b[59] , \b[60] , \b[61] , \b[62] , \b[63] , \b[64] , \b[65] , \b[66] , \b[67] , \b[68] , \b[69] , \b[70] , \b[71] , \b[72] , \b[73] , \b[74] , \b[75] , \b[76] , \b[77] , \b[78] , \b[79] , \b[80] , \b[81] , \b[82] , \b[83] , \b[84] , \b[85] , \b[86] , \b[87] , \b[88] , \b[89] , \b[90] , \b[91] , \b[92] , \b[93] , \b[94] , \b[95] , \b[96] , \b[97] , \b[98] , \b[99] , \b[100] , \b[101] , \b[102] , \b[103] , \b[104] , \b[105] , \b[106] , \b[107] , \b[108] , \b[109] , \b[110] , \b[111] , \b[112] , \b[113] , \b[114] , \b[115] , \b[116] , \b[117] , \b[118] , \b[119] , \b[120] , \b[121] , \b[122] , \b[123] , \b[124] , \b[125] , \b[126] , \b[127] , \f[0] , \f[1] , \f[2] , \f[3] , \f[4] , \f[5] , \f[6] , \f[7] , \f[8] , \f[9] , \f[10] , \f[11] , \f[12] , \f[13] , \f[14] , \f[15] , \f[16] , \f[17] , \f[18] , \f[19] , \f[20] , \f[21] , \f[22] , \f[23] , \f[24] , \f[25] , \f[26] , \f[27] , \f[28] , \f[29] , \f[30] , \f[31] , \f[32] , \f[33] , \f[34] , \f[35] , \f[36] , \f[37] , \f[38] , \f[39] , \f[40] , \f[41] , \f[42] , \f[43] , \f[44] , \f[45] , \f[46] , \f[47] , \f[48] , \f[49] , \f[50] , \f[51] , \f[52] , \f[53] , \f[54] , \f[55] , \f[56] , \f[57] , \f[58] , \f[59] , \f[60] , \f[61] , \f[62] , \f[63] , \f[64] , \f[65] , \f[66] , \f[67] , \f[68] , \f[69] , \f[70] , \f[71] , \f[72] , \f[73] , \f[74] , \f[75] , \f[76] , \f[77] , \f[78] , \f[79] , \f[80] , \f[81] , \f[82] , \f[83] , \f[84] , \f[85] , \f[86] , \f[87] , \f[88] , \f[89] , \f[90] , \f[91] , \f[92] , \f[93] , \f[94] , \f[95] , \f[96] , \f[97] , \f[98] , \f[99] , \f[100] , \f[101] , \f[102] , \f[103] , \f[104] , \f[105] , \f[106] , \f[107] , \f[108] , \f[109] , \f[110] , \f[111] , \f[112] , \f[113] , \f[114] , \f[115] , \f[116] , \f[117] , \f[118] , \f[119] , \f[120] , \f[121] , \f[122] , \f[123] , \f[124] , \f[125] , \f[126] , \f[127] , cOut);
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _000_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _001_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _002_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _003_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _004_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _005_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _006_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _007_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _008_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _009_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _010_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _011_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _012_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _013_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _014_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _015_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _016_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _017_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _018_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _019_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _020_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _021_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _022_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _023_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _024_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _025_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _026_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _027_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _028_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _029_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _030_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _031_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _035_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _036_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _037_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _038_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _039_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _040_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _041_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _042_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _043_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _044_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _045_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _046_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _047_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _048_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [5:0] _049_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _052_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _053_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _054_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _055_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _056_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _057_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _058_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _059_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _060_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _061_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _062_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _063_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _064_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _065_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _066_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _067_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _068_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _069_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _070_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _071_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _072_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _076_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _077_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _078_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _079_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _082_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _084_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _092_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _093_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _094_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _095_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _096_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _097_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _098_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _099_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _100_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _101_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _102_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _103_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [2:0] _104_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:22.21-22.22" *)
  wire [4:0] _105_;
  (* src = "adder_synthed.v:2.9-2.14" *)
  input \a[0] ;
  (* src = "adder_synthed.v:102.9-102.16" *)
  input \a[100] ;
  (* src = "adder_synthed.v:103.9-103.16" *)
  input \a[101] ;
  (* src = "adder_synthed.v:104.9-104.16" *)
  input \a[102] ;
  (* src = "adder_synthed.v:105.9-105.16" *)
  input \a[103] ;
  (* src = "adder_synthed.v:106.9-106.16" *)
  input \a[104] ;
  (* src = "adder_synthed.v:107.9-107.16" *)
  input \a[105] ;
  (* src = "adder_synthed.v:108.9-108.16" *)
  input \a[106] ;
  (* src = "adder_synthed.v:109.9-109.16" *)
  input \a[107] ;
  (* src = "adder_synthed.v:110.9-110.16" *)
  input \a[108] ;
  (* src = "adder_synthed.v:111.9-111.16" *)
  input \a[109] ;
  (* src = "adder_synthed.v:12.9-12.15" *)
  input \a[10] ;
  (* src = "adder_synthed.v:112.9-112.16" *)
  input \a[110] ;
  (* src = "adder_synthed.v:113.9-113.16" *)
  input \a[111] ;
  (* src = "adder_synthed.v:114.9-114.16" *)
  input \a[112] ;
  (* src = "adder_synthed.v:115.9-115.16" *)
  input \a[113] ;
  (* src = "adder_synthed.v:116.9-116.16" *)
  input \a[114] ;
  (* src = "adder_synthed.v:117.9-117.16" *)
  input \a[115] ;
  (* src = "adder_synthed.v:118.9-118.16" *)
  input \a[116] ;
  (* src = "adder_synthed.v:119.9-119.16" *)
  input \a[117] ;
  (* src = "adder_synthed.v:120.9-120.16" *)
  input \a[118] ;
  (* src = "adder_synthed.v:121.9-121.16" *)
  input \a[119] ;
  (* src = "adder_synthed.v:13.9-13.15" *)
  input \a[11] ;
  (* src = "adder_synthed.v:122.9-122.16" *)
  input \a[120] ;
  (* src = "adder_synthed.v:123.9-123.16" *)
  input \a[121] ;
  (* src = "adder_synthed.v:124.9-124.16" *)
  input \a[122] ;
  (* src = "adder_synthed.v:125.9-125.16" *)
  input \a[123] ;
  (* src = "adder_synthed.v:126.9-126.16" *)
  input \a[124] ;
  (* src = "adder_synthed.v:127.9-127.16" *)
  input \a[125] ;
  (* src = "adder_synthed.v:128.9-128.16" *)
  input \a[126] ;
  (* src = "adder_synthed.v:129.9-129.16" *)
  input \a[127] ;
  (* src = "adder_synthed.v:14.9-14.15" *)
  input \a[12] ;
  (* src = "adder_synthed.v:15.9-15.15" *)
  input \a[13] ;
  (* src = "adder_synthed.v:16.9-16.15" *)
  input \a[14] ;
  (* src = "adder_synthed.v:17.9-17.15" *)
  input \a[15] ;
  (* src = "adder_synthed.v:18.9-18.15" *)
  input \a[16] ;
  (* src = "adder_synthed.v:19.9-19.15" *)
  input \a[17] ;
  (* src = "adder_synthed.v:20.9-20.15" *)
  input \a[18] ;
  (* src = "adder_synthed.v:21.9-21.15" *)
  input \a[19] ;
  (* src = "adder_synthed.v:3.9-3.14" *)
  input \a[1] ;
  (* src = "adder_synthed.v:22.9-22.15" *)
  input \a[20] ;
  (* src = "adder_synthed.v:23.9-23.15" *)
  input \a[21] ;
  (* src = "adder_synthed.v:24.9-24.15" *)
  input \a[22] ;
  (* src = "adder_synthed.v:25.9-25.15" *)
  input \a[23] ;
  (* src = "adder_synthed.v:26.9-26.15" *)
  input \a[24] ;
  (* src = "adder_synthed.v:27.9-27.15" *)
  input \a[25] ;
  (* src = "adder_synthed.v:28.9-28.15" *)
  input \a[26] ;
  (* src = "adder_synthed.v:29.9-29.15" *)
  input \a[27] ;
  (* src = "adder_synthed.v:30.9-30.15" *)
  input \a[28] ;
  (* src = "adder_synthed.v:31.9-31.15" *)
  input \a[29] ;
  (* src = "adder_synthed.v:4.9-4.14" *)
  input \a[2] ;
  (* src = "adder_synthed.v:32.9-32.15" *)
  input \a[30] ;
  (* src = "adder_synthed.v:33.9-33.15" *)
  input \a[31] ;
  (* src = "adder_synthed.v:34.9-34.15" *)
  input \a[32] ;
  (* src = "adder_synthed.v:35.9-35.15" *)
  input \a[33] ;
  (* src = "adder_synthed.v:36.9-36.15" *)
  input \a[34] ;
  (* src = "adder_synthed.v:37.9-37.15" *)
  input \a[35] ;
  (* src = "adder_synthed.v:38.9-38.15" *)
  input \a[36] ;
  (* src = "adder_synthed.v:39.9-39.15" *)
  input \a[37] ;
  (* src = "adder_synthed.v:40.9-40.15" *)
  input \a[38] ;
  (* src = "adder_synthed.v:41.9-41.15" *)
  input \a[39] ;
  (* src = "adder_synthed.v:5.9-5.14" *)
  input \a[3] ;
  (* src = "adder_synthed.v:42.9-42.15" *)
  input \a[40] ;
  (* src = "adder_synthed.v:43.9-43.15" *)
  input \a[41] ;
  (* src = "adder_synthed.v:44.9-44.15" *)
  input \a[42] ;
  (* src = "adder_synthed.v:45.9-45.15" *)
  input \a[43] ;
  (* src = "adder_synthed.v:46.9-46.15" *)
  input \a[44] ;
  (* src = "adder_synthed.v:47.9-47.15" *)
  input \a[45] ;
  (* src = "adder_synthed.v:48.9-48.15" *)
  input \a[46] ;
  (* src = "adder_synthed.v:49.9-49.15" *)
  input \a[47] ;
  (* src = "adder_synthed.v:50.9-50.15" *)
  input \a[48] ;
  (* src = "adder_synthed.v:51.9-51.15" *)
  input \a[49] ;
  (* src = "adder_synthed.v:6.9-6.14" *)
  input \a[4] ;
  (* src = "adder_synthed.v:52.9-52.15" *)
  input \a[50] ;
  (* src = "adder_synthed.v:53.9-53.15" *)
  input \a[51] ;
  (* src = "adder_synthed.v:54.9-54.15" *)
  input \a[52] ;
  (* src = "adder_synthed.v:55.9-55.15" *)
  input \a[53] ;
  (* src = "adder_synthed.v:56.9-56.15" *)
  input \a[54] ;
  (* src = "adder_synthed.v:57.9-57.15" *)
  input \a[55] ;
  (* src = "adder_synthed.v:58.9-58.15" *)
  input \a[56] ;
  (* src = "adder_synthed.v:59.9-59.15" *)
  input \a[57] ;
  (* src = "adder_synthed.v:60.9-60.15" *)
  input \a[58] ;
  (* src = "adder_synthed.v:61.9-61.15" *)
  input \a[59] ;
  (* src = "adder_synthed.v:7.9-7.14" *)
  input \a[5] ;
  (* src = "adder_synthed.v:62.9-62.15" *)
  input \a[60] ;
  (* src = "adder_synthed.v:63.9-63.15" *)
  input \a[61] ;
  (* src = "adder_synthed.v:64.9-64.15" *)
  input \a[62] ;
  (* src = "adder_synthed.v:65.9-65.15" *)
  input \a[63] ;
  (* src = "adder_synthed.v:66.9-66.15" *)
  input \a[64] ;
  (* src = "adder_synthed.v:67.9-67.15" *)
  input \a[65] ;
  (* src = "adder_synthed.v:68.9-68.15" *)
  input \a[66] ;
  (* src = "adder_synthed.v:69.9-69.15" *)
  input \a[67] ;
  (* src = "adder_synthed.v:70.9-70.15" *)
  input \a[68] ;
  (* src = "adder_synthed.v:71.9-71.15" *)
  input \a[69] ;
  (* src = "adder_synthed.v:8.9-8.14" *)
  input \a[6] ;
  (* src = "adder_synthed.v:72.9-72.15" *)
  input \a[70] ;
  (* src = "adder_synthed.v:73.9-73.15" *)
  input \a[71] ;
  (* src = "adder_synthed.v:74.9-74.15" *)
  input \a[72] ;
  (* src = "adder_synthed.v:75.9-75.15" *)
  input \a[73] ;
  (* src = "adder_synthed.v:76.9-76.15" *)
  input \a[74] ;
  (* src = "adder_synthed.v:77.9-77.15" *)
  input \a[75] ;
  (* src = "adder_synthed.v:78.9-78.15" *)
  input \a[76] ;
  (* src = "adder_synthed.v:79.9-79.15" *)
  input \a[77] ;
  (* src = "adder_synthed.v:80.9-80.15" *)
  input \a[78] ;
  (* src = "adder_synthed.v:81.9-81.15" *)
  input \a[79] ;
  (* src = "adder_synthed.v:9.9-9.14" *)
  input \a[7] ;
  (* src = "adder_synthed.v:82.9-82.15" *)
  input \a[80] ;
  (* src = "adder_synthed.v:83.9-83.15" *)
  input \a[81] ;
  (* src = "adder_synthed.v:84.9-84.15" *)
  input \a[82] ;
  (* src = "adder_synthed.v:85.9-85.15" *)
  input \a[83] ;
  (* src = "adder_synthed.v:86.9-86.15" *)
  input \a[84] ;
  (* src = "adder_synthed.v:87.9-87.15" *)
  input \a[85] ;
  (* src = "adder_synthed.v:88.9-88.15" *)
  input \a[86] ;
  (* src = "adder_synthed.v:89.9-89.15" *)
  input \a[87] ;
  (* src = "adder_synthed.v:90.9-90.15" *)
  input \a[88] ;
  (* src = "adder_synthed.v:91.9-91.15" *)
  input \a[89] ;
  (* src = "adder_synthed.v:10.9-10.14" *)
  input \a[8] ;
  (* src = "adder_synthed.v:92.9-92.15" *)
  input \a[90] ;
  (* src = "adder_synthed.v:93.9-93.15" *)
  input \a[91] ;
  (* src = "adder_synthed.v:94.9-94.15" *)
  input \a[92] ;
  (* src = "adder_synthed.v:95.9-95.15" *)
  input \a[93] ;
  (* src = "adder_synthed.v:96.9-96.15" *)
  input \a[94] ;
  (* src = "adder_synthed.v:97.9-97.15" *)
  input \a[95] ;
  (* src = "adder_synthed.v:98.9-98.15" *)
  input \a[96] ;
  (* src = "adder_synthed.v:99.9-99.15" *)
  input \a[97] ;
  (* src = "adder_synthed.v:100.9-100.15" *)
  input \a[98] ;
  (* src = "adder_synthed.v:101.9-101.15" *)
  input \a[99] ;
  (* src = "adder_synthed.v:11.9-11.14" *)
  input \a[9] ;
  (* src = "adder_synthed.v:130.9-130.14" *)
  input \b[0] ;
  (* src = "adder_synthed.v:230.9-230.16" *)
  input \b[100] ;
  (* src = "adder_synthed.v:231.9-231.16" *)
  input \b[101] ;
  (* src = "adder_synthed.v:232.9-232.16" *)
  input \b[102] ;
  (* src = "adder_synthed.v:233.9-233.16" *)
  input \b[103] ;
  (* src = "adder_synthed.v:234.9-234.16" *)
  input \b[104] ;
  (* src = "adder_synthed.v:235.9-235.16" *)
  input \b[105] ;
  (* src = "adder_synthed.v:236.9-236.16" *)
  input \b[106] ;
  (* src = "adder_synthed.v:237.9-237.16" *)
  input \b[107] ;
  (* src = "adder_synthed.v:238.9-238.16" *)
  input \b[108] ;
  (* src = "adder_synthed.v:239.9-239.16" *)
  input \b[109] ;
  (* src = "adder_synthed.v:140.9-140.15" *)
  input \b[10] ;
  (* src = "adder_synthed.v:240.9-240.16" *)
  input \b[110] ;
  (* src = "adder_synthed.v:241.9-241.16" *)
  input \b[111] ;
  (* src = "adder_synthed.v:242.9-242.16" *)
  input \b[112] ;
  (* src = "adder_synthed.v:243.9-243.16" *)
  input \b[113] ;
  (* src = "adder_synthed.v:244.9-244.16" *)
  input \b[114] ;
  (* src = "adder_synthed.v:245.9-245.16" *)
  input \b[115] ;
  (* src = "adder_synthed.v:246.9-246.16" *)
  input \b[116] ;
  (* src = "adder_synthed.v:247.9-247.16" *)
  input \b[117] ;
  (* src = "adder_synthed.v:248.9-248.16" *)
  input \b[118] ;
  (* src = "adder_synthed.v:249.9-249.16" *)
  input \b[119] ;
  (* src = "adder_synthed.v:141.9-141.15" *)
  input \b[11] ;
  (* src = "adder_synthed.v:250.9-250.16" *)
  input \b[120] ;
  (* src = "adder_synthed.v:251.9-251.16" *)
  input \b[121] ;
  (* src = "adder_synthed.v:252.9-252.16" *)
  input \b[122] ;
  (* src = "adder_synthed.v:253.9-253.16" *)
  input \b[123] ;
  (* src = "adder_synthed.v:254.9-254.16" *)
  input \b[124] ;
  (* src = "adder_synthed.v:255.9-255.16" *)
  input \b[125] ;
  (* src = "adder_synthed.v:256.9-256.16" *)
  input \b[126] ;
  (* src = "adder_synthed.v:257.9-257.16" *)
  input \b[127] ;
  (* src = "adder_synthed.v:142.9-142.15" *)
  input \b[12] ;
  (* src = "adder_synthed.v:143.9-143.15" *)
  input \b[13] ;
  (* src = "adder_synthed.v:144.9-144.15" *)
  input \b[14] ;
  (* src = "adder_synthed.v:145.9-145.15" *)
  input \b[15] ;
  (* src = "adder_synthed.v:146.9-146.15" *)
  input \b[16] ;
  (* src = "adder_synthed.v:147.9-147.15" *)
  input \b[17] ;
  (* src = "adder_synthed.v:148.9-148.15" *)
  input \b[18] ;
  (* src = "adder_synthed.v:149.9-149.15" *)
  input \b[19] ;
  (* src = "adder_synthed.v:131.9-131.14" *)
  input \b[1] ;
  (* src = "adder_synthed.v:150.9-150.15" *)
  input \b[20] ;
  (* src = "adder_synthed.v:151.9-151.15" *)
  input \b[21] ;
  (* src = "adder_synthed.v:152.9-152.15" *)
  input \b[22] ;
  (* src = "adder_synthed.v:153.9-153.15" *)
  input \b[23] ;
  (* src = "adder_synthed.v:154.9-154.15" *)
  input \b[24] ;
  (* src = "adder_synthed.v:155.9-155.15" *)
  input \b[25] ;
  (* src = "adder_synthed.v:156.9-156.15" *)
  input \b[26] ;
  (* src = "adder_synthed.v:157.9-157.15" *)
  input \b[27] ;
  (* src = "adder_synthed.v:158.9-158.15" *)
  input \b[28] ;
  (* src = "adder_synthed.v:159.9-159.15" *)
  input \b[29] ;
  (* src = "adder_synthed.v:132.9-132.14" *)
  input \b[2] ;
  (* src = "adder_synthed.v:160.9-160.15" *)
  input \b[30] ;
  (* src = "adder_synthed.v:161.9-161.15" *)
  input \b[31] ;
  (* src = "adder_synthed.v:162.9-162.15" *)
  input \b[32] ;
  (* src = "adder_synthed.v:163.9-163.15" *)
  input \b[33] ;
  (* src = "adder_synthed.v:164.9-164.15" *)
  input \b[34] ;
  (* src = "adder_synthed.v:165.9-165.15" *)
  input \b[35] ;
  (* src = "adder_synthed.v:166.9-166.15" *)
  input \b[36] ;
  (* src = "adder_synthed.v:167.9-167.15" *)
  input \b[37] ;
  (* src = "adder_synthed.v:168.9-168.15" *)
  input \b[38] ;
  (* src = "adder_synthed.v:169.9-169.15" *)
  input \b[39] ;
  (* src = "adder_synthed.v:133.9-133.14" *)
  input \b[3] ;
  (* src = "adder_synthed.v:170.9-170.15" *)
  input \b[40] ;
  (* src = "adder_synthed.v:171.9-171.15" *)
  input \b[41] ;
  (* src = "adder_synthed.v:172.9-172.15" *)
  input \b[42] ;
  (* src = "adder_synthed.v:173.9-173.15" *)
  input \b[43] ;
  (* src = "adder_synthed.v:174.9-174.15" *)
  input \b[44] ;
  (* src = "adder_synthed.v:175.9-175.15" *)
  input \b[45] ;
  (* src = "adder_synthed.v:176.9-176.15" *)
  input \b[46] ;
  (* src = "adder_synthed.v:177.9-177.15" *)
  input \b[47] ;
  (* src = "adder_synthed.v:178.9-178.15" *)
  input \b[48] ;
  (* src = "adder_synthed.v:179.9-179.15" *)
  input \b[49] ;
  (* src = "adder_synthed.v:134.9-134.14" *)
  input \b[4] ;
  (* src = "adder_synthed.v:180.9-180.15" *)
  input \b[50] ;
  (* src = "adder_synthed.v:181.9-181.15" *)
  input \b[51] ;
  (* src = "adder_synthed.v:182.9-182.15" *)
  input \b[52] ;
  (* src = "adder_synthed.v:183.9-183.15" *)
  input \b[53] ;
  (* src = "adder_synthed.v:184.9-184.15" *)
  input \b[54] ;
  (* src = "adder_synthed.v:185.9-185.15" *)
  input \b[55] ;
  (* src = "adder_synthed.v:186.9-186.15" *)
  input \b[56] ;
  (* src = "adder_synthed.v:187.9-187.15" *)
  input \b[57] ;
  (* src = "adder_synthed.v:188.9-188.15" *)
  input \b[58] ;
  (* src = "adder_synthed.v:189.9-189.15" *)
  input \b[59] ;
  (* src = "adder_synthed.v:135.9-135.14" *)
  input \b[5] ;
  (* src = "adder_synthed.v:190.9-190.15" *)
  input \b[60] ;
  (* src = "adder_synthed.v:191.9-191.15" *)
  input \b[61] ;
  (* src = "adder_synthed.v:192.9-192.15" *)
  input \b[62] ;
  (* src = "adder_synthed.v:193.9-193.15" *)
  input \b[63] ;
  (* src = "adder_synthed.v:194.9-194.15" *)
  input \b[64] ;
  (* src = "adder_synthed.v:195.9-195.15" *)
  input \b[65] ;
  (* src = "adder_synthed.v:196.9-196.15" *)
  input \b[66] ;
  (* src = "adder_synthed.v:197.9-197.15" *)
  input \b[67] ;
  (* src = "adder_synthed.v:198.9-198.15" *)
  input \b[68] ;
  (* src = "adder_synthed.v:199.9-199.15" *)
  input \b[69] ;
  (* src = "adder_synthed.v:136.9-136.14" *)
  input \b[6] ;
  (* src = "adder_synthed.v:200.9-200.15" *)
  input \b[70] ;
  (* src = "adder_synthed.v:201.9-201.15" *)
  input \b[71] ;
  (* src = "adder_synthed.v:202.9-202.15" *)
  input \b[72] ;
  (* src = "adder_synthed.v:203.9-203.15" *)
  input \b[73] ;
  (* src = "adder_synthed.v:204.9-204.15" *)
  input \b[74] ;
  (* src = "adder_synthed.v:205.9-205.15" *)
  input \b[75] ;
  (* src = "adder_synthed.v:206.9-206.15" *)
  input \b[76] ;
  (* src = "adder_synthed.v:207.9-207.15" *)
  input \b[77] ;
  (* src = "adder_synthed.v:208.9-208.15" *)
  input \b[78] ;
  (* src = "adder_synthed.v:209.9-209.15" *)
  input \b[79] ;
  (* src = "adder_synthed.v:137.9-137.14" *)
  input \b[7] ;
  (* src = "adder_synthed.v:210.9-210.15" *)
  input \b[80] ;
  (* src = "adder_synthed.v:211.9-211.15" *)
  input \b[81] ;
  (* src = "adder_synthed.v:212.9-212.15" *)
  input \b[82] ;
  (* src = "adder_synthed.v:213.9-213.15" *)
  input \b[83] ;
  (* src = "adder_synthed.v:214.9-214.15" *)
  input \b[84] ;
  (* src = "adder_synthed.v:215.9-215.15" *)
  input \b[85] ;
  (* src = "adder_synthed.v:216.9-216.15" *)
  input \b[86] ;
  (* src = "adder_synthed.v:217.9-217.15" *)
  input \b[87] ;
  (* src = "adder_synthed.v:218.9-218.15" *)
  input \b[88] ;
  (* src = "adder_synthed.v:219.9-219.15" *)
  input \b[89] ;
  (* src = "adder_synthed.v:138.9-138.14" *)
  input \b[8] ;
  (* src = "adder_synthed.v:220.9-220.15" *)
  input \b[90] ;
  (* src = "adder_synthed.v:221.9-221.15" *)
  input \b[91] ;
  (* src = "adder_synthed.v:222.9-222.15" *)
  input \b[92] ;
  (* src = "adder_synthed.v:223.9-223.15" *)
  input \b[93] ;
  (* src = "adder_synthed.v:224.9-224.15" *)
  input \b[94] ;
  (* src = "adder_synthed.v:225.9-225.15" *)
  input \b[95] ;
  (* src = "adder_synthed.v:226.9-226.15" *)
  input \b[96] ;
  (* src = "adder_synthed.v:227.9-227.15" *)
  input \b[97] ;
  (* src = "adder_synthed.v:228.9-228.15" *)
  input \b[98] ;
  (* src = "adder_synthed.v:229.9-229.15" *)
  input \b[99] ;
  (* src = "adder_synthed.v:139.9-139.14" *)
  input \b[9] ;
  (* src = "adder_synthed.v:386.10-386.14" *)
  output cOut;
  (* src = "adder_synthed.v:258.10-258.15" *)
  output \f[0] ;
  (* src = "adder_synthed.v:358.10-358.17" *)
  output \f[100] ;
  (* src = "adder_synthed.v:359.10-359.17" *)
  output \f[101] ;
  (* src = "adder_synthed.v:360.10-360.17" *)
  output \f[102] ;
  (* src = "adder_synthed.v:361.10-361.17" *)
  output \f[103] ;
  (* src = "adder_synthed.v:362.10-362.17" *)
  output \f[104] ;
  (* src = "adder_synthed.v:363.10-363.17" *)
  output \f[105] ;
  (* src = "adder_synthed.v:364.10-364.17" *)
  output \f[106] ;
  (* src = "adder_synthed.v:365.10-365.17" *)
  output \f[107] ;
  (* src = "adder_synthed.v:366.10-366.17" *)
  output \f[108] ;
  (* src = "adder_synthed.v:367.10-367.17" *)
  output \f[109] ;
  (* src = "adder_synthed.v:268.10-268.16" *)
  output \f[10] ;
  (* src = "adder_synthed.v:368.10-368.17" *)
  output \f[110] ;
  (* src = "adder_synthed.v:369.10-369.17" *)
  output \f[111] ;
  (* src = "adder_synthed.v:370.10-370.17" *)
  output \f[112] ;
  (* src = "adder_synthed.v:371.10-371.17" *)
  output \f[113] ;
  (* src = "adder_synthed.v:372.10-372.17" *)
  output \f[114] ;
  (* src = "adder_synthed.v:373.10-373.17" *)
  output \f[115] ;
  (* src = "adder_synthed.v:374.10-374.17" *)
  output \f[116] ;
  (* src = "adder_synthed.v:375.10-375.17" *)
  output \f[117] ;
  (* src = "adder_synthed.v:376.10-376.17" *)
  output \f[118] ;
  (* src = "adder_synthed.v:377.10-377.17" *)
  output \f[119] ;
  (* src = "adder_synthed.v:269.10-269.16" *)
  output \f[11] ;
  (* src = "adder_synthed.v:378.10-378.17" *)
  output \f[120] ;
  (* src = "adder_synthed.v:379.10-379.17" *)
  output \f[121] ;
  (* src = "adder_synthed.v:380.10-380.17" *)
  output \f[122] ;
  (* src = "adder_synthed.v:381.10-381.17" *)
  output \f[123] ;
  (* src = "adder_synthed.v:382.10-382.17" *)
  output \f[124] ;
  (* src = "adder_synthed.v:383.10-383.17" *)
  output \f[125] ;
  (* src = "adder_synthed.v:384.10-384.17" *)
  output \f[126] ;
  (* src = "adder_synthed.v:385.10-385.17" *)
  output \f[127] ;
  (* src = "adder_synthed.v:270.10-270.16" *)
  output \f[12] ;
  (* src = "adder_synthed.v:271.10-271.16" *)
  output \f[13] ;
  (* src = "adder_synthed.v:272.10-272.16" *)
  output \f[14] ;
  (* src = "adder_synthed.v:273.10-273.16" *)
  output \f[15] ;
  (* src = "adder_synthed.v:274.10-274.16" *)
  output \f[16] ;
  (* src = "adder_synthed.v:275.10-275.16" *)
  output \f[17] ;
  (* src = "adder_synthed.v:276.10-276.16" *)
  output \f[18] ;
  (* src = "adder_synthed.v:277.10-277.16" *)
  output \f[19] ;
  (* src = "adder_synthed.v:259.10-259.15" *)
  output \f[1] ;
  (* src = "adder_synthed.v:278.10-278.16" *)
  output \f[20] ;
  (* src = "adder_synthed.v:279.10-279.16" *)
  output \f[21] ;
  (* src = "adder_synthed.v:280.10-280.16" *)
  output \f[22] ;
  (* src = "adder_synthed.v:281.10-281.16" *)
  output \f[23] ;
  (* src = "adder_synthed.v:282.10-282.16" *)
  output \f[24] ;
  (* src = "adder_synthed.v:283.10-283.16" *)
  output \f[25] ;
  (* src = "adder_synthed.v:284.10-284.16" *)
  output \f[26] ;
  (* src = "adder_synthed.v:285.10-285.16" *)
  output \f[27] ;
  (* src = "adder_synthed.v:286.10-286.16" *)
  output \f[28] ;
  (* src = "adder_synthed.v:287.10-287.16" *)
  output \f[29] ;
  (* src = "adder_synthed.v:260.10-260.15" *)
  output \f[2] ;
  (* src = "adder_synthed.v:288.10-288.16" *)
  output \f[30] ;
  (* src = "adder_synthed.v:289.10-289.16" *)
  output \f[31] ;
  (* src = "adder_synthed.v:290.10-290.16" *)
  output \f[32] ;
  (* src = "adder_synthed.v:291.10-291.16" *)
  output \f[33] ;
  (* src = "adder_synthed.v:292.10-292.16" *)
  output \f[34] ;
  (* src = "adder_synthed.v:293.10-293.16" *)
  output \f[35] ;
  (* src = "adder_synthed.v:294.10-294.16" *)
  output \f[36] ;
  (* src = "adder_synthed.v:295.10-295.16" *)
  output \f[37] ;
  (* src = "adder_synthed.v:296.10-296.16" *)
  output \f[38] ;
  (* src = "adder_synthed.v:297.10-297.16" *)
  output \f[39] ;
  (* src = "adder_synthed.v:261.10-261.15" *)
  output \f[3] ;
  (* src = "adder_synthed.v:298.10-298.16" *)
  output \f[40] ;
  (* src = "adder_synthed.v:299.10-299.16" *)
  output \f[41] ;
  (* src = "adder_synthed.v:300.10-300.16" *)
  output \f[42] ;
  (* src = "adder_synthed.v:301.10-301.16" *)
  output \f[43] ;
  (* src = "adder_synthed.v:302.10-302.16" *)
  output \f[44] ;
  (* src = "adder_synthed.v:303.10-303.16" *)
  output \f[45] ;
  (* src = "adder_synthed.v:304.10-304.16" *)
  output \f[46] ;
  (* src = "adder_synthed.v:305.10-305.16" *)
  output \f[47] ;
  (* src = "adder_synthed.v:306.10-306.16" *)
  output \f[48] ;
  (* src = "adder_synthed.v:307.10-307.16" *)
  output \f[49] ;
  (* src = "adder_synthed.v:262.10-262.15" *)
  output \f[4] ;
  (* src = "adder_synthed.v:308.10-308.16" *)
  output \f[50] ;
  (* src = "adder_synthed.v:309.10-309.16" *)
  output \f[51] ;
  (* src = "adder_synthed.v:310.10-310.16" *)
  output \f[52] ;
  (* src = "adder_synthed.v:311.10-311.16" *)
  output \f[53] ;
  (* src = "adder_synthed.v:312.10-312.16" *)
  output \f[54] ;
  (* src = "adder_synthed.v:313.10-313.16" *)
  output \f[55] ;
  (* src = "adder_synthed.v:314.10-314.16" *)
  output \f[56] ;
  (* src = "adder_synthed.v:315.10-315.16" *)
  output \f[57] ;
  (* src = "adder_synthed.v:316.10-316.16" *)
  output \f[58] ;
  (* src = "adder_synthed.v:317.10-317.16" *)
  output \f[59] ;
  (* src = "adder_synthed.v:263.10-263.15" *)
  output \f[5] ;
  (* src = "adder_synthed.v:318.10-318.16" *)
  output \f[60] ;
  (* src = "adder_synthed.v:319.10-319.16" *)
  output \f[61] ;
  (* src = "adder_synthed.v:320.10-320.16" *)
  output \f[62] ;
  (* src = "adder_synthed.v:321.10-321.16" *)
  output \f[63] ;
  (* src = "adder_synthed.v:322.10-322.16" *)
  output \f[64] ;
  (* src = "adder_synthed.v:323.10-323.16" *)
  output \f[65] ;
  (* src = "adder_synthed.v:324.10-324.16" *)
  output \f[66] ;
  (* src = "adder_synthed.v:325.10-325.16" *)
  output \f[67] ;
  (* src = "adder_synthed.v:326.10-326.16" *)
  output \f[68] ;
  (* src = "adder_synthed.v:327.10-327.16" *)
  output \f[69] ;
  (* src = "adder_synthed.v:264.10-264.15" *)
  output \f[6] ;
  (* src = "adder_synthed.v:328.10-328.16" *)
  output \f[70] ;
  (* src = "adder_synthed.v:329.10-329.16" *)
  output \f[71] ;
  (* src = "adder_synthed.v:330.10-330.16" *)
  output \f[72] ;
  (* src = "adder_synthed.v:331.10-331.16" *)
  output \f[73] ;
  (* src = "adder_synthed.v:332.10-332.16" *)
  output \f[74] ;
  (* src = "adder_synthed.v:333.10-333.16" *)
  output \f[75] ;
  (* src = "adder_synthed.v:334.10-334.16" *)
  output \f[76] ;
  (* src = "adder_synthed.v:335.10-335.16" *)
  output \f[77] ;
  (* src = "adder_synthed.v:336.10-336.16" *)
  output \f[78] ;
  (* src = "adder_synthed.v:337.10-337.16" *)
  output \f[79] ;
  (* src = "adder_synthed.v:265.10-265.15" *)
  output \f[7] ;
  (* src = "adder_synthed.v:338.10-338.16" *)
  output \f[80] ;
  (* src = "adder_synthed.v:339.10-339.16" *)
  output \f[81] ;
  (* src = "adder_synthed.v:340.10-340.16" *)
  output \f[82] ;
  (* src = "adder_synthed.v:341.10-341.16" *)
  output \f[83] ;
  (* src = "adder_synthed.v:342.10-342.16" *)
  output \f[84] ;
  (* src = "adder_synthed.v:343.10-343.16" *)
  output \f[85] ;
  (* src = "adder_synthed.v:344.10-344.16" *)
  output \f[86] ;
  (* src = "adder_synthed.v:345.10-345.16" *)
  output \f[87] ;
  (* src = "adder_synthed.v:346.10-346.16" *)
  output \f[88] ;
  (* src = "adder_synthed.v:347.10-347.16" *)
  output \f[89] ;
  (* src = "adder_synthed.v:266.10-266.15" *)
  output \f[8] ;
  (* src = "adder_synthed.v:348.10-348.16" *)
  output \f[90] ;
  (* src = "adder_synthed.v:349.10-349.16" *)
  output \f[91] ;
  (* src = "adder_synthed.v:350.10-350.16" *)
  output \f[92] ;
  (* src = "adder_synthed.v:351.10-351.16" *)
  output \f[93] ;
  (* src = "adder_synthed.v:352.10-352.16" *)
  output \f[94] ;
  (* src = "adder_synthed.v:353.10-353.16" *)
  output \f[95] ;
  (* src = "adder_synthed.v:354.10-354.16" *)
  output \f[96] ;
  (* src = "adder_synthed.v:355.10-355.16" *)
  output \f[97] ;
  (* src = "adder_synthed.v:356.10-356.16" *)
  output \f[98] ;
  (* src = "adder_synthed.v:357.10-357.16" *)
  output \f[99] ;
  (* src = "adder_synthed.v:267.10-267.15" *)
  output \f[9] ;
  (* src = "adder_synthed.v:387.5225-387.5230" *)
  wire n1002;
  (* src = "adder_synthed.v:387.5289-387.5294" *)
  wire n1010;
  (* src = "adder_synthed.v:387.5353-387.5358" *)
  wire n1018;
  (* src = "adder_synthed.v:387.5417-387.5422" *)
  wire n1026;
  (* src = "adder_synthed.v:387.5481-387.5486" *)
  wire n1034;
  (* src = "adder_synthed.v:387.5545-387.5550" *)
  wire n1042;
  (* src = "adder_synthed.v:387.5609-387.5614" *)
  wire n1050;
  (* src = "adder_synthed.v:387.5673-387.5678" *)
  wire n1058;
  (* src = "adder_synthed.v:387.5737-387.5742" *)
  wire n1066;
  (* src = "adder_synthed.v:387.5801-387.5806" *)
  wire n1074;
  (* src = "adder_synthed.v:387.5865-387.5870" *)
  wire n1082;
  (* src = "adder_synthed.v:387.5929-387.5934" *)
  wire n1090;
  (* src = "adder_synthed.v:387.5993-387.5998" *)
  wire n1098;
  (* src = "adder_synthed.v:387.6057-387.6062" *)
  wire n1106;
  (* src = "adder_synthed.v:387.6121-387.6126" *)
  wire n1114;
  (* src = "adder_synthed.v:387.6185-387.6190" *)
  wire n1122;
  (* src = "adder_synthed.v:387.6249-387.6254" *)
  wire n1130;
  (* src = "adder_synthed.v:387.6313-387.6318" *)
  wire n1138;
  (* src = "adder_synthed.v:387.6377-387.6382" *)
  wire n1146;
  (* src = "adder_synthed.v:387.6441-387.6446" *)
  wire n1154;
  (* src = "adder_synthed.v:387.6505-387.6510" *)
  wire n1162;
  (* src = "adder_synthed.v:387.6569-387.6574" *)
  wire n1170;
  (* src = "adder_synthed.v:387.6633-387.6638" *)
  wire n1178;
  (* src = "adder_synthed.v:387.6697-387.6702" *)
  wire n1186;
  (* src = "adder_synthed.v:387.6761-387.6766" *)
  wire n1194;
  (* src = "adder_synthed.v:387.6825-387.6830" *)
  wire n1202;
  (* src = "adder_synthed.v:387.6889-387.6894" *)
  wire n1210;
  (* src = "adder_synthed.v:387.6953-387.6958" *)
  wire n1218;
  (* src = "adder_synthed.v:387.7017-387.7022" *)
  wire n1226;
  (* src = "adder_synthed.v:387.7081-387.7086" *)
  wire n1234;
  (* src = "adder_synthed.v:387.7145-387.7150" *)
  wire n1242;
  (* src = "adder_synthed.v:387.7209-387.7214" *)
  wire n1250;
  (* src = "adder_synthed.v:387.7273-387.7278" *)
  wire n1258;
  (* src = "adder_synthed.v:387.7337-387.7342" *)
  wire n1266;
  (* src = "adder_synthed.v:387.7401-387.7406" *)
  wire n1274;
  (* src = "adder_synthed.v:387.127-387.131" *)
  wire n274;
  (* src = "adder_synthed.v:387.183-387.187" *)
  wire n282;
  (* src = "adder_synthed.v:387.239-387.243" *)
  wire n290;
  (* src = "adder_synthed.v:387.295-387.299" *)
  wire n298;
  (* src = "adder_synthed.v:387.351-387.355" *)
  wire n306;
  (* src = "adder_synthed.v:387.407-387.411" *)
  wire n314;
  (* src = "adder_synthed.v:387.463-387.467" *)
  wire n322;
  (* src = "adder_synthed.v:387.519-387.523" *)
  wire n330;
  (* src = "adder_synthed.v:387.575-387.579" *)
  wire n338;
  (* src = "adder_synthed.v:387.631-387.635" *)
  wire n346;
  (* src = "adder_synthed.v:387.687-387.691" *)
  wire n354;
  (* src = "adder_synthed.v:387.743-387.747" *)
  wire n362;
  (* src = "adder_synthed.v:387.799-387.803" *)
  wire n370;
  (* src = "adder_synthed.v:387.855-387.859" *)
  wire n378;
  (* src = "adder_synthed.v:387.911-387.915" *)
  wire n386;
  (* src = "adder_synthed.v:387.967-387.971" *)
  wire n394;
  (* src = "adder_synthed.v:387.1023-387.1027" *)
  wire n402;
  (* src = "adder_synthed.v:387.1079-387.1083" *)
  wire n410;
  (* src = "adder_synthed.v:387.1135-387.1139" *)
  wire n418;
  (* src = "adder_synthed.v:387.1191-387.1195" *)
  wire n426;
  (* src = "adder_synthed.v:387.1247-387.1251" *)
  wire n434;
  (* src = "adder_synthed.v:387.1303-387.1307" *)
  wire n442;
  (* src = "adder_synthed.v:387.1359-387.1363" *)
  wire n450;
  (* src = "adder_synthed.v:387.1415-387.1419" *)
  wire n458;
  (* src = "adder_synthed.v:387.1471-387.1475" *)
  wire n466;
  (* src = "adder_synthed.v:387.1527-387.1531" *)
  wire n474;
  (* src = "adder_synthed.v:387.1583-387.1587" *)
  wire n482;
  (* src = "adder_synthed.v:387.1639-387.1643" *)
  wire n490;
  (* src = "adder_synthed.v:387.1695-387.1699" *)
  wire n498;
  (* src = "adder_synthed.v:387.1751-387.1755" *)
  wire n506;
  (* src = "adder_synthed.v:387.1807-387.1811" *)
  wire n514;
  (* src = "adder_synthed.v:387.1863-387.1867" *)
  wire n522;
  (* src = "adder_synthed.v:387.1919-387.1923" *)
  wire n530;
  (* src = "adder_synthed.v:387.1975-387.1979" *)
  wire n538;
  (* src = "adder_synthed.v:387.2031-387.2035" *)
  wire n546;
  (* src = "adder_synthed.v:387.2087-387.2091" *)
  wire n554;
  (* src = "adder_synthed.v:387.2143-387.2147" *)
  wire n562;
  (* src = "adder_synthed.v:387.2199-387.2203" *)
  wire n570;
  (* src = "adder_synthed.v:387.2255-387.2259" *)
  wire n578;
  (* src = "adder_synthed.v:387.2311-387.2315" *)
  wire n586;
  (* src = "adder_synthed.v:387.2367-387.2371" *)
  wire n594;
  (* src = "adder_synthed.v:387.2423-387.2427" *)
  wire n602;
  (* src = "adder_synthed.v:387.2479-387.2483" *)
  wire n610;
  (* src = "adder_synthed.v:387.2535-387.2539" *)
  wire n618;
  (* src = "adder_synthed.v:387.2591-387.2595" *)
  wire n626;
  (* src = "adder_synthed.v:387.2647-387.2651" *)
  wire n634;
  (* src = "adder_synthed.v:387.2703-387.2707" *)
  wire n642;
  (* src = "adder_synthed.v:387.2759-387.2763" *)
  wire n650;
  (* src = "adder_synthed.v:387.2815-387.2819" *)
  wire n658;
  (* src = "adder_synthed.v:387.2871-387.2875" *)
  wire n666;
  (* src = "adder_synthed.v:387.2927-387.2931" *)
  wire n674;
  (* src = "adder_synthed.v:387.2983-387.2987" *)
  wire n682;
  (* src = "adder_synthed.v:387.3039-387.3043" *)
  wire n690;
  (* src = "adder_synthed.v:387.3095-387.3099" *)
  wire n698;
  (* src = "adder_synthed.v:387.3151-387.3155" *)
  wire n706;
  (* src = "adder_synthed.v:387.3207-387.3211" *)
  wire n714;
  (* src = "adder_synthed.v:387.3263-387.3267" *)
  wire n722;
  (* src = "adder_synthed.v:387.3319-387.3323" *)
  wire n730;
  (* src = "adder_synthed.v:387.3375-387.3379" *)
  wire n738;
  (* src = "adder_synthed.v:387.3431-387.3435" *)
  wire n746;
  (* src = "adder_synthed.v:387.3487-387.3491" *)
  wire n754;
  (* src = "adder_synthed.v:387.3543-387.3547" *)
  wire n762;
  (* src = "adder_synthed.v:387.3599-387.3603" *)
  wire n770;
  (* src = "adder_synthed.v:387.3655-387.3659" *)
  wire n778;
  (* src = "adder_synthed.v:387.3711-387.3715" *)
  wire n786;
  (* src = "adder_synthed.v:387.3767-387.3771" *)
  wire n794;
  (* src = "adder_synthed.v:387.3823-387.3827" *)
  wire n802;
  (* src = "adder_synthed.v:387.3879-387.3883" *)
  wire n810;
  (* src = "adder_synthed.v:387.3935-387.3939" *)
  wire n818;
  (* src = "adder_synthed.v:387.3991-387.3995" *)
  wire n826;
  (* src = "adder_synthed.v:387.4047-387.4051" *)
  wire n834;
  (* src = "adder_synthed.v:387.4103-387.4107" *)
  wire n842;
  (* src = "adder_synthed.v:387.4159-387.4163" *)
  wire n850;
  (* src = "adder_synthed.v:387.4215-387.4219" *)
  wire n858;
  (* src = "adder_synthed.v:387.4271-387.4275" *)
  wire n866;
  (* src = "adder_synthed.v:387.4327-387.4331" *)
  wire n874;
  (* src = "adder_synthed.v:387.4383-387.4387" *)
  wire n882;
  (* src = "adder_synthed.v:387.4439-387.4443" *)
  wire n890;
  (* src = "adder_synthed.v:387.4495-387.4499" *)
  wire n898;
  (* src = "adder_synthed.v:387.4551-387.4555" *)
  wire n906;
  (* src = "adder_synthed.v:387.4607-387.4611" *)
  wire n914;
  (* src = "adder_synthed.v:387.4663-387.4667" *)
  wire n922;
  (* src = "adder_synthed.v:387.4719-387.4723" *)
  wire n930;
  (* src = "adder_synthed.v:387.4775-387.4779" *)
  wire n938;
  (* src = "adder_synthed.v:387.4831-387.4835" *)
  wire n946;
  (* src = "adder_synthed.v:387.4887-387.4891" *)
  wire n954;
  (* src = "adder_synthed.v:387.4943-387.4947" *)
  wire n962;
  (* src = "adder_synthed.v:387.4999-387.5003" *)
  wire n970;
  (* src = "adder_synthed.v:387.5055-387.5059" *)
  wire n978;
  (* src = "adder_synthed.v:387.5111-387.5115" *)
  wire n986;
  (* src = "adder_synthed.v:387.5167-387.5171" *)
  wire n994;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*~B)+(~A*B)"),
    .INIT(4'h6)
  ) _106_ (
    .a(\b[0] ),
    .b(\a[0] ),
    .o(\f[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(A*B*~C*~D)+(~A*~B*C*~D)+(A*~B*C*~D)+(~A*B*C*~D)+(~A*~B*~C*D)+(A*~B*~C*D)+(~A*B*~C*D)+(A*B*C*D)"),
    .INIT(16'h8778)
  ) _107_ (
    .a(\b[0] ),
    .b(\a[0] ),
    .c(\a[1] ),
    .d(\b[1] ),
    .o(\f[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(A*B*~C*D*~E*~F)+(A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(A*B*~C*~D*E*~F)+(A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)+(A*B*~C*~D*~E*F)+(A*~B*C*~D*~E*F)+(~A*B*C*~D*~E*F)+(A*B*C*~D*~E*F)+(~A*B*~C*D*~E*F)+(A*B*~C*D*~E*F)+(~A*~B*C*D*~E*F)+(A*~B*C*D*~E*F)+(~A*B*C*D*~E*F)+(A*B*C*D*~E*F)+(A*B*~C*~D*E*F)+(A*~B*C*~D*E*F)+(~A*B*C*~D*E*F)+(A*B*C*~D*E*F)+(~A*B*~C*D*E*F)+(A*B*~C*D*E*F)+(~A*~B*C*D*E*F)+(A*~B*C*D*E*F)+(~A*B*C*D*E*F)+(A*B*C*D*E*F)"),
    .INIT(64'hfce8fce8fce8e8c0)
  ) _108_ (
    .a(\a[126] ),
    .b(\a[127] ),
    .c(\b[127] ),
    .d(\b[126] ),
    .e(_049_[4]),
    .f(_049_[5]),
    .o(cOut)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _109_ (
    .a(_048_[0]),
    .b(\a[124] ),
    .c(\b[124] ),
    .d(\a[123] ),
    .e(\b[123] ),
    .f(_048_[5]),
    .o(_049_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _110_ (
    .a(\a[121] ),
    .b(\a[122] ),
    .c(\b[122] ),
    .d(\b[121] ),
    .e(_047_[4]),
    .f(_047_[5]),
    .o(_048_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _111_ (
    .a(_046_[0]),
    .b(\a[119] ),
    .c(\b[119] ),
    .d(\a[118] ),
    .e(\b[118] ),
    .f(_046_[5]),
    .o(_047_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _112_ (
    .a(\a[116] ),
    .b(\a[117] ),
    .c(\b[117] ),
    .d(\b[116] ),
    .e(_045_[4]),
    .f(_045_[5]),
    .o(_046_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _113_ (
    .a(_044_[0]),
    .b(\a[114] ),
    .c(\b[114] ),
    .d(\a[113] ),
    .e(\b[113] ),
    .f(_044_[5]),
    .o(_045_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _114_ (
    .a(\a[111] ),
    .b(\a[112] ),
    .c(\b[112] ),
    .d(\b[111] ),
    .e(_043_[4]),
    .f(_043_[5]),
    .o(_044_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _115_ (
    .a(_042_[0]),
    .b(\a[109] ),
    .c(\b[109] ),
    .d(\a[108] ),
    .e(\b[108] ),
    .f(_042_[5]),
    .o(_043_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _116_ (
    .a(\a[106] ),
    .b(\a[107] ),
    .c(\b[107] ),
    .d(\b[106] ),
    .e(_041_[4]),
    .f(_041_[5]),
    .o(_042_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _117_ (
    .a(_040_[0]),
    .b(\a[104] ),
    .c(\b[104] ),
    .d(\a[103] ),
    .e(\b[103] ),
    .f(_040_[5]),
    .o(_041_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _118_ (
    .a(\a[101] ),
    .b(\a[102] ),
    .c(\b[102] ),
    .d(\b[101] ),
    .e(_039_[4]),
    .f(_039_[5]),
    .o(_040_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _119_ (
    .a(_038_[0]),
    .b(\a[99] ),
    .c(\b[99] ),
    .d(\a[98] ),
    .e(\b[98] ),
    .f(_038_[5]),
    .o(_039_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _120_ (
    .a(\a[96] ),
    .b(\a[97] ),
    .c(\b[97] ),
    .d(\b[96] ),
    .e(_037_[4]),
    .f(_037_[5]),
    .o(_038_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _121_ (
    .a(_036_[0]),
    .b(\a[94] ),
    .c(\b[94] ),
    .d(\a[93] ),
    .e(\b[93] ),
    .f(_036_[5]),
    .o(_037_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _122_ (
    .a(\a[91] ),
    .b(\a[92] ),
    .c(\b[92] ),
    .d(\b[91] ),
    .e(_035_[4]),
    .f(_035_[5]),
    .o(_036_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _123_ (
    .a(_034_[0]),
    .b(\a[89] ),
    .c(\b[89] ),
    .d(\a[88] ),
    .e(\b[88] ),
    .f(_034_[5]),
    .o(_035_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _124_ (
    .a(\a[86] ),
    .b(\a[87] ),
    .c(\b[87] ),
    .d(\b[86] ),
    .e(_033_[4]),
    .f(_033_[5]),
    .o(_034_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _125_ (
    .a(_032_[0]),
    .b(\a[84] ),
    .c(\b[84] ),
    .d(\a[83] ),
    .e(\b[83] ),
    .f(_032_[5]),
    .o(_033_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _126_ (
    .a(\a[81] ),
    .b(\a[82] ),
    .c(\b[82] ),
    .d(\b[81] ),
    .e(_031_[4]),
    .f(_031_[5]),
    .o(_032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _127_ (
    .a(_030_[0]),
    .b(\a[79] ),
    .c(\b[79] ),
    .d(\a[78] ),
    .e(\b[78] ),
    .f(_030_[5]),
    .o(_031_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _128_ (
    .a(\a[76] ),
    .b(\a[77] ),
    .c(\b[77] ),
    .d(\b[76] ),
    .e(_029_[4]),
    .f(_029_[5]),
    .o(_030_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _129_ (
    .a(_028_[0]),
    .b(\a[74] ),
    .c(\b[74] ),
    .d(\a[73] ),
    .e(\b[73] ),
    .f(_028_[5]),
    .o(_029_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _130_ (
    .a(\a[71] ),
    .b(\a[72] ),
    .c(\b[72] ),
    .d(\b[71] ),
    .e(_027_[4]),
    .f(_027_[5]),
    .o(_028_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _131_ (
    .a(_026_[0]),
    .b(\a[69] ),
    .c(\b[69] ),
    .d(\a[68] ),
    .e(\b[68] ),
    .f(_026_[5]),
    .o(_027_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _132_ (
    .a(\a[66] ),
    .b(\a[67] ),
    .c(\b[67] ),
    .d(\b[66] ),
    .e(_025_[4]),
    .f(_025_[5]),
    .o(_026_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _133_ (
    .a(_024_[0]),
    .b(\a[64] ),
    .c(\b[64] ),
    .d(\a[63] ),
    .e(\b[63] ),
    .f(_024_[5]),
    .o(_025_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _134_ (
    .a(\a[61] ),
    .b(\a[62] ),
    .c(\b[62] ),
    .d(\b[61] ),
    .e(_023_[4]),
    .f(_023_[5]),
    .o(_024_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _135_ (
    .a(_022_[0]),
    .b(\a[59] ),
    .c(\b[59] ),
    .d(\a[58] ),
    .e(\b[58] ),
    .f(_022_[5]),
    .o(_023_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _136_ (
    .a(\a[56] ),
    .b(\a[57] ),
    .c(\b[57] ),
    .d(\b[56] ),
    .e(_021_[4]),
    .f(_021_[5]),
    .o(_022_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _137_ (
    .a(_020_[0]),
    .b(\a[54] ),
    .c(\b[54] ),
    .d(\a[53] ),
    .e(\b[53] ),
    .f(_020_[5]),
    .o(_021_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _138_ (
    .a(\a[51] ),
    .b(\a[52] ),
    .c(\b[52] ),
    .d(\b[51] ),
    .e(_019_[4]),
    .f(_019_[5]),
    .o(_020_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _139_ (
    .a(_018_[0]),
    .b(\a[49] ),
    .c(\b[49] ),
    .d(\a[48] ),
    .e(\b[48] ),
    .f(_018_[5]),
    .o(_019_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _140_ (
    .a(\a[46] ),
    .b(\a[47] ),
    .c(\b[47] ),
    .d(\b[46] ),
    .e(_017_[4]),
    .f(_017_[5]),
    .o(_018_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _141_ (
    .a(_016_[0]),
    .b(\a[44] ),
    .c(\b[44] ),
    .d(\a[43] ),
    .e(\b[43] ),
    .f(_016_[5]),
    .o(_017_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _142_ (
    .a(\a[41] ),
    .b(\a[42] ),
    .c(\b[42] ),
    .d(\b[41] ),
    .e(_015_[4]),
    .f(_015_[5]),
    .o(_016_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _143_ (
    .a(_014_[0]),
    .b(\a[39] ),
    .c(\b[39] ),
    .d(\a[38] ),
    .e(\b[38] ),
    .f(_014_[5]),
    .o(_015_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _144_ (
    .a(\a[36] ),
    .b(\a[37] ),
    .c(\b[37] ),
    .d(\b[36] ),
    .e(_013_[4]),
    .f(_013_[5]),
    .o(_014_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _145_ (
    .a(_012_[0]),
    .b(\a[34] ),
    .c(\b[34] ),
    .d(\a[33] ),
    .e(\b[33] ),
    .f(_012_[5]),
    .o(_013_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _146_ (
    .a(\a[31] ),
    .b(\a[32] ),
    .c(\b[32] ),
    .d(\b[31] ),
    .e(_011_[4]),
    .f(_011_[5]),
    .o(_012_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _147_ (
    .a(_010_[0]),
    .b(\a[29] ),
    .c(\b[29] ),
    .d(\a[28] ),
    .e(\b[28] ),
    .f(_010_[5]),
    .o(_011_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _148_ (
    .a(\a[26] ),
    .b(\a[27] ),
    .c(\b[27] ),
    .d(\b[26] ),
    .e(_009_[4]),
    .f(_009_[5]),
    .o(_010_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _149_ (
    .a(_008_[0]),
    .b(\a[24] ),
    .c(\b[24] ),
    .d(\a[23] ),
    .e(\b[23] ),
    .f(_008_[5]),
    .o(_009_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _150_ (
    .a(\a[21] ),
    .b(\a[22] ),
    .c(\b[22] ),
    .d(\b[21] ),
    .e(_007_[4]),
    .f(_007_[5]),
    .o(_008_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _151_ (
    .a(_006_[0]),
    .b(\a[19] ),
    .c(\b[19] ),
    .d(\a[18] ),
    .e(\b[18] ),
    .f(_006_[5]),
    .o(_007_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _152_ (
    .a(\a[16] ),
    .b(\a[17] ),
    .c(\b[17] ),
    .d(\b[16] ),
    .e(_005_[4]),
    .f(_005_[5]),
    .o(_006_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _153_ (
    .a(_004_[0]),
    .b(\a[14] ),
    .c(\b[14] ),
    .d(\a[13] ),
    .e(\b[13] ),
    .f(_004_[5]),
    .o(_005_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _154_ (
    .a(\a[11] ),
    .b(\a[12] ),
    .c(\b[12] ),
    .d(\b[11] ),
    .e(_003_[4]),
    .f(_003_[5]),
    .o(_004_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _155_ (
    .a(_002_[0]),
    .b(\a[9] ),
    .c(\b[9] ),
    .d(\a[8] ),
    .e(\b[8] ),
    .f(_002_[5]),
    .o(_003_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h031703170317173f)
  ) _156_ (
    .a(\a[6] ),
    .b(\a[7] ),
    .c(\b[7] ),
    .d(\b[6] ),
    .e(_001_[4]),
    .f(_001_[5]),
    .o(_002_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*B*C*~D*~E*~F)+(A*B*C*~D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*B*C*D*~E*~F)+(A*B*C*D*~E*~F)+(~A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(~A*B*C*~D*E*~F)+(A*B*C*~D*E*~F)+(~A*B*~C*D*E*~F)+(A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(A*~B*C*D*E*~F)+(~A*B*C*D*E*~F)+(A*B*C*D*E*~F)"),
    .INIT(64'h00000000fcd4d4c0)
  ) _157_ (
    .a(_000_[0]),
    .b(\a[4] ),
    .c(\b[4] ),
    .d(\a[3] ),
    .e(\b[3] ),
    .f(_000_[5]),
    .o(_001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _158_ (
    .a(\a[5] ),
    .b(\b[5] ),
    .o(_000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:42.42-42.127" *)
  AL_MAP_LUT6 #(
    .EQN("(~A*~B*~C*~D*~E*~F)+(A*~B*~C*~D*~E*~F)+(~A*B*~C*~D*~E*~F)+(A*B*~C*~D*~E*~F)+(~A*~B*C*~D*~E*~F)+(A*~B*C*~D*~E*~F)+(~A*~B*~C*D*~E*~F)+(A*~B*~C*D*~E*~F)+(~A*B*~C*D*~E*~F)+(~A*~B*C*D*~E*~F)+(~A*~B*~C*~D*E*~F)+(A*~B*~C*~D*E*~F)+(~A*B*~C*~D*E*~F)+(A*B*~C*~D*E*~F)+(~A*~B*C*~D*E*~F)+(A*~B*C*~D*E*~F)+(~A*~B*~C*D*E*~F)+(A*~B*~C*D*E*~F)+(~A*B*~C*D*E*~F)+(~A*~B*C*D*E*~F)+(~A*~B*~C*~D*~E*F)+(A*~B*~C*~D*~E*F)+(~A*B*~C*~D*~E*F)+(A*B*~C*~D*~E*F)+(~A*~B*C*~D*~E*F)+(A*~B*C*~D*~E*F)+(~A*~B*~C*D*~E*F)+(A*~B*~C*D*~E*F)+(~A*B*~C*D*~E*F)+(~A*~B*C*D*~E*F)+(~A*~B*~C*~D*E*F)+(A*~B*~C*~D*E*F)+(~A*B*~C*~D*E*F)+(~A*~B*C*~D*E*F)+(~A*~B*~C*D*E*F)+(A*~B*~C*D*E*F)"),
    .INIT(64'h0317173f173f173f)
  ) _159_ (
    .a(\a[1] ),
    .b(\a[2] ),
    .c(\b[2] ),
    .d(\b[1] ),
    .e(\a[0] ),
    .f(\b[0] ),
    .o(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _160_ (
    .a(\a[5] ),
    .b(\b[5] ),
    .o(_001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _161_ (
    .a(\a[10] ),
    .b(\b[10] ),
    .o(_002_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _162_ (
    .a(\a[10] ),
    .b(\b[10] ),
    .o(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _163_ (
    .a(\a[15] ),
    .b(\b[15] ),
    .o(_004_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _164_ (
    .a(\a[15] ),
    .b(\b[15] ),
    .o(_005_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _165_ (
    .a(\a[20] ),
    .b(\b[20] ),
    .o(_006_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _166_ (
    .a(\a[20] ),
    .b(\b[20] ),
    .o(_007_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _167_ (
    .a(\a[25] ),
    .b(\b[25] ),
    .o(_008_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _168_ (
    .a(\a[25] ),
    .b(\b[25] ),
    .o(_009_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _169_ (
    .a(\a[30] ),
    .b(\b[30] ),
    .o(_010_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _170_ (
    .a(\a[30] ),
    .b(\b[30] ),
    .o(_011_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _171_ (
    .a(\a[35] ),
    .b(\b[35] ),
    .o(_012_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _172_ (
    .a(\a[35] ),
    .b(\b[35] ),
    .o(_013_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _173_ (
    .a(\a[40] ),
    .b(\b[40] ),
    .o(_014_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _174_ (
    .a(\a[40] ),
    .b(\b[40] ),
    .o(_015_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _175_ (
    .a(\a[45] ),
    .b(\b[45] ),
    .o(_016_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _176_ (
    .a(\a[45] ),
    .b(\b[45] ),
    .o(_017_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _177_ (
    .a(\a[50] ),
    .b(\b[50] ),
    .o(_018_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _178_ (
    .a(\a[50] ),
    .b(\b[50] ),
    .o(_019_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _179_ (
    .a(\a[55] ),
    .b(\b[55] ),
    .o(_020_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _180_ (
    .a(\a[55] ),
    .b(\b[55] ),
    .o(_021_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _181_ (
    .a(\a[60] ),
    .b(\b[60] ),
    .o(_022_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _182_ (
    .a(\a[60] ),
    .b(\b[60] ),
    .o(_023_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _183_ (
    .a(\a[65] ),
    .b(\b[65] ),
    .o(_024_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _184_ (
    .a(\a[65] ),
    .b(\b[65] ),
    .o(_025_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _185_ (
    .a(\a[70] ),
    .b(\b[70] ),
    .o(_026_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _186_ (
    .a(\a[70] ),
    .b(\b[70] ),
    .o(_027_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _187_ (
    .a(\a[75] ),
    .b(\b[75] ),
    .o(_028_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _188_ (
    .a(\a[75] ),
    .b(\b[75] ),
    .o(_029_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _189_ (
    .a(\a[80] ),
    .b(\b[80] ),
    .o(_030_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _190_ (
    .a(\a[80] ),
    .b(\b[80] ),
    .o(_031_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _191_ (
    .a(\a[85] ),
    .b(\b[85] ),
    .o(_032_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _192_ (
    .a(\a[85] ),
    .b(\b[85] ),
    .o(_033_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _193_ (
    .a(\a[90] ),
    .b(\b[90] ),
    .o(_034_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _194_ (
    .a(\a[90] ),
    .b(\b[90] ),
    .o(_035_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _195_ (
    .a(\a[95] ),
    .b(\b[95] ),
    .o(_036_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _196_ (
    .a(\a[95] ),
    .b(\b[95] ),
    .o(_037_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _197_ (
    .a(\a[100] ),
    .b(\b[100] ),
    .o(_038_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _198_ (
    .a(\a[100] ),
    .b(\b[100] ),
    .o(_039_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _199_ (
    .a(\a[105] ),
    .b(\b[105] ),
    .o(_040_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _200_ (
    .a(\a[105] ),
    .b(\b[105] ),
    .o(_041_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _201_ (
    .a(\a[110] ),
    .b(\b[110] ),
    .o(_042_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _202_ (
    .a(\a[110] ),
    .b(\b[110] ),
    .o(_043_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _203_ (
    .a(\a[115] ),
    .b(\b[115] ),
    .o(_044_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _204_ (
    .a(\a[115] ),
    .b(\b[115] ),
    .o(_045_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _205_ (
    .a(\a[120] ),
    .b(\b[120] ),
    .o(_046_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _206_ (
    .a(\a[120] ),
    .b(\b[120] ),
    .o(_047_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _207_ (
    .a(\a[125] ),
    .b(\b[125] ),
    .o(_048_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*B)"),
    .INIT(4'h8)
  ) _208_ (
    .a(\a[125] ),
    .b(\b[125] ),
    .o(_049_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _209_ (
    .a(_050_[0]),
    .b(\a[2] ),
    .c(\b[2] ),
    .o(\f[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(~A*~B*~C*~D)+(A*~B*~C*~D)+(~A*B*~C*~D)+(~A*~B*C*~D)+(A*~B*C*~D)+(~A*B*C*~D)+(~A*~B*~C*D)+(A*~B*~C*D)+(~A*B*~C*D)+(~A*~B*C*D)"),
    .INIT(16'h1777)
  ) _210_ (
    .a(\a[1] ),
    .b(\b[1] ),
    .c(\b[0] ),
    .d(\a[0] ),
    .o(_050_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _211_ (
    .a(_000_[0]),
    .b(\a[3] ),
    .c(\b[3] ),
    .o(\f[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _212_ (
    .a(_051_[0]),
    .b(\a[4] ),
    .c(\b[4] ),
    .o(\f[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _213_ (
    .a(_000_[0]),
    .b(\a[3] ),
    .c(\b[3] ),
    .o(_051_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _214_ (
    .a(_051_[0]),
    .b(\a[4] ),
    .c(\b[4] ),
    .d(\a[5] ),
    .e(\b[5] ),
    .o(\f[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _215_ (
    .a(_052_[0]),
    .b(\a[6] ),
    .c(\b[6] ),
    .o(\f[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _216_ (
    .a(_001_[5]),
    .b(_001_[4]),
    .o(_052_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _217_ (
    .a(_052_[0]),
    .b(\a[6] ),
    .c(\b[6] ),
    .d(\a[7] ),
    .e(\b[7] ),
    .o(\f[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _218_ (
    .a(_002_[0]),
    .b(\a[8] ),
    .c(\b[8] ),
    .o(\f[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _219_ (
    .a(_053_[0]),
    .b(\a[9] ),
    .c(\b[9] ),
    .o(\f[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _220_ (
    .a(_002_[0]),
    .b(\a[8] ),
    .c(\b[8] ),
    .o(_053_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _221_ (
    .a(_053_[0]),
    .b(\a[9] ),
    .c(\b[9] ),
    .d(\a[10] ),
    .e(\b[10] ),
    .o(\f[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _222_ (
    .a(_054_[0]),
    .b(\a[11] ),
    .c(\b[11] ),
    .o(\f[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _223_ (
    .a(_003_[5]),
    .b(_003_[4]),
    .o(_054_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _224_ (
    .a(_054_[0]),
    .b(\a[11] ),
    .c(\b[11] ),
    .d(\a[12] ),
    .e(\b[12] ),
    .o(\f[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _225_ (
    .a(_004_[0]),
    .b(\a[13] ),
    .c(\b[13] ),
    .o(\f[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _226_ (
    .a(_055_[0]),
    .b(\a[14] ),
    .c(\b[14] ),
    .o(\f[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _227_ (
    .a(_004_[0]),
    .b(\a[13] ),
    .c(\b[13] ),
    .o(_055_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _228_ (
    .a(_055_[0]),
    .b(\a[14] ),
    .c(\b[14] ),
    .d(\a[15] ),
    .e(\b[15] ),
    .o(\f[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _229_ (
    .a(_056_[0]),
    .b(\a[16] ),
    .c(\b[16] ),
    .o(\f[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _230_ (
    .a(_005_[5]),
    .b(_005_[4]),
    .o(_056_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _231_ (
    .a(_056_[0]),
    .b(\a[16] ),
    .c(\b[16] ),
    .d(\a[17] ),
    .e(\b[17] ),
    .o(\f[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _232_ (
    .a(_006_[0]),
    .b(\a[18] ),
    .c(\b[18] ),
    .o(\f[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _233_ (
    .a(_057_[0]),
    .b(\a[19] ),
    .c(\b[19] ),
    .o(\f[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _234_ (
    .a(_006_[0]),
    .b(\a[18] ),
    .c(\b[18] ),
    .o(_057_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _235_ (
    .a(_057_[0]),
    .b(\a[19] ),
    .c(\b[19] ),
    .d(\a[20] ),
    .e(\b[20] ),
    .o(\f[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _236_ (
    .a(_058_[0]),
    .b(\a[21] ),
    .c(\b[21] ),
    .o(\f[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _237_ (
    .a(_007_[5]),
    .b(_007_[4]),
    .o(_058_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _238_ (
    .a(_058_[0]),
    .b(\a[21] ),
    .c(\b[21] ),
    .d(\a[22] ),
    .e(\b[22] ),
    .o(\f[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _239_ (
    .a(_008_[0]),
    .b(\a[23] ),
    .c(\b[23] ),
    .o(\f[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _240_ (
    .a(_059_[0]),
    .b(\a[24] ),
    .c(\b[24] ),
    .o(\f[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _241_ (
    .a(_008_[0]),
    .b(\a[23] ),
    .c(\b[23] ),
    .o(_059_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _242_ (
    .a(_059_[0]),
    .b(\a[24] ),
    .c(\b[24] ),
    .d(\a[25] ),
    .e(\b[25] ),
    .o(\f[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _243_ (
    .a(_060_[0]),
    .b(\a[26] ),
    .c(\b[26] ),
    .o(\f[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _244_ (
    .a(_009_[5]),
    .b(_009_[4]),
    .o(_060_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _245_ (
    .a(_060_[0]),
    .b(\a[26] ),
    .c(\b[26] ),
    .d(\a[27] ),
    .e(\b[27] ),
    .o(\f[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _246_ (
    .a(_010_[0]),
    .b(\a[28] ),
    .c(\b[28] ),
    .o(\f[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _247_ (
    .a(_061_[0]),
    .b(\a[29] ),
    .c(\b[29] ),
    .o(\f[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _248_ (
    .a(_010_[0]),
    .b(\a[28] ),
    .c(\b[28] ),
    .o(_061_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _249_ (
    .a(_061_[0]),
    .b(\a[29] ),
    .c(\b[29] ),
    .d(\a[30] ),
    .e(\b[30] ),
    .o(\f[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _250_ (
    .a(_062_[0]),
    .b(\a[31] ),
    .c(\b[31] ),
    .o(\f[31] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _251_ (
    .a(_011_[5]),
    .b(_011_[4]),
    .o(_062_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _252_ (
    .a(_062_[0]),
    .b(\a[31] ),
    .c(\b[31] ),
    .d(\a[32] ),
    .e(\b[32] ),
    .o(\f[32] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _253_ (
    .a(_012_[0]),
    .b(\a[33] ),
    .c(\b[33] ),
    .o(\f[33] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _254_ (
    .a(_063_[0]),
    .b(\a[34] ),
    .c(\b[34] ),
    .o(\f[34] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _255_ (
    .a(_012_[0]),
    .b(\a[33] ),
    .c(\b[33] ),
    .o(_063_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _256_ (
    .a(_063_[0]),
    .b(\a[34] ),
    .c(\b[34] ),
    .d(\a[35] ),
    .e(\b[35] ),
    .o(\f[35] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _257_ (
    .a(_064_[0]),
    .b(\a[36] ),
    .c(\b[36] ),
    .o(\f[36] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _258_ (
    .a(_013_[5]),
    .b(_013_[4]),
    .o(_064_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _259_ (
    .a(_064_[0]),
    .b(\a[36] ),
    .c(\b[36] ),
    .d(\a[37] ),
    .e(\b[37] ),
    .o(\f[37] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _260_ (
    .a(_014_[0]),
    .b(\a[38] ),
    .c(\b[38] ),
    .o(\f[38] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _261_ (
    .a(_065_[0]),
    .b(\a[39] ),
    .c(\b[39] ),
    .o(\f[39] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _262_ (
    .a(_014_[0]),
    .b(\a[38] ),
    .c(\b[38] ),
    .o(_065_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _263_ (
    .a(_065_[0]),
    .b(\a[39] ),
    .c(\b[39] ),
    .d(\a[40] ),
    .e(\b[40] ),
    .o(\f[40] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _264_ (
    .a(_066_[0]),
    .b(\a[41] ),
    .c(\b[41] ),
    .o(\f[41] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _265_ (
    .a(_015_[5]),
    .b(_015_[4]),
    .o(_066_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _266_ (
    .a(_066_[0]),
    .b(\a[41] ),
    .c(\b[41] ),
    .d(\a[42] ),
    .e(\b[42] ),
    .o(\f[42] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _267_ (
    .a(_016_[0]),
    .b(\a[43] ),
    .c(\b[43] ),
    .o(\f[43] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _268_ (
    .a(_067_[0]),
    .b(\a[44] ),
    .c(\b[44] ),
    .o(\f[44] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _269_ (
    .a(_016_[0]),
    .b(\a[43] ),
    .c(\b[43] ),
    .o(_067_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _270_ (
    .a(_067_[0]),
    .b(\a[44] ),
    .c(\b[44] ),
    .d(\a[45] ),
    .e(\b[45] ),
    .o(\f[45] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _271_ (
    .a(_068_[0]),
    .b(\a[46] ),
    .c(\b[46] ),
    .o(\f[46] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _272_ (
    .a(_017_[5]),
    .b(_017_[4]),
    .o(_068_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _273_ (
    .a(_068_[0]),
    .b(\a[46] ),
    .c(\b[46] ),
    .d(\a[47] ),
    .e(\b[47] ),
    .o(\f[47] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _274_ (
    .a(_018_[0]),
    .b(\a[48] ),
    .c(\b[48] ),
    .o(\f[48] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _275_ (
    .a(_069_[0]),
    .b(\a[49] ),
    .c(\b[49] ),
    .o(\f[49] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _276_ (
    .a(_018_[0]),
    .b(\a[48] ),
    .c(\b[48] ),
    .o(_069_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _277_ (
    .a(_069_[0]),
    .b(\a[49] ),
    .c(\b[49] ),
    .d(\a[50] ),
    .e(\b[50] ),
    .o(\f[50] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _278_ (
    .a(_070_[0]),
    .b(\a[51] ),
    .c(\b[51] ),
    .o(\f[51] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _279_ (
    .a(_019_[5]),
    .b(_019_[4]),
    .o(_070_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _280_ (
    .a(_070_[0]),
    .b(\a[51] ),
    .c(\b[51] ),
    .d(\a[52] ),
    .e(\b[52] ),
    .o(\f[52] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _281_ (
    .a(_020_[0]),
    .b(\a[53] ),
    .c(\b[53] ),
    .o(\f[53] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _282_ (
    .a(_071_[0]),
    .b(\a[54] ),
    .c(\b[54] ),
    .o(\f[54] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _283_ (
    .a(_020_[0]),
    .b(\a[53] ),
    .c(\b[53] ),
    .o(_071_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _284_ (
    .a(_072_[0]),
    .b(\a[55] ),
    .c(\b[55] ),
    .o(\f[55] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _285_ (
    .a(_071_[0]),
    .b(\a[54] ),
    .c(\b[54] ),
    .o(_072_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _286_ (
    .a(_073_[0]),
    .b(\a[56] ),
    .c(\b[56] ),
    .o(\f[56] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _287_ (
    .a(_021_[5]),
    .b(_021_[4]),
    .o(_073_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _288_ (
    .a(_073_[0]),
    .b(\a[56] ),
    .c(\b[56] ),
    .d(\a[57] ),
    .e(\b[57] ),
    .o(\f[57] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _289_ (
    .a(_022_[0]),
    .b(\a[58] ),
    .c(\b[58] ),
    .o(\f[58] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _290_ (
    .a(_074_[0]),
    .b(\a[59] ),
    .c(\b[59] ),
    .o(\f[59] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _291_ (
    .a(_022_[0]),
    .b(\a[58] ),
    .c(\b[58] ),
    .o(_074_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _292_ (
    .a(_074_[0]),
    .b(\a[59] ),
    .c(\b[59] ),
    .d(\a[60] ),
    .e(\b[60] ),
    .o(\f[60] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _293_ (
    .a(_075_[0]),
    .b(\a[61] ),
    .c(\b[61] ),
    .o(\f[61] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _294_ (
    .a(_023_[5]),
    .b(_023_[4]),
    .o(_075_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _295_ (
    .a(_075_[0]),
    .b(\a[61] ),
    .c(\b[61] ),
    .d(\a[62] ),
    .e(\b[62] ),
    .o(\f[62] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _296_ (
    .a(_024_[0]),
    .b(\a[63] ),
    .c(\b[63] ),
    .o(\f[63] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _297_ (
    .a(_024_[0]),
    .b(\a[63] ),
    .c(\b[63] ),
    .d(\a[64] ),
    .e(\b[64] ),
    .o(\f[64] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _298_ (
    .a(_076_[0]),
    .b(\a[65] ),
    .c(\b[65] ),
    .o(\f[65] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*~B*~C*~D*~E)+(A*~B*~C*~D*~E)+(~A*B*~C*~D*~E)+(A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(A*~B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*~B*~C*D*E)+(A*~B*~C*D*E)"),
    .INIT(32'd53160767)
  ) _299_ (
    .a(_024_[0]),
    .b(\a[64] ),
    .c(\b[64] ),
    .d(\a[63] ),
    .e(\b[63] ),
    .o(_076_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _300_ (
    .a(_077_[0]),
    .b(\a[66] ),
    .c(\b[66] ),
    .o(\f[66] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _301_ (
    .a(_025_[5]),
    .b(_025_[4]),
    .o(_077_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _302_ (
    .a(_077_[0]),
    .b(\a[66] ),
    .c(\b[66] ),
    .d(\a[67] ),
    .e(\b[67] ),
    .o(\f[67] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _303_ (
    .a(_026_[0]),
    .b(\a[68] ),
    .c(\b[68] ),
    .o(\f[68] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _304_ (
    .a(_078_[0]),
    .b(\a[69] ),
    .c(\b[69] ),
    .o(\f[69] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _305_ (
    .a(_026_[0]),
    .b(\a[68] ),
    .c(\b[68] ),
    .o(_078_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _306_ (
    .a(_078_[0]),
    .b(\a[69] ),
    .c(\b[69] ),
    .d(\a[70] ),
    .e(\b[70] ),
    .o(\f[70] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _307_ (
    .a(_079_[0]),
    .b(\a[71] ),
    .c(\b[71] ),
    .o(\f[71] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _308_ (
    .a(_027_[5]),
    .b(_027_[4]),
    .o(_079_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _309_ (
    .a(_079_[0]),
    .b(\a[71] ),
    .c(\b[71] ),
    .d(\a[72] ),
    .e(\b[72] ),
    .o(\f[72] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _310_ (
    .a(_028_[0]),
    .b(\a[73] ),
    .c(\b[73] ),
    .o(\f[73] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _311_ (
    .a(_080_[0]),
    .b(\a[74] ),
    .c(\b[74] ),
    .o(\f[74] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _312_ (
    .a(_028_[0]),
    .b(\a[73] ),
    .c(\b[73] ),
    .o(_080_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _313_ (
    .a(_080_[0]),
    .b(\a[74] ),
    .c(\b[74] ),
    .d(\a[75] ),
    .e(\b[75] ),
    .o(\f[75] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _314_ (
    .a(_081_[0]),
    .b(\a[76] ),
    .c(\b[76] ),
    .o(\f[76] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _315_ (
    .a(_029_[5]),
    .b(_029_[4]),
    .o(_081_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _316_ (
    .a(_081_[0]),
    .b(\a[76] ),
    .c(\b[76] ),
    .d(\a[77] ),
    .e(\b[77] ),
    .o(\f[77] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _317_ (
    .a(_030_[0]),
    .b(\a[78] ),
    .c(\b[78] ),
    .o(\f[78] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _318_ (
    .a(_082_[0]),
    .b(\a[79] ),
    .c(\b[79] ),
    .o(\f[79] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _319_ (
    .a(_030_[0]),
    .b(\a[78] ),
    .c(\b[78] ),
    .o(_082_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _320_ (
    .a(_082_[0]),
    .b(\a[79] ),
    .c(\b[79] ),
    .d(\a[80] ),
    .e(\b[80] ),
    .o(\f[80] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _321_ (
    .a(_083_[0]),
    .b(\a[81] ),
    .c(\b[81] ),
    .o(\f[81] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _322_ (
    .a(_031_[5]),
    .b(_031_[4]),
    .o(_083_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _323_ (
    .a(_083_[0]),
    .b(\a[81] ),
    .c(\b[81] ),
    .d(\a[82] ),
    .e(\b[82] ),
    .o(\f[82] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _324_ (
    .a(_032_[0]),
    .b(\a[83] ),
    .c(\b[83] ),
    .o(\f[83] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _325_ (
    .a(_084_[0]),
    .b(\a[84] ),
    .c(\b[84] ),
    .o(\f[84] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _326_ (
    .a(_032_[0]),
    .b(\a[83] ),
    .c(\b[83] ),
    .o(_084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _327_ (
    .a(_085_[0]),
    .b(\a[85] ),
    .c(\b[85] ),
    .o(\f[85] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _328_ (
    .a(_084_[0]),
    .b(\a[84] ),
    .c(\b[84] ),
    .o(_085_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _329_ (
    .a(_086_[0]),
    .b(\a[86] ),
    .c(\b[86] ),
    .o(\f[86] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _330_ (
    .a(_033_[5]),
    .b(_033_[4]),
    .o(_086_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _331_ (
    .a(_086_[0]),
    .b(\a[86] ),
    .c(\b[86] ),
    .d(\a[87] ),
    .e(\b[87] ),
    .o(\f[87] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _332_ (
    .a(_034_[0]),
    .b(\a[88] ),
    .c(\b[88] ),
    .o(\f[88] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _333_ (
    .a(_087_[0]),
    .b(\a[89] ),
    .c(\b[89] ),
    .o(\f[89] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _334_ (
    .a(_034_[0]),
    .b(\a[88] ),
    .c(\b[88] ),
    .o(_087_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _335_ (
    .a(_087_[0]),
    .b(\a[89] ),
    .c(\b[89] ),
    .d(\a[90] ),
    .e(\b[90] ),
    .o(\f[90] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _336_ (
    .a(_088_[0]),
    .b(\a[91] ),
    .c(\b[91] ),
    .o(\f[91] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _337_ (
    .a(_035_[5]),
    .b(_035_[4]),
    .o(_088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _338_ (
    .a(_088_[0]),
    .b(\a[91] ),
    .c(\b[91] ),
    .d(\a[92] ),
    .e(\b[92] ),
    .o(\f[92] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _339_ (
    .a(_036_[0]),
    .b(\a[93] ),
    .c(\b[93] ),
    .o(\f[93] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _340_ (
    .a(_089_[0]),
    .b(\a[94] ),
    .c(\b[94] ),
    .o(\f[94] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _341_ (
    .a(_036_[0]),
    .b(\a[93] ),
    .c(\b[93] ),
    .o(_089_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _342_ (
    .a(_090_[0]),
    .b(\a[95] ),
    .c(\b[95] ),
    .o(\f[95] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _343_ (
    .a(_089_[0]),
    .b(\a[94] ),
    .c(\b[94] ),
    .o(_090_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(A*~B*~C*~D)+(~A*B*~C*~D)+(A*B*~C*~D)+(~A*~B*C*~D)+(~A*~B*~C*D)+(A*~B*C*D)+(~A*B*C*D)+(A*B*C*D)"),
    .INIT(16'he11e)
  ) _344_ (
    .a(_037_[5]),
    .b(_037_[4]),
    .c(\a[96] ),
    .d(\b[96] ),
    .o(\f[96] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _345_ (
    .a(_091_[0]),
    .b(\a[97] ),
    .c(\b[97] ),
    .o(\f[97] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(~A*~B*~C*~D)+(A*~B*~C*~D)+(~A*B*~C*~D)+(~A*~B*C*~D)+(~A*~B*~C*D)+(~A*~B*C*D)"),
    .INIT(16'h1117)
  ) _346_ (
    .a(\a[96] ),
    .b(\b[96] ),
    .c(_037_[5]),
    .d(_037_[4]),
    .o(_091_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _347_ (
    .a(_038_[0]),
    .b(\a[98] ),
    .c(\b[98] ),
    .o(\f[98] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _348_ (
    .a(_038_[0]),
    .b(\a[98] ),
    .c(\b[98] ),
    .d(\a[99] ),
    .e(\b[99] ),
    .o(\f[99] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _349_ (
    .a(_092_[0]),
    .b(\a[100] ),
    .c(\b[100] ),
    .o(\f[100] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*~B*~C*~D*~E)+(A*~B*~C*~D*~E)+(~A*B*~C*~D*~E)+(A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(A*~B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*~B*~C*D*E)+(A*~B*~C*D*E)"),
    .INIT(32'd53160767)
  ) _350_ (
    .a(_038_[0]),
    .b(\a[99] ),
    .c(\b[99] ),
    .d(\a[98] ),
    .e(\b[98] ),
    .o(_092_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _351_ (
    .a(_093_[0]),
    .b(\a[101] ),
    .c(\b[101] ),
    .o(\f[101] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _352_ (
    .a(_039_[5]),
    .b(_039_[4]),
    .o(_093_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _353_ (
    .a(_093_[0]),
    .b(\a[101] ),
    .c(\b[101] ),
    .d(\a[102] ),
    .e(\b[102] ),
    .o(\f[102] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _354_ (
    .a(_040_[0]),
    .b(\a[103] ),
    .c(\b[103] ),
    .o(\f[103] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _355_ (
    .a(_094_[0]),
    .b(\a[104] ),
    .c(\b[104] ),
    .o(\f[104] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _356_ (
    .a(_040_[0]),
    .b(\a[103] ),
    .c(\b[103] ),
    .o(_094_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _357_ (
    .a(_095_[0]),
    .b(\a[105] ),
    .c(\b[105] ),
    .o(\f[105] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _358_ (
    .a(_094_[0]),
    .b(\a[104] ),
    .c(\b[104] ),
    .o(_095_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _359_ (
    .a(_096_[0]),
    .b(\a[106] ),
    .c(\b[106] ),
    .o(\f[106] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _360_ (
    .a(_041_[5]),
    .b(_041_[4]),
    .o(_096_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _361_ (
    .a(_096_[0]),
    .b(\a[106] ),
    .c(\b[106] ),
    .d(\a[107] ),
    .e(\b[107] ),
    .o(\f[107] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _362_ (
    .a(_042_[0]),
    .b(\a[108] ),
    .c(\b[108] ),
    .o(\f[108] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _363_ (
    .a(_097_[0]),
    .b(\a[109] ),
    .c(\b[109] ),
    .o(\f[109] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _364_ (
    .a(_042_[0]),
    .b(\a[108] ),
    .c(\b[108] ),
    .o(_097_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _365_ (
    .a(_097_[0]),
    .b(\a[109] ),
    .c(\b[109] ),
    .d(\a[110] ),
    .e(\b[110] ),
    .o(\f[110] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _366_ (
    .a(_098_[0]),
    .b(\a[111] ),
    .c(\b[111] ),
    .o(\f[111] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _367_ (
    .a(_043_[5]),
    .b(_043_[4]),
    .o(_098_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _368_ (
    .a(_098_[0]),
    .b(\a[111] ),
    .c(\b[111] ),
    .d(\a[112] ),
    .e(\b[112] ),
    .o(\f[112] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _369_ (
    .a(_044_[0]),
    .b(\a[113] ),
    .c(\b[113] ),
    .o(\f[113] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _370_ (
    .a(_044_[0]),
    .b(\a[113] ),
    .c(\b[113] ),
    .d(\a[114] ),
    .e(\b[114] ),
    .o(\f[114] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _371_ (
    .a(_099_[0]),
    .b(\a[115] ),
    .c(\b[115] ),
    .o(\f[115] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*~B*~C*~D*~E)+(A*~B*~C*~D*~E)+(~A*B*~C*~D*~E)+(A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(A*~B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*~B*~C*D*E)+(A*~B*~C*D*E)"),
    .INIT(32'd53160767)
  ) _372_ (
    .a(_044_[0]),
    .b(\a[114] ),
    .c(\b[114] ),
    .d(\a[113] ),
    .e(\b[113] ),
    .o(_099_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _373_ (
    .a(_100_[0]),
    .b(\a[116] ),
    .c(\b[116] ),
    .o(\f[116] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(~A*~B)"),
    .INIT(4'h1)
  ) _374_ (
    .a(_045_[5]),
    .b(_045_[4]),
    .o(_100_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _375_ (
    .a(_100_[0]),
    .b(\a[116] ),
    .c(\b[116] ),
    .d(\a[117] ),
    .e(\b[117] ),
    .o(\f[117] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _376_ (
    .a(_046_[0]),
    .b(\a[118] ),
    .c(\b[118] ),
    .o(\f[118] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _377_ (
    .a(_101_[0]),
    .b(\a[119] ),
    .c(\b[119] ),
    .o(\f[119] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _378_ (
    .a(_046_[0]),
    .b(\a[118] ),
    .c(\b[118] ),
    .o(_101_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _379_ (
    .a(_102_[0]),
    .b(\a[120] ),
    .c(\b[120] ),
    .o(\f[120] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*~B*~C)+(A*B*~C)+(A*~B*C)"),
    .INIT(8'h2b)
  ) _380_ (
    .a(_101_[0]),
    .b(\a[119] ),
    .c(\b[119] ),
    .o(_102_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(A*~B*~C*~D)+(~A*B*~C*~D)+(A*B*~C*~D)+(~A*~B*C*~D)+(~A*~B*~C*D)+(A*~B*C*D)+(~A*B*C*D)+(A*B*C*D)"),
    .INIT(16'he11e)
  ) _381_ (
    .a(_047_[5]),
    .b(_047_[4]),
    .c(\a[121] ),
    .d(\b[121] ),
    .o(\f[121] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _382_ (
    .a(_103_[0]),
    .b(\a[122] ),
    .c(\b[122] ),
    .o(\f[122] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(~A*~B*~C*~D)+(A*~B*~C*~D)+(~A*B*~C*~D)+(~A*~B*C*~D)+(~A*~B*~C*D)+(~A*~B*C*D)"),
    .INIT(16'h1117)
  ) _383_ (
    .a(\a[121] ),
    .b(\b[121] ),
    .c(_047_[5]),
    .d(_047_[4]),
    .o(_103_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _384_ (
    .a(_048_[0]),
    .b(\a[123] ),
    .c(\b[123] ),
    .o(\f[123] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*B*~C*D*E)+(~A*~B*C*D*E)+(~A*B*C*D*E)+(A*B*C*D*E)"),
    .INIT(32'd3559599060)
  ) _385_ (
    .a(_048_[0]),
    .b(\a[123] ),
    .c(\b[123] ),
    .d(\a[124] ),
    .e(\b[124] ),
    .o(\f[124] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:33.42-33.97" *)
  AL_MAP_LUT3 #(
    .EQN("(~A*~B*~C)+(A*B*~C)+(A*~B*C)+(~A*B*C)"),
    .INIT(8'h69)
  ) _386_ (
    .a(_104_[0]),
    .b(\a[125] ),
    .c(\b[125] ),
    .o(\f[125] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(~A*~B*~C*~D*~E)+(A*~B*~C*~D*~E)+(~A*B*~C*~D*~E)+(A*B*~C*~D*~E)+(~A*~B*C*~D*~E)+(A*~B*C*~D*~E)+(~A*~B*~C*D*~E)+(A*~B*~C*D*~E)+(A*B*~C*D*~E)+(A*~B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(A*B*~C*~D*E)+(A*~B*C*~D*E)+(~A*~B*~C*D*E)+(A*~B*~C*D*E)"),
    .INIT(32'd53160767)
  ) _387_ (
    .a(_048_[0]),
    .b(\a[124] ),
    .c(\b[124] ),
    .d(\a[123] ),
    .e(\b[123] ),
    .o(_104_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:36.42-36.107" *)
  AL_MAP_LUT4 #(
    .EQN("(A*~B*~C*~D)+(~A*B*~C*~D)+(A*B*~C*~D)+(~A*~B*C*~D)+(~A*~B*~C*D)+(A*~B*C*D)+(~A*B*C*D)+(A*B*C*D)"),
    .INIT(16'he11e)
  ) _388_ (
    .a(_049_[5]),
    .b(_049_[4]),
    .c(\a[126] ),
    .d(\b[126] ),
    .o(\f[126] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:39.42-39.117" *)
  AL_MAP_LUT5 #(
    .EQN("(A*~B*C*~D*~E)+(~A*B*C*~D*~E)+(A*B*C*~D*~E)+(A*~B*~C*D*~E)+(~A*B*~C*D*~E)+(A*B*~C*D*~E)+(~A*~B*C*D*~E)+(A*~B*C*D*~E)+(~A*B*C*D*~E)+(A*B*C*D*~E)+(~A*~B*~C*~D*E)+(A*~B*~C*~D*E)+(~A*B*~C*~D*E)+(A*B*~C*~D*E)+(~A*~B*C*~D*E)+(~A*~B*~C*D*E)"),
    .INIT(32'd18874080)
  ) _389_ (
    .a(_049_[5]),
    .b(_049_[4]),
    .c(\a[126] ),
    .d(\b[126] ),
    .e(_105_[4]),
    .o(\f[127] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/anlogic/cells_map.v:30.42-30.87" *)
  AL_MAP_LUT2 #(
    .EQN("(A*~B)+(~A*B)"),
    .INIT(4'h6)
  ) _390_ (
    .a(\a[127] ),
    .b(\b[127] ),
    .o(_105_[4])
  );
  assign _035_[3:0] = { \b[91] , \b[92] , \a[92] , \a[91]  };
  assign _007_[3:0] = { \b[21] , \b[22] , \a[22] , \a[21]  };
  assign _024_[4:1] = { \b[63] , \a[63] , \b[64] , \a[64]  };
  assign _068_[2:1] = { \b[46] , \a[46]  };
  assign _042_[4:1] = { \b[108] , \a[108] , \b[109] , \a[109]  };
  assign _006_[4:1] = { \b[18] , \a[18] , \b[19] , \a[19]  };
  assign _076_[2:1] = { \b[65] , \a[65]  };
  assign _089_[2:1] = { \b[94] , \a[94]  };
  assign _054_[2:1] = { \b[11] , \a[11]  };
  assign _023_[3:0] = { \b[61] , \b[62] , \a[62] , \a[61]  };
  assign _005_[3:0] = { \b[16] , \b[17] , \a[17] , \a[16]  };
  assign _090_[2:1] = { \b[95] , \a[95]  };
  assign _057_[2:1] = { \b[19] , \a[19]  };
  assign _077_[2:1] = { \b[66] , \a[66]  };
  assign _034_[4:1] = { \b[88] , \a[88] , \b[89] , \a[89]  };
  assign _004_[4:1] = { \b[13] , \a[13] , \b[14] , \a[14]  };
  assign _046_[4:1] = { \b[118] , \a[118] , \b[119] , \a[119]  };
  assign _091_[2:1] = { \b[97] , \a[97]  };
  assign _022_[4:1] = { \b[58] , \a[58] , \b[59] , \a[59]  };
  assign _041_[3:0] = { \b[106] , \b[107] , \a[107] , \a[106]  };
  assign _003_[3:0] = { \b[11] , \b[12] , \a[12] , \a[11]  };
  assign _064_[2:1] = { \b[36] , \a[36]  };
  assign _069_[2:1] = { \b[49] , \a[49]  };
  assign _021_[3:0] = { \b[56] , \b[57] , \a[57] , \a[56]  };
  assign _002_[4:1] = { \b[8] , \a[8] , \b[9] , \a[9]  };
  assign _092_[2:1] = { \b[100] , \a[100]  };
  assign _078_[2:1] = { \b[69] , \a[69]  };
  assign _033_[3:0] = { \b[86] , \b[87] , \a[87] , \a[86]  };
  assign _049_[3:0] = { \b[126] , \b[127] , \a[127] , \a[126]  };
  assign _093_[2:1] = { \b[101] , \a[101]  };
  assign _001_[3:0] = { \b[6] , \b[7] , \a[7] , \a[6]  };
  assign _055_[2:1] = { \b[14] , \a[14]  };
  assign _020_[4:1] = { \b[53] , \a[53] , \b[54] , \a[54]  };
  assign _053_[2:1] = { \b[9] , \a[9]  };
  assign _000_[4:1] = { \b[3] , \a[3] , \b[4] , \a[4]  };
  assign _079_[2:1] = { \b[71] , \a[71]  };
  assign _032_[4:1] = { \b[83] , \a[83] , \b[84] , \a[84]  };
  assign _094_[2:1] = { \b[104] , \a[104]  };
  assign _070_[2:1] = { \b[51] , \a[51]  };
  assign _019_[3:0] = { \b[51] , \b[52] , \a[52] , \a[51]  };
  assign _040_[4:1] = { \b[103] , \a[103] , \b[104] , \a[104]  };
  assign _095_[2:1] = { \b[105] , \a[105]  };
  assign _061_[2:1] = { \b[29] , \a[29]  };
  assign _045_[3:0] = { \b[116] , \b[117] , \a[117] , \a[116]  };
  assign _018_[4:1] = { \b[48] , \a[48] , \b[49] , \a[49]  };
  assign _096_[2:1] = { \b[106] , \a[106]  };
  assign _080_[2:1] = { \b[74] , \a[74]  };
  assign _031_[3:0] = { \b[81] , \b[82] , \a[82] , \a[81]  };
  assign _052_[2:1] = { \b[6] , \a[6]  };
  assign _065_[2:1] = { \b[39] , \a[39]  };
  assign _017_[3:0] = { \b[46] , \b[47] , \a[47] , \a[46]  };
  assign _039_[3:0] = { \b[101] , \b[102] , \a[102] , \a[101]  };
  assign _081_[2:1] = { \b[76] , \a[76]  };
  assign _097_[2:1] = { \b[109] , \a[109]  };
  assign _071_[2:1] = { \b[54] , \a[54]  };
  assign _030_[4:1] = { \b[78] , \a[78] , \b[79] , \a[79]  };
  assign _016_[4:1] = { \b[43] , \a[43] , \b[44] , \a[44]  };
  assign _059_[2:1] = { \b[24] , \a[24]  };
  assign _048_[4:1] = { \b[123] , \a[123] , \b[124] , \a[124]  };
  assign _098_[2:1] = { \b[111] , \a[111]  };
  assign _072_[2:1] = { \b[55] , \a[55]  };
  assign _015_[3:0] = { \b[41] , \b[42] , \a[42] , \a[41]  };
  assign _082_[2:1] = { \b[79] , \a[79]  };
  assign _044_[4:1] = { \b[113] , \a[113] , \b[114] , \a[114]  };
  assign _029_[3:0] = { \b[76] , \b[77] , \a[77] , \a[76]  };
  assign _038_[4:1] = { \b[98] , \a[98] , \b[99] , \a[99]  };
  assign _014_[4:1] = { \b[38] , \a[38] , \b[39] , \a[39]  };
  assign _073_[2:1] = { \b[56] , \a[56]  };
  assign _083_[2:1] = { \b[81] , \a[81]  };
  assign _099_[2:1] = { \b[115] , \a[115]  };
  assign _066_[2:1] = { \b[41] , \a[41]  };
  assign _062_[2:1] = { \b[31] , \a[31]  };
  assign _013_[3:0] = { \b[36] , \b[37] , \a[37] , \a[36]  };
  assign _100_[2:1] = { \b[116] , \a[116]  };
  assign _028_[4:1] = { \b[73] , \a[73] , \b[74] , \a[74]  };
  assign _056_[2:1] = { \b[16] , \a[16]  };
  assign _050_[2:1] = { \b[2] , \a[2]  };
  assign _012_[4:1] = { \b[33] , \a[33] , \b[34] , \a[34]  };
  assign _084_[2:1] = { \b[84] , \a[84]  };
  assign _037_[3:0] = { \b[96] , \b[97] , \a[97] , \a[96]  };
  assign _027_[3:0] = { \b[71] , \b[72] , \a[72] , \a[71]  };
  assign _101_[2:1] = { \b[119] , \a[119]  };
  assign _074_[2:1] = { \b[59] , \a[59]  };
  assign _085_[2:1] = { \b[85] , \a[85]  };
  assign _011_[3:0] = { \b[31] , \b[32] , \a[32] , \a[31]  };
  assign _102_[2:1] = { \b[120] , \a[120]  };
  assign _058_[2:1] = { \b[21] , \a[21]  };
  assign _043_[3:0] = { \b[111] , \b[112] , \a[112] , \a[111]  };
  assign _086_[2:1] = { \b[86] , \a[86]  };
  assign _047_[3:0] = { \b[121] , \b[122] , \a[122] , \a[121]  };
  assign _010_[4:1] = { \b[28] , \a[28] , \b[29] , \a[29]  };
  assign _103_[2:1] = { \b[122] , \a[122]  };
  assign _026_[4:1] = { \b[68] , \a[68] , \b[69] , \a[69]  };
  assign _067_[2:1] = { \b[44] , \a[44]  };
  assign _075_[2:1] = { \b[61] , \a[61]  };
  assign _009_[3:0] = { \b[26] , \b[27] , \a[27] , \a[26]  };
  assign _036_[4:1] = { \b[93] , \a[93] , \b[94] , \a[94]  };
  assign _087_[2:1] = { \b[89] , \a[89]  };
  assign _060_[2:1] = { \b[26] , \a[26]  };
  assign _104_[2:1] = { \b[125] , \a[125]  };
  assign _025_[3:0] = { \b[66] , \b[67] , \a[67] , \a[66]  };
  assign _008_[4:1] = { \b[23] , \a[23] , \b[24] , \a[24]  };
  assign _051_[2:1] = { \b[4] , \a[4]  };
  assign _063_[2:1] = { \b[34] , \a[34]  };
  assign _088_[2:1] = { \b[91] , \a[91]  };
  assign _105_[3:0] = { \b[126] , \a[126] , _049_[4], _049_[5] };
  assign n1002 = \f[93] ;
  assign n1010 = \f[94] ;
  assign n1018 = \f[95] ;
  assign n1026 = \f[96] ;
  assign n1034 = \f[97] ;
  assign n1042 = \f[98] ;
  assign n1050 = \f[99] ;
  assign n1058 = \f[100] ;
  assign n1066 = \f[101] ;
  assign n1074 = \f[102] ;
  assign n1082 = \f[103] ;
  assign n1090 = \f[104] ;
  assign n1098 = \f[105] ;
  assign n1106 = \f[106] ;
  assign n1114 = \f[107] ;
  assign n1122 = \f[108] ;
  assign n1130 = \f[109] ;
  assign n1138 = \f[110] ;
  assign n1146 = \f[111] ;
  assign n1154 = \f[112] ;
  assign n1162 = \f[113] ;
  assign n1170 = \f[114] ;
  assign n1178 = \f[115] ;
  assign n1186 = \f[116] ;
  assign n1194 = \f[117] ;
  assign n1202 = \f[118] ;
  assign n1210 = \f[119] ;
  assign n1218 = \f[120] ;
  assign n1226 = \f[121] ;
  assign n1234 = \f[122] ;
  assign n1242 = \f[123] ;
  assign n1250 = \f[124] ;
  assign n1258 = \f[125] ;
  assign n1266 = \f[126] ;
  assign n1274 = \f[127] ;
  assign n274 = \f[2] ;
  assign n282 = \f[3] ;
  assign n290 = \f[4] ;
  assign n298 = \f[5] ;
  assign n306 = \f[6] ;
  assign n314 = \f[7] ;
  assign n322 = \f[8] ;
  assign n330 = \f[9] ;
  assign n338 = \f[10] ;
  assign n346 = \f[11] ;
  assign n354 = \f[12] ;
  assign n362 = \f[13] ;
  assign n370 = \f[14] ;
  assign n378 = \f[15] ;
  assign n386 = \f[16] ;
  assign n394 = \f[17] ;
  assign n402 = \f[18] ;
  assign n410 = \f[19] ;
  assign n418 = \f[20] ;
  assign n426 = \f[21] ;
  assign n434 = \f[22] ;
  assign n442 = \f[23] ;
  assign n450 = \f[24] ;
  assign n458 = \f[25] ;
  assign n466 = \f[26] ;
  assign n474 = \f[27] ;
  assign n482 = \f[28] ;
  assign n490 = \f[29] ;
  assign n498 = \f[30] ;
  assign n506 = \f[31] ;
  assign n514 = \f[32] ;
  assign n522 = \f[33] ;
  assign n530 = \f[34] ;
  assign n538 = \f[35] ;
  assign n546 = \f[36] ;
  assign n554 = \f[37] ;
  assign n562 = \f[38] ;
  assign n570 = \f[39] ;
  assign n578 = \f[40] ;
  assign n586 = \f[41] ;
  assign n594 = \f[42] ;
  assign n602 = \f[43] ;
  assign n610 = \f[44] ;
  assign n618 = \f[45] ;
  assign n626 = \f[46] ;
  assign n634 = \f[47] ;
  assign n642 = \f[48] ;
  assign n650 = \f[49] ;
  assign n658 = \f[50] ;
  assign n666 = \f[51] ;
  assign n674 = \f[52] ;
  assign n682 = \f[53] ;
  assign n690 = \f[54] ;
  assign n698 = \f[55] ;
  assign n706 = \f[56] ;
  assign n714 = \f[57] ;
  assign n722 = \f[58] ;
  assign n730 = \f[59] ;
  assign n738 = \f[60] ;
  assign n746 = \f[61] ;
  assign n754 = \f[62] ;
  assign n762 = \f[63] ;
  assign n770 = \f[64] ;
  assign n778 = \f[65] ;
  assign n786 = \f[66] ;
  assign n794 = \f[67] ;
  assign n802 = \f[68] ;
  assign n810 = \f[69] ;
  assign n818 = \f[70] ;
  assign n826 = \f[71] ;
  assign n834 = \f[72] ;
  assign n842 = \f[73] ;
  assign n850 = \f[74] ;
  assign n858 = \f[75] ;
  assign n866 = \f[76] ;
  assign n874 = \f[77] ;
  assign n882 = \f[78] ;
  assign n890 = \f[79] ;
  assign n898 = \f[80] ;
  assign n906 = \f[81] ;
  assign n914 = \f[82] ;
  assign n922 = \f[83] ;
  assign n930 = \f[84] ;
  assign n938 = \f[85] ;
  assign n946 = \f[86] ;
  assign n954 = \f[87] ;
  assign n962 = \f[88] ;
  assign n970 = \f[89] ;
  assign n978 = \f[90] ;
  assign n986 = \f[91] ;
  assign n994 = \f[92] ;
endmodule
