Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 17:05:21 2024
| Host         : LikeUE06 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Catch_the_Apple_timing_summary_routed.rpt -pb Catch_the_Apple_timing_summary_routed.pb -rpx Catch_the_Apple_timing_summary_routed.rpx -warn_on_violation
| Design       : Catch_the_Apple
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         118         
TIMING-20  Warning           Non-clocked latch                                                 2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (255)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Player_inst/s_position_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[1]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[1]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[2]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[2]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[3]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[4]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[5]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[6]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[7]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/h_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[0]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[0]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[1]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[1]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[2]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[2]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[3]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[3]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[4]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[5]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[6]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_Controller_inst/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (255)
--------------------------------
 There are 255 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.775        0.000                      0                  446        0.069        0.000                      0                  446        3.000        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         18.775        0.000                      0                  446        0.166        0.000                      0                  446       19.500        0.000                       0                   257  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       18.778        0.000                      0                  446        0.166        0.000                      0                  446       19.500        0.000                       0                   257  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         18.775        0.000                      0                  446        0.069        0.000                      0                  446  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       18.775        0.000                      0                  446        0.069        0.000                      0                  446  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 5.926ns (27.996%)  route 15.241ns (72.004%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.947    20.124    Collision_inst/Col_O_reg[8]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.248 r  Collision_inst/Col_O[9]_i_1/O
                         net (fo=1, routed)           0.000    20.248    Priority_MUX_inst/D[3]
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.081    39.023    Priority_MUX_inst/Col_O_reg[9]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                         -20.248    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.909ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 5.802ns (27.779%)  route 15.084ns (72.221%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.781    19.967    Priority_MUX_inst/D[1]
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X69Y79         FDRE (Setup_fdre_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[3]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.967    
  -------------------------------------------------------------------
                         slack                                 18.909    

Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.947ns  (logic 5.926ns (28.290%)  route 15.021ns (71.710%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.727    19.904    Collision_inst/Col_O_reg[8]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.028 r  Collision_inst/Col_O[8]_i_1/O
                         net (fo=1, routed)           0.000    20.028    Priority_MUX_inst/Col_O_reg[8]_2
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.029    38.971    Priority_MUX_inst/Col_O_reg[8]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                 18.943    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.802ns (27.977%)  route 14.937ns (72.023%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.633    19.819    Priority_MUX_inst/D[1]
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X67Y79         FDSE (Setup_fdse_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[1]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 5.926ns (28.498%)  route 14.868ns (71.502%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.129    19.080    Priority_MUX_inst/s_ex_life
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.124    19.204 r  Priority_MUX_inst/Col_O[11]_i_3/O
                         net (fo=1, routed)           0.547    19.751    Collision_inst/Col_O_reg[11]_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.875 r  Collision_inst/Col_O[11]_i_2/O
                         net (fo=1, routed)           0.000    19.875    Priority_MUX_inst/Col_O_reg[11]_1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[11]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.661ns  (logic 5.926ns (28.682%)  route 14.735ns (71.318%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.108    19.059    Priority_MUX_inst/s_ex_life
    SLICE_X62Y76         LUT5 (Prop_lut5_I2_O)        0.124    19.183 r  Priority_MUX_inst/Col_O[0]_i_2/O
                         net (fo=1, routed)           0.435    19.618    Collision_inst/Col_O_reg[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.124    19.742 r  Collision_inst/Col_O[0]_i_1/O
                         net (fo=1, routed)           0.000    19.742    Priority_MUX_inst/Col_O_reg[0]_3
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.528ns  (logic 5.926ns (28.867%)  route 14.602ns (71.133%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.866    18.816    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.940 r  VGA_Controller_inst/Col_O[5]_i_2/O
                         net (fo=1, routed)           0.545    19.485    Collision_inst/Col_O_reg[5]
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.609 r  Collision_inst/Col_O[5]_i_1/O
                         net (fo=1, routed)           0.000    19.609    Priority_MUX_inst/Col_O_reg[5]_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.499    38.479    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
                         clock pessimism              0.559    39.038    
                         clock uncertainty           -0.098    38.941    
    SLICE_X63Y78         FDSE (Setup_fdse_C_D)        0.029    38.970    Priority_MUX_inst/Col_O_reg[5]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.488ns  (logic 5.926ns (28.925%)  route 14.562ns (71.075%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.501    19.444    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.568 r  Collision_inst/Col_O[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    Priority_MUX_inst/Col_O_reg[4]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.029    38.968    Priority_MUX_inst/Col_O_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.433ns  (logic 5.926ns (29.002%)  route 14.507ns (70.998%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.446    19.389    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.513 r  Collision_inst/Col_O[7]_i_1/O
                         net (fo=1, routed)           0.000    19.513    Priority_MUX_inst/D[2]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.496    38.476    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/C
                         clock pessimism              0.559    39.035    
                         clock uncertainty           -0.098    38.938    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    38.969    Priority_MUX_inst/Col_O_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.523ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.371ns  (logic 5.779ns (28.369%)  route 14.592ns (71.631%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.616    -0.924    VGA_Controller_inst/clk_out1
    SLICE_X66Y72         FDCE                                         r  VGA_Controller_inst/v_count_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  VGA_Controller_inst/v_count_reg[6]_rep/Q
                         net (fo=165, routed)         2.835     2.430    VGA_Controller_inst/v_count_reg[6]_rep_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.554 r  VGA_Controller_inst/Col_O[3]_i_1404/O
                         net (fo=24, routed)          1.028     3.582    VGA_Controller_inst/Col_O[3]_i_1404_n_0
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.706 r  VGA_Controller_inst/Col_O[3]_i_1413/O
                         net (fo=1, routed)           0.642     4.348    VGA_Controller_inst/Col_O[3]_i_1413_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  VGA_Controller_inst/Col_O[3]_i_1177/O
                         net (fo=2, routed)           0.546     5.018    VGA_Controller_inst/Col_O[3]_i_1177_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.142 r  VGA_Controller_inst/Col_O[3]_i_1181/O
                         net (fo=1, routed)           0.000     5.142    VGA_Controller_inst/Col_O[3]_i_1181_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.543 r  VGA_Controller_inst/Col_O_reg[3]_i_883/CO[3]
                         net (fo=1, routed)           0.000     5.543    VGA_Controller_inst/Col_O_reg[3]_i_883_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.782 r  VGA_Controller_inst/Col_O_reg[3]_i_1148/O[2]
                         net (fo=3, routed)           0.532     6.314    VGA_Controller_inst/Col_O_reg[3]_i_1148_n_5
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.302     6.616 r  VGA_Controller_inst/Col_O[3]_i_1384/O
                         net (fo=1, routed)           0.332     6.948    VGA_Controller_inst/Col_O[3]_i_1384_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.527 r  VGA_Controller_inst/Col_O_reg[3]_i_1145/O[2]
                         net (fo=2, routed)           0.746     8.273    VGA_Controller_inst/Col_O_reg[3]_i_1145_n_5
    SLICE_X69Y52         LUT3 (Prop_lut3_I0_O)        0.301     8.574 r  VGA_Controller_inst/Col_O[3]_i_871/O
                         net (fo=2, routed)           0.718     9.291    VGA_Controller_inst/Col_O[3]_i_871_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.687 r  VGA_Controller_inst/Col_O_reg[3]_i_666/CO[3]
                         net (fo=1, routed)           0.000     9.687    VGA_Controller_inst/Col_O_reg[3]_i_666_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.010 r  VGA_Controller_inst/Col_O_reg[3]_i_809/O[1]
                         net (fo=6, routed)           1.436    11.446    Background_Object_inst/Col_O_reg[3]_i_399_0[1]
    SLICE_X81Y54         LUT2 (Prop_lut2_I1_O)        0.306    11.752 r  Background_Object_inst/Col_O[3]_i_688/O
                         net (fo=1, routed)           0.000    11.752    Background_Object_inst/Col_O[3]_i_688_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.392 r  Background_Object_inst/Col_O_reg[3]_i_412/O[3]
                         net (fo=1, routed)           0.637    13.029    Background_Object_inst/Col_O_reg[3]_i_412_n_4
    SLICE_X81Y55         LUT6 (Prop_lut6_I4_O)        0.306    13.335 r  Background_Object_inst/Col_O[3]_i_223/O
                         net (fo=1, routed)           0.882    14.216    Background_Object_inst/Col_O[3]_i_223_n_0
    SLICE_X82Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.340 r  Background_Object_inst/Col_O[3]_i_101/O
                         net (fo=1, routed)           0.300    14.640    Background_Object_inst/Col_O[3]_i_101_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.764 f  Background_Object_inst/Col_O[3]_i_44/O
                         net (fo=1, routed)           1.417    16.181    Background_Object_inst/Col_O[3]_i_44_n_0
    SLICE_X74Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.305 f  Background_Object_inst/Col_O[3]_i_11/O
                         net (fo=5, routed)           1.534    17.838    VGA_Controller_inst/Col_O_reg[1]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.150    17.988 r  VGA_Controller_inst/Col_O[3]_i_3/O
                         net (fo=2, routed)           0.342    18.330    VGA_Controller_inst/h_count_reg[5]_rep_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.656 r  VGA_Controller_inst/Col_O[6]_i_2/O
                         net (fo=1, routed)           0.667    19.323    Collision_inst/s_Col_bg[0]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  Collision_inst/Col_O[6]_i_1/O
                         net (fo=1, routed)           0.000    19.447    Priority_MUX_inst/Col_O_reg[6]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.031    38.970    Priority_MUX_inst/Col_O_reg[6]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.447    
  -------------------------------------------------------------------
                         slack                                 19.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT3 (Prop_lut3_I2_O)        0.048    -0.260 r  Fruit_1/sec[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.260    Fruit_1/sec[2]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.426    Fruit_1/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT5 (Prop_lut5_I1_O)        0.048    -0.256 r  Fruit_1/sec[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Fruit_1/sec[4]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.426    Fruit_1/sec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.293%)  route 0.093ns (39.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.093    -0.362    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.047    -0.536    poisonous_fruit_inst/rand_vec_reg[10]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Fruit_2/rand_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_2/rand_val_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.561    -0.603    Fruit_2/clk_out1
    SLICE_X52Y87         FDRE                                         r  Fruit_2/rand_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Fruit_2/rand_vec_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.365    Fruit_2/rand_vec_reg_n_0_[3]
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.830    -0.843    Fruit_2/clk_out1
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.051    -0.539    Fruit_2/rand_val_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.263 r  Fruit_1/sec[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    Fruit_1/sec[1]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.120    -0.437    Fruit_1/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.094    -0.361    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  poisonous_fruit_inst/rand_vec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    poisonous_fruit_inst/p_0_out[0]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.091    -0.492    poisonous_fruit_inst/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  Fruit_1/sec[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    Fruit_1/sec[3]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.121    -0.436    Fruit_1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_vec_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.340    poisonous_fruit_inst/rand_vec_reg_n_0_[7]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.071    -0.525    poisonous_fruit_inst/rand_vec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  Fruit_1/rand_vec_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.364    Fruit_1/rand_vec_reg_n_0_[11]
    SLICE_X74Y84         LUT4 (Prop_lut4_I2_O)        0.098    -0.266 r  Fruit_1/p_0_out/O
                         net (fo=1, routed)           0.000    -0.266    Fruit_1/p_0_out_n_0
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120    -0.451    Fruit_1/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X75Y84         FDRE                                         r  Fruit_1/rand_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Fruit_1/rand_vec_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.309    Fruit_1/rand_vec_reg_n_0_[10]
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.060    -0.498    Fruit_1/rand_vec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y90     Collision_inst/s_f0_gone_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y81     Collision_inst/s_f1_gone_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y82     Collision_inst/s_f2_gone_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 5.926ns (27.996%)  route 15.241ns (72.004%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.947    20.124    Collision_inst/Col_O_reg[8]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.248 r  Collision_inst/Col_O[9]_i_1/O
                         net (fo=1, routed)           0.000    20.248    Priority_MUX_inst/D[3]
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.094    38.945    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.081    39.026    Priority_MUX_inst/Col_O_reg[9]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                         -20.248    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.912ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 5.802ns (27.779%)  route 15.084ns (72.221%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.781    19.967    Priority_MUX_inst/D[1]
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.094    38.946    
    SLICE_X69Y79         FDRE (Setup_fdre_C_D)       -0.067    38.879    Priority_MUX_inst/Col_O_reg[3]
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -19.967    
  -------------------------------------------------------------------
                         slack                                 18.912    

Slack (MET) :             18.946ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.947ns  (logic 5.926ns (28.290%)  route 15.021ns (71.710%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.727    19.904    Collision_inst/Col_O_reg[8]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.028 r  Collision_inst/Col_O[8]_i_1/O
                         net (fo=1, routed)           0.000    20.028    Priority_MUX_inst/Col_O_reg[8]_2
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.094    38.945    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.029    38.974    Priority_MUX_inst/Col_O_reg[8]
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                 18.946    

Slack (MET) :             19.060ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.802ns (27.977%)  route 14.937ns (72.023%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.633    19.819    Priority_MUX_inst/D[1]
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.094    38.946    
    SLICE_X67Y79         FDSE (Setup_fdse_C_D)       -0.067    38.879    Priority_MUX_inst/Col_O_reg[1]
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 19.060    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 5.926ns (28.498%)  route 14.868ns (71.502%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.129    19.080    Priority_MUX_inst/s_ex_life
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.124    19.204 r  Priority_MUX_inst/Col_O[11]_i_3/O
                         net (fo=1, routed)           0.547    19.751    Collision_inst/Col_O_reg[11]_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.875 r  Collision_inst/Col_O[11]_i_2/O
                         net (fo=1, routed)           0.000    19.875    Priority_MUX_inst/Col_O_reg[11]_1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.094    38.945    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.976    Priority_MUX_inst/Col_O_reg[11]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                 19.101    

Slack (MET) :             19.234ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.661ns  (logic 5.926ns (28.682%)  route 14.735ns (71.318%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.108    19.059    Priority_MUX_inst/s_ex_life
    SLICE_X62Y76         LUT5 (Prop_lut5_I2_O)        0.124    19.183 r  Priority_MUX_inst/Col_O[0]_i_2/O
                         net (fo=1, routed)           0.435    19.618    Collision_inst/Col_O_reg[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.124    19.742 r  Collision_inst/Col_O[0]_i_1/O
                         net (fo=1, routed)           0.000    19.742    Priority_MUX_inst/Col_O_reg[0]_3
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.094    38.945    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.976    Priority_MUX_inst/Col_O_reg[0]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                 19.234    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.528ns  (logic 5.926ns (28.867%)  route 14.602ns (71.133%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.866    18.816    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.940 r  VGA_Controller_inst/Col_O[5]_i_2/O
                         net (fo=1, routed)           0.545    19.485    Collision_inst/Col_O_reg[5]
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.609 r  Collision_inst/Col_O[5]_i_1/O
                         net (fo=1, routed)           0.000    19.609    Priority_MUX_inst/Col_O_reg[5]_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.499    38.479    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
                         clock pessimism              0.559    39.038    
                         clock uncertainty           -0.094    38.944    
    SLICE_X63Y78         FDSE (Setup_fdse_C_D)        0.029    38.973    Priority_MUX_inst/Col_O_reg[5]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.403ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.488ns  (logic 5.926ns (28.925%)  route 14.562ns (71.075%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.501    19.444    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.568 r  Collision_inst/Col_O[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    Priority_MUX_inst/Col_O_reg[4]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.029    38.971    Priority_MUX_inst/Col_O_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.403    

Slack (MET) :             19.459ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.433ns  (logic 5.926ns (29.002%)  route 14.507ns (70.998%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.446    19.389    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.513 r  Collision_inst/Col_O[7]_i_1/O
                         net (fo=1, routed)           0.000    19.513    Priority_MUX_inst/D[2]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.496    38.476    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/C
                         clock pessimism              0.559    39.035    
                         clock uncertainty           -0.094    38.941    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    38.972    Priority_MUX_inst/Col_O_reg[7]
  -------------------------------------------------------------------
                         required time                         38.972    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                 19.459    

Slack (MET) :             19.526ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.371ns  (logic 5.779ns (28.369%)  route 14.592ns (71.631%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.616    -0.924    VGA_Controller_inst/clk_out1
    SLICE_X66Y72         FDCE                                         r  VGA_Controller_inst/v_count_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  VGA_Controller_inst/v_count_reg[6]_rep/Q
                         net (fo=165, routed)         2.835     2.430    VGA_Controller_inst/v_count_reg[6]_rep_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.554 r  VGA_Controller_inst/Col_O[3]_i_1404/O
                         net (fo=24, routed)          1.028     3.582    VGA_Controller_inst/Col_O[3]_i_1404_n_0
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.706 r  VGA_Controller_inst/Col_O[3]_i_1413/O
                         net (fo=1, routed)           0.642     4.348    VGA_Controller_inst/Col_O[3]_i_1413_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  VGA_Controller_inst/Col_O[3]_i_1177/O
                         net (fo=2, routed)           0.546     5.018    VGA_Controller_inst/Col_O[3]_i_1177_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.142 r  VGA_Controller_inst/Col_O[3]_i_1181/O
                         net (fo=1, routed)           0.000     5.142    VGA_Controller_inst/Col_O[3]_i_1181_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.543 r  VGA_Controller_inst/Col_O_reg[3]_i_883/CO[3]
                         net (fo=1, routed)           0.000     5.543    VGA_Controller_inst/Col_O_reg[3]_i_883_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.782 r  VGA_Controller_inst/Col_O_reg[3]_i_1148/O[2]
                         net (fo=3, routed)           0.532     6.314    VGA_Controller_inst/Col_O_reg[3]_i_1148_n_5
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.302     6.616 r  VGA_Controller_inst/Col_O[3]_i_1384/O
                         net (fo=1, routed)           0.332     6.948    VGA_Controller_inst/Col_O[3]_i_1384_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.527 r  VGA_Controller_inst/Col_O_reg[3]_i_1145/O[2]
                         net (fo=2, routed)           0.746     8.273    VGA_Controller_inst/Col_O_reg[3]_i_1145_n_5
    SLICE_X69Y52         LUT3 (Prop_lut3_I0_O)        0.301     8.574 r  VGA_Controller_inst/Col_O[3]_i_871/O
                         net (fo=2, routed)           0.718     9.291    VGA_Controller_inst/Col_O[3]_i_871_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.687 r  VGA_Controller_inst/Col_O_reg[3]_i_666/CO[3]
                         net (fo=1, routed)           0.000     9.687    VGA_Controller_inst/Col_O_reg[3]_i_666_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.010 r  VGA_Controller_inst/Col_O_reg[3]_i_809/O[1]
                         net (fo=6, routed)           1.436    11.446    Background_Object_inst/Col_O_reg[3]_i_399_0[1]
    SLICE_X81Y54         LUT2 (Prop_lut2_I1_O)        0.306    11.752 r  Background_Object_inst/Col_O[3]_i_688/O
                         net (fo=1, routed)           0.000    11.752    Background_Object_inst/Col_O[3]_i_688_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.392 r  Background_Object_inst/Col_O_reg[3]_i_412/O[3]
                         net (fo=1, routed)           0.637    13.029    Background_Object_inst/Col_O_reg[3]_i_412_n_4
    SLICE_X81Y55         LUT6 (Prop_lut6_I4_O)        0.306    13.335 r  Background_Object_inst/Col_O[3]_i_223/O
                         net (fo=1, routed)           0.882    14.216    Background_Object_inst/Col_O[3]_i_223_n_0
    SLICE_X82Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.340 r  Background_Object_inst/Col_O[3]_i_101/O
                         net (fo=1, routed)           0.300    14.640    Background_Object_inst/Col_O[3]_i_101_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.764 f  Background_Object_inst/Col_O[3]_i_44/O
                         net (fo=1, routed)           1.417    16.181    Background_Object_inst/Col_O[3]_i_44_n_0
    SLICE_X74Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.305 f  Background_Object_inst/Col_O[3]_i_11/O
                         net (fo=5, routed)           1.534    17.838    VGA_Controller_inst/Col_O_reg[1]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.150    17.988 r  VGA_Controller_inst/Col_O[3]_i_3/O
                         net (fo=2, routed)           0.342    18.330    VGA_Controller_inst/h_count_reg[5]_rep_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.656 r  VGA_Controller_inst/Col_O[6]_i_2/O
                         net (fo=1, routed)           0.667    19.323    Collision_inst/s_Col_bg[0]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  Collision_inst/Col_O[6]_i_1/O
                         net (fo=1, routed)           0.000    19.447    Priority_MUX_inst/Col_O_reg[6]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.094    38.942    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[6]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.447    
  -------------------------------------------------------------------
                         slack                                 19.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT3 (Prop_lut3_I2_O)        0.048    -0.260 r  Fruit_1/sec[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.260    Fruit_1/sec[2]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.426    Fruit_1/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT5 (Prop_lut5_I1_O)        0.048    -0.256 r  Fruit_1/sec[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Fruit_1/sec[4]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.426    Fruit_1/sec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.293%)  route 0.093ns (39.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.093    -0.362    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.047    -0.536    poisonous_fruit_inst/rand_vec_reg[10]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Fruit_2/rand_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_2/rand_val_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.561    -0.603    Fruit_2/clk_out1
    SLICE_X52Y87         FDRE                                         r  Fruit_2/rand_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Fruit_2/rand_vec_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.365    Fruit_2/rand_vec_reg_n_0_[3]
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.830    -0.843    Fruit_2/clk_out1
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.051    -0.539    Fruit_2/rand_val_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.263 r  Fruit_1/sec[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    Fruit_1/sec[1]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.120    -0.437    Fruit_1/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.094    -0.361    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  poisonous_fruit_inst/rand_vec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    poisonous_fruit_inst/p_0_out[0]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.091    -0.492    poisonous_fruit_inst/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  Fruit_1/sec[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    Fruit_1/sec[3]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.121    -0.436    Fruit_1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_vec_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.340    poisonous_fruit_inst/rand_vec_reg_n_0_[7]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.071    -0.525    poisonous_fruit_inst/rand_vec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  Fruit_1/rand_vec_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.364    Fruit_1/rand_vec_reg_n_0_[11]
    SLICE_X74Y84         LUT4 (Prop_lut4_I2_O)        0.098    -0.266 r  Fruit_1/p_0_out/O
                         net (fo=1, routed)           0.000    -0.266    Fruit_1/p_0_out_n_0
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120    -0.451    Fruit_1/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X75Y84         FDRE                                         r  Fruit_1/rand_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Fruit_1/rand_vec_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.309    Fruit_1/rand_vec_reg_n_0_[10]
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.060    -0.498    Fruit_1/rand_vec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y90     Collision_inst/s_f0_gone_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y81     Collision_inst/s_f1_gone_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y82     Collision_inst/s_f2_gone_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y80     Collision_inst/s_ex_Player_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y83     Collision_inst/s_ex_f0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y81     Collision_inst/s_ex_f1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     Collision_inst/s_ex_f2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y81     Collision_inst/s_ex_fp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 5.926ns (27.996%)  route 15.241ns (72.004%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.947    20.124    Collision_inst/Col_O_reg[8]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.248 r  Collision_inst/Col_O[9]_i_1/O
                         net (fo=1, routed)           0.000    20.248    Priority_MUX_inst/D[3]
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.081    39.023    Priority_MUX_inst/Col_O_reg[9]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                         -20.248    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.909ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 5.802ns (27.779%)  route 15.084ns (72.221%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.781    19.967    Priority_MUX_inst/D[1]
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X69Y79         FDRE (Setup_fdre_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[3]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.967    
  -------------------------------------------------------------------
                         slack                                 18.909    

Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.947ns  (logic 5.926ns (28.290%)  route 15.021ns (71.710%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.727    19.904    Collision_inst/Col_O_reg[8]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.028 r  Collision_inst/Col_O[8]_i_1/O
                         net (fo=1, routed)           0.000    20.028    Priority_MUX_inst/Col_O_reg[8]_2
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.029    38.971    Priority_MUX_inst/Col_O_reg[8]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                 18.943    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.802ns (27.977%)  route 14.937ns (72.023%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.633    19.819    Priority_MUX_inst/D[1]
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X67Y79         FDSE (Setup_fdse_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[1]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 5.926ns (28.498%)  route 14.868ns (71.502%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.129    19.080    Priority_MUX_inst/s_ex_life
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.124    19.204 r  Priority_MUX_inst/Col_O[11]_i_3/O
                         net (fo=1, routed)           0.547    19.751    Collision_inst/Col_O_reg[11]_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.875 r  Collision_inst/Col_O[11]_i_2/O
                         net (fo=1, routed)           0.000    19.875    Priority_MUX_inst/Col_O_reg[11]_1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[11]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.661ns  (logic 5.926ns (28.682%)  route 14.735ns (71.318%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.108    19.059    Priority_MUX_inst/s_ex_life
    SLICE_X62Y76         LUT5 (Prop_lut5_I2_O)        0.124    19.183 r  Priority_MUX_inst/Col_O[0]_i_2/O
                         net (fo=1, routed)           0.435    19.618    Collision_inst/Col_O_reg[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.124    19.742 r  Collision_inst/Col_O[0]_i_1/O
                         net (fo=1, routed)           0.000    19.742    Priority_MUX_inst/Col_O_reg[0]_3
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.528ns  (logic 5.926ns (28.867%)  route 14.602ns (71.133%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.866    18.816    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.940 r  VGA_Controller_inst/Col_O[5]_i_2/O
                         net (fo=1, routed)           0.545    19.485    Collision_inst/Col_O_reg[5]
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.609 r  Collision_inst/Col_O[5]_i_1/O
                         net (fo=1, routed)           0.000    19.609    Priority_MUX_inst/Col_O_reg[5]_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.499    38.479    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
                         clock pessimism              0.559    39.038    
                         clock uncertainty           -0.098    38.941    
    SLICE_X63Y78         FDSE (Setup_fdse_C_D)        0.029    38.970    Priority_MUX_inst/Col_O_reg[5]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.488ns  (logic 5.926ns (28.925%)  route 14.562ns (71.075%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.501    19.444    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.568 r  Collision_inst/Col_O[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    Priority_MUX_inst/Col_O_reg[4]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.029    38.968    Priority_MUX_inst/Col_O_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.433ns  (logic 5.926ns (29.002%)  route 14.507ns (70.998%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.446    19.389    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.513 r  Collision_inst/Col_O[7]_i_1/O
                         net (fo=1, routed)           0.000    19.513    Priority_MUX_inst/D[2]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.496    38.476    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/C
                         clock pessimism              0.559    39.035    
                         clock uncertainty           -0.098    38.938    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    38.969    Priority_MUX_inst/Col_O_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.523ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.371ns  (logic 5.779ns (28.369%)  route 14.592ns (71.631%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.616    -0.924    VGA_Controller_inst/clk_out1
    SLICE_X66Y72         FDCE                                         r  VGA_Controller_inst/v_count_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  VGA_Controller_inst/v_count_reg[6]_rep/Q
                         net (fo=165, routed)         2.835     2.430    VGA_Controller_inst/v_count_reg[6]_rep_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.554 r  VGA_Controller_inst/Col_O[3]_i_1404/O
                         net (fo=24, routed)          1.028     3.582    VGA_Controller_inst/Col_O[3]_i_1404_n_0
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.706 r  VGA_Controller_inst/Col_O[3]_i_1413/O
                         net (fo=1, routed)           0.642     4.348    VGA_Controller_inst/Col_O[3]_i_1413_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  VGA_Controller_inst/Col_O[3]_i_1177/O
                         net (fo=2, routed)           0.546     5.018    VGA_Controller_inst/Col_O[3]_i_1177_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.142 r  VGA_Controller_inst/Col_O[3]_i_1181/O
                         net (fo=1, routed)           0.000     5.142    VGA_Controller_inst/Col_O[3]_i_1181_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.543 r  VGA_Controller_inst/Col_O_reg[3]_i_883/CO[3]
                         net (fo=1, routed)           0.000     5.543    VGA_Controller_inst/Col_O_reg[3]_i_883_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.782 r  VGA_Controller_inst/Col_O_reg[3]_i_1148/O[2]
                         net (fo=3, routed)           0.532     6.314    VGA_Controller_inst/Col_O_reg[3]_i_1148_n_5
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.302     6.616 r  VGA_Controller_inst/Col_O[3]_i_1384/O
                         net (fo=1, routed)           0.332     6.948    VGA_Controller_inst/Col_O[3]_i_1384_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.527 r  VGA_Controller_inst/Col_O_reg[3]_i_1145/O[2]
                         net (fo=2, routed)           0.746     8.273    VGA_Controller_inst/Col_O_reg[3]_i_1145_n_5
    SLICE_X69Y52         LUT3 (Prop_lut3_I0_O)        0.301     8.574 r  VGA_Controller_inst/Col_O[3]_i_871/O
                         net (fo=2, routed)           0.718     9.291    VGA_Controller_inst/Col_O[3]_i_871_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.687 r  VGA_Controller_inst/Col_O_reg[3]_i_666/CO[3]
                         net (fo=1, routed)           0.000     9.687    VGA_Controller_inst/Col_O_reg[3]_i_666_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.010 r  VGA_Controller_inst/Col_O_reg[3]_i_809/O[1]
                         net (fo=6, routed)           1.436    11.446    Background_Object_inst/Col_O_reg[3]_i_399_0[1]
    SLICE_X81Y54         LUT2 (Prop_lut2_I1_O)        0.306    11.752 r  Background_Object_inst/Col_O[3]_i_688/O
                         net (fo=1, routed)           0.000    11.752    Background_Object_inst/Col_O[3]_i_688_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.392 r  Background_Object_inst/Col_O_reg[3]_i_412/O[3]
                         net (fo=1, routed)           0.637    13.029    Background_Object_inst/Col_O_reg[3]_i_412_n_4
    SLICE_X81Y55         LUT6 (Prop_lut6_I4_O)        0.306    13.335 r  Background_Object_inst/Col_O[3]_i_223/O
                         net (fo=1, routed)           0.882    14.216    Background_Object_inst/Col_O[3]_i_223_n_0
    SLICE_X82Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.340 r  Background_Object_inst/Col_O[3]_i_101/O
                         net (fo=1, routed)           0.300    14.640    Background_Object_inst/Col_O[3]_i_101_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.764 f  Background_Object_inst/Col_O[3]_i_44/O
                         net (fo=1, routed)           1.417    16.181    Background_Object_inst/Col_O[3]_i_44_n_0
    SLICE_X74Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.305 f  Background_Object_inst/Col_O[3]_i_11/O
                         net (fo=5, routed)           1.534    17.838    VGA_Controller_inst/Col_O_reg[1]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.150    17.988 r  VGA_Controller_inst/Col_O[3]_i_3/O
                         net (fo=2, routed)           0.342    18.330    VGA_Controller_inst/h_count_reg[5]_rep_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.656 r  VGA_Controller_inst/Col_O[6]_i_2/O
                         net (fo=1, routed)           0.667    19.323    Collision_inst/s_Col_bg[0]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  Collision_inst/Col_O[6]_i_1/O
                         net (fo=1, routed)           0.000    19.447    Priority_MUX_inst/Col_O_reg[6]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.031    38.970    Priority_MUX_inst/Col_O_reg[6]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.447    
  -------------------------------------------------------------------
                         slack                                 19.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT3 (Prop_lut3_I2_O)        0.048    -0.260 r  Fruit_1/sec[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.260    Fruit_1/sec[2]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.329    Fruit_1/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT5 (Prop_lut5_I1_O)        0.048    -0.256 r  Fruit_1/sec[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Fruit_1/sec[4]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.329    Fruit_1/sec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.293%)  route 0.093ns (39.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.093    -0.362    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.047    -0.439    poisonous_fruit_inst/rand_vec_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Fruit_2/rand_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_2/rand_val_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.561    -0.603    Fruit_2/clk_out1
    SLICE_X52Y87         FDRE                                         r  Fruit_2/rand_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Fruit_2/rand_vec_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.365    Fruit_2/rand_vec_reg_n_0_[3]
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.830    -0.843    Fruit_2/clk_out1
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.051    -0.442    Fruit_2/rand_val_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.263 r  Fruit_1/sec[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    Fruit_1/sec[1]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.120    -0.340    Fruit_1/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.094    -0.361    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  poisonous_fruit_inst/rand_vec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    poisonous_fruit_inst/p_0_out[0]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.091    -0.395    poisonous_fruit_inst/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  Fruit_1/sec[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    Fruit_1/sec[3]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.121    -0.339    Fruit_1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_vec_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.340    poisonous_fruit_inst/rand_vec_reg_n_0_[7]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.071    -0.428    poisonous_fruit_inst/rand_vec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  Fruit_1/rand_vec_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.364    Fruit_1/rand_vec_reg_n_0_[11]
    SLICE_X74Y84         LUT4 (Prop_lut4_I2_O)        0.098    -0.266 r  Fruit_1/p_0_out/O
                         net (fo=1, routed)           0.000    -0.266    Fruit_1/p_0_out_n_0
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.098    -0.474    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120    -0.354    Fruit_1/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X75Y84         FDRE                                         r  Fruit_1/rand_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Fruit_1/rand_vec_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.309    Fruit_1/rand_vec_reg_n_0_[10]
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
                         clock pessimism              0.251    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.060    -0.401    Fruit_1/rand_vec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 5.926ns (27.996%)  route 15.241ns (72.004%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.947    20.124    Collision_inst/Col_O_reg[8]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.248 r  Collision_inst/Col_O[9]_i_1/O
                         net (fo=1, routed)           0.000    20.248    Priority_MUX_inst/D[3]
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.081    39.023    Priority_MUX_inst/Col_O_reg[9]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                         -20.248    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.909ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 5.802ns (27.779%)  route 15.084ns (72.221%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.781    19.967    Priority_MUX_inst/D[1]
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X69Y79         FDRE (Setup_fdre_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[3]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.967    
  -------------------------------------------------------------------
                         slack                                 18.909    

Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.947ns  (logic 5.926ns (28.290%)  route 15.021ns (71.710%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.103    19.053    Priority_MUX_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  Priority_MUX_inst/Col_O[9]_i_2/O
                         net (fo=2, routed)           0.727    19.904    Collision_inst/Col_O_reg[8]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.028 r  Collision_inst/Col_O[8]_i_1/O
                         net (fo=1, routed)           0.000    20.028    Priority_MUX_inst/Col_O_reg[8]_2
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.029    38.971    Priority_MUX_inst/Col_O_reg[8]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                 18.943    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.739ns  (logic 5.802ns (27.977%)  route 14.937ns (72.023%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.111    19.062    Collision_inst/s_ex_life
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124    19.186 r  Collision_inst/Col_O[3]_i_1/O
                         net (fo=2, routed)           0.633    19.819    Priority_MUX_inst/D[1]
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    38.481    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C
                         clock pessimism              0.559    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X67Y79         FDSE (Setup_fdse_C_D)       -0.067    38.876    Priority_MUX_inst/Col_O_reg[1]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 5.926ns (28.498%)  route 14.868ns (71.502%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 r  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 r  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 r  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.129    19.080    Priority_MUX_inst/s_ex_life
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.124    19.204 r  Priority_MUX_inst/Col_O[11]_i_3/O
                         net (fo=1, routed)           0.547    19.751    Collision_inst/Col_O_reg[11]_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.875 r  Collision_inst/Col_O[11]_i_2/O
                         net (fo=1, routed)           0.000    19.875    Priority_MUX_inst/Col_O_reg[11]_1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[11]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.661ns  (logic 5.926ns (28.682%)  route 14.735ns (71.318%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.480 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           1.108    19.059    Priority_MUX_inst/s_ex_life
    SLICE_X62Y76         LUT5 (Prop_lut5_I2_O)        0.124    19.183 r  Priority_MUX_inst/Col_O[0]_i_2/O
                         net (fo=1, routed)           0.435    19.618    Collision_inst/Col_O_reg[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.124    19.742 r  Collision_inst/Col_O[0]_i_1/O
                         net (fo=1, routed)           0.000    19.742    Priority_MUX_inst/Col_O_reg[0]_3
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    38.480    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
                         clock pessimism              0.559    39.039    
                         clock uncertainty           -0.098    38.942    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)        0.031    38.973    Priority_MUX_inst/Col_O_reg[0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.528ns  (logic 5.926ns (28.867%)  route 14.602ns (71.133%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.866    18.816    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.940 r  VGA_Controller_inst/Col_O[5]_i_2/O
                         net (fo=1, routed)           0.545    19.485    Collision_inst/Col_O_reg[5]
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.609 r  Collision_inst/Col_O[5]_i_1/O
                         net (fo=1, routed)           0.000    19.609    Priority_MUX_inst/Col_O_reg[5]_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.499    38.479    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
                         clock pessimism              0.559    39.038    
                         clock uncertainty           -0.098    38.941    
    SLICE_X63Y78         FDSE (Setup_fdse_C_D)        0.029    38.970    Priority_MUX_inst/Col_O_reg[5]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                 19.361    

Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.488ns  (logic 5.926ns (28.925%)  route 14.562ns (71.075%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.501    19.444    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.568 r  Collision_inst/Col_O[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    Priority_MUX_inst/Col_O_reg[4]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.029    38.968    Priority_MUX_inst/Col_O_reg[4]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.433ns  (logic 5.926ns (29.002%)  route 14.507ns (70.998%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.620    -0.920    VGA_Controller_inst/clk_out1
    SLICE_X63Y69         FDCE                                         r  VGA_Controller_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  VGA_Controller_inst/v_count_reg[9]/Q
                         net (fo=127, routed)         3.978     3.515    VGA_Controller_inst/v_count_reg[9]_0[8]
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.639 r  VGA_Controller_inst/exist2_i_3/O
                         net (fo=12, routed)          1.417     5.055    VGA_Controller_inst/A[4]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.179 r  VGA_Controller_inst/exist2_i_5/O
                         net (fo=13, routed)          0.370     5.549    VGA_Controller_inst/A[2]
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.673 r  VGA_Controller_inst/exist2_i_6/O
                         net (fo=12, routed)          0.475     6.148    VGA_Controller_inst/A[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  VGA_Controller_inst/exist2_i_7/O
                         net (fo=11, routed)          2.572     8.844    Life_Counter_inst/A[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    12.685 r  Life_Counter_inst/exist2__3/P[0]
                         net (fo=1, routed)           1.047    13.732    Life_Counter_inst/exist2__3_n_105
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  Life_Counter_inst/Col_O[3]_i_84/O
                         net (fo=1, routed)           0.000    13.856    Life_Counter_inst/Col_O[3]_i_84_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.369 f  Life_Counter_inst/Col_O_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           3.014    17.383    Life_Counter_inst/exist16_out
    SLICE_X56Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.507 f  Life_Counter_inst/Col_O[3]_i_8/O
                         net (fo=1, routed)           0.319    17.826    VGA_Controller_inst/Col_O_reg[1]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I3_O)        0.124    17.950 f  VGA_Controller_inst/Col_O[3]_i_2/O
                         net (fo=8, routed)           0.869    18.819    VGA_Controller_inst/s_ex_life
    SLICE_X63Y75         LUT5 (Prop_lut5_I0_O)        0.124    18.943 r  VGA_Controller_inst/Col_O[7]_i_3/O
                         net (fo=2, routed)           0.446    19.389    Collision_inst/Col_O_reg[4]_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.513 r  Collision_inst/Col_O[7]_i_1/O
                         net (fo=1, routed)           0.000    19.513    Priority_MUX_inst/D[2]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.496    38.476    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[7]/C
                         clock pessimism              0.559    39.035    
                         clock uncertainty           -0.098    38.938    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    38.969    Priority_MUX_inst/Col_O_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.523ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/v_count_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Priority_MUX_inst/Col_O_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.371ns  (logic 5.779ns (28.369%)  route 14.592ns (71.631%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.616    -0.924    VGA_Controller_inst/clk_out1
    SLICE_X66Y72         FDCE                                         r  VGA_Controller_inst/v_count_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  VGA_Controller_inst/v_count_reg[6]_rep/Q
                         net (fo=165, routed)         2.835     2.430    VGA_Controller_inst/v_count_reg[6]_rep_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.554 r  VGA_Controller_inst/Col_O[3]_i_1404/O
                         net (fo=24, routed)          1.028     3.582    VGA_Controller_inst/Col_O[3]_i_1404_n_0
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.706 r  VGA_Controller_inst/Col_O[3]_i_1413/O
                         net (fo=1, routed)           0.642     4.348    VGA_Controller_inst/Col_O[3]_i_1413_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  VGA_Controller_inst/Col_O[3]_i_1177/O
                         net (fo=2, routed)           0.546     5.018    VGA_Controller_inst/Col_O[3]_i_1177_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.142 r  VGA_Controller_inst/Col_O[3]_i_1181/O
                         net (fo=1, routed)           0.000     5.142    VGA_Controller_inst/Col_O[3]_i_1181_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.543 r  VGA_Controller_inst/Col_O_reg[3]_i_883/CO[3]
                         net (fo=1, routed)           0.000     5.543    VGA_Controller_inst/Col_O_reg[3]_i_883_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.782 r  VGA_Controller_inst/Col_O_reg[3]_i_1148/O[2]
                         net (fo=3, routed)           0.532     6.314    VGA_Controller_inst/Col_O_reg[3]_i_1148_n_5
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.302     6.616 r  VGA_Controller_inst/Col_O[3]_i_1384/O
                         net (fo=1, routed)           0.332     6.948    VGA_Controller_inst/Col_O[3]_i_1384_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     7.527 r  VGA_Controller_inst/Col_O_reg[3]_i_1145/O[2]
                         net (fo=2, routed)           0.746     8.273    VGA_Controller_inst/Col_O_reg[3]_i_1145_n_5
    SLICE_X69Y52         LUT3 (Prop_lut3_I0_O)        0.301     8.574 r  VGA_Controller_inst/Col_O[3]_i_871/O
                         net (fo=2, routed)           0.718     9.291    VGA_Controller_inst/Col_O[3]_i_871_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.687 r  VGA_Controller_inst/Col_O_reg[3]_i_666/CO[3]
                         net (fo=1, routed)           0.000     9.687    VGA_Controller_inst/Col_O_reg[3]_i_666_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.010 r  VGA_Controller_inst/Col_O_reg[3]_i_809/O[1]
                         net (fo=6, routed)           1.436    11.446    Background_Object_inst/Col_O_reg[3]_i_399_0[1]
    SLICE_X81Y54         LUT2 (Prop_lut2_I1_O)        0.306    11.752 r  Background_Object_inst/Col_O[3]_i_688/O
                         net (fo=1, routed)           0.000    11.752    Background_Object_inst/Col_O[3]_i_688_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.392 r  Background_Object_inst/Col_O_reg[3]_i_412/O[3]
                         net (fo=1, routed)           0.637    13.029    Background_Object_inst/Col_O_reg[3]_i_412_n_4
    SLICE_X81Y55         LUT6 (Prop_lut6_I4_O)        0.306    13.335 r  Background_Object_inst/Col_O[3]_i_223/O
                         net (fo=1, routed)           0.882    14.216    Background_Object_inst/Col_O[3]_i_223_n_0
    SLICE_X82Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.340 r  Background_Object_inst/Col_O[3]_i_101/O
                         net (fo=1, routed)           0.300    14.640    Background_Object_inst/Col_O[3]_i_101_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.764 f  Background_Object_inst/Col_O[3]_i_44/O
                         net (fo=1, routed)           1.417    16.181    Background_Object_inst/Col_O[3]_i_44_n_0
    SLICE_X74Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.305 f  Background_Object_inst/Col_O[3]_i_11/O
                         net (fo=5, routed)           1.534    17.838    VGA_Controller_inst/Col_O_reg[1]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.150    17.988 r  VGA_Controller_inst/Col_O[3]_i_3/O
                         net (fo=2, routed)           0.342    18.330    VGA_Controller_inst/h_count_reg[5]_rep_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.656 r  VGA_Controller_inst/Col_O[6]_i_2/O
                         net (fo=1, routed)           0.667    19.323    Collision_inst/s_Col_bg[0]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  Collision_inst/Col_O[6]_i_1/O
                         net (fo=1, routed)           0.000    19.447    Priority_MUX_inst/Col_O_reg[6]_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.497    38.477    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
                         clock pessimism              0.559    39.036    
                         clock uncertainty           -0.098    38.939    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.031    38.970    Priority_MUX_inst/Col_O_reg[6]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -19.447    
  -------------------------------------------------------------------
                         slack                                 19.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT3 (Prop_lut3_I2_O)        0.048    -0.260 r  Fruit_1/sec[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.260    Fruit_1/sec[2]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[2]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.329    Fruit_1/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT5 (Prop_lut5_I1_O)        0.048    -0.256 r  Fruit_1/sec[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Fruit_1/sec[4]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[4]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.131    -0.329    Fruit_1/sec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.293%)  route 0.093ns (39.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.093    -0.362    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[10]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.047    -0.439    poisonous_fruit_inst/rand_vec_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Fruit_2/rand_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_2/rand_val_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.561    -0.603    Fruit_2/clk_out1
    SLICE_X52Y87         FDRE                                         r  Fruit_2/rand_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Fruit_2/rand_vec_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.365    Fruit_2/rand_vec_reg_n_0_[3]
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.830    -0.843    Fruit_2/clk_out1
    SLICE_X53Y87         FDRE                                         r  Fruit_2/rand_val_h_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.051    -0.442    Fruit_2/rand_val_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.308    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.263 r  Fruit_1/sec[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    Fruit_1/sec[1]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[1]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.120    -0.340    Fruit_1/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X65Y95         FDRE                                         r  poisonous_fruit_inst/rand_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_time_reg[2]/Q
                         net (fo=4, routed)           0.094    -0.361    poisonous_fruit_inst/rand_time[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  poisonous_fruit_inst/rand_vec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    poisonous_fruit_inst/p_0_out[0]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[0]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.091    -0.395    poisonous_fruit_inst/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Fruit_1/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.594    -0.570    Fruit_1/clk_out1
    SLICE_X77Y87         FDRE                                         r  Fruit_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  Fruit_1/sec_reg[0]/Q
                         net (fo=6, routed)           0.125    -0.304    Fruit_1/sec_reg_n_0_[0]
    SLICE_X76Y87         LUT4 (Prop_lut4_I1_O)        0.045    -0.259 r  Fruit_1/sec[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    Fruit_1/sec[3]_i_1__1_n_0
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.866    -0.807    Fruit_1/clk_out1
    SLICE_X76Y87         FDRE                                         r  Fruit_1/sec_reg[3]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.098    -0.460    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.121    -0.339    Fruit_1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 poisonous_fruit_inst/rand_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            poisonous_fruit_inst/rand_vec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.568    -0.596    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  poisonous_fruit_inst/rand_vec_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.340    poisonous_fruit_inst/rand_vec_reg_n_0_[7]
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.840    -0.833    poisonous_fruit_inst/clk_out1
    SLICE_X64Y95         FDRE                                         r  poisonous_fruit_inst/rand_vec_reg[8]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.071    -0.428    poisonous_fruit_inst/rand_vec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  Fruit_1/rand_vec_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.364    Fruit_1/rand_vec_reg_n_0_[11]
    SLICE_X74Y84         LUT4 (Prop_lut4_I2_O)        0.098    -0.266 r  Fruit_1/p_0_out/O
                         net (fo=1, routed)           0.000    -0.266    Fruit_1/p_0_out_n_0
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[0]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.098    -0.474    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120    -0.354    Fruit_1/rand_vec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Fruit_1/rand_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Fruit_1/rand_vec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.593    -0.571    Fruit_1/clk_out1
    SLICE_X75Y84         FDRE                                         r  Fruit_1/rand_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Fruit_1/rand_vec_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.309    Fruit_1/rand_vec_reg_n_0_[10]
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.864    -0.809    Fruit_1/clk_out1
    SLICE_X74Y84         FDRE                                         r  Fruit_1/rand_vec_reg[11]/C
                         clock pessimism              0.251    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.060    -0.401    Fruit_1/rand_vec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.091    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 5.156ns (35.953%)  route 9.185ns (64.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.152     5.224 r  VGA_Controller_inst/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.448     9.672    vgaBlue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    13.425 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.425    vgaBlue[1]
    C7                                                                r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.339ns  (logic 5.163ns (36.003%)  route 9.176ns (63.997%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.350     5.071    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.152     5.223 r  VGA_Controller_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.440     9.663    vgaBlue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.760    13.422 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.422    vgaBlue[3]
    D8                                                                r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 4.910ns (34.359%)  route 9.380ns (65.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353     5.074    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  VGA_Controller_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.641     9.839    vgaRed_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.374 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.374    vgaRed[2]
    C5                                                                r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.179ns  (logic 4.913ns (34.651%)  route 9.266ns (65.349%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.196 r  VGA_Controller_inst/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.528     9.724    vgaGreen_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.262 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.262    vgaGreen[0]
    C6                                                                r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.117ns  (logic 5.153ns (36.499%)  route 8.965ns (63.501%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.154     5.226 r  VGA_Controller_inst/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.227     9.453    vgaGreen_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.748    13.201 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.201    vgaGreen[1]
    A5                                                                r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.072ns  (logic 4.922ns (34.978%)  route 9.150ns (65.022%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.196 r  VGA_Controller_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.412     9.608    vgaBlue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.155 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.155    vgaBlue[0]
    B7                                                                r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.034ns  (logic 5.151ns (36.708%)  route 8.882ns (63.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.977     4.698    VGA_Controller_inst/VGARed1
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.848 r  VGA_Controller_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.519     9.367    vgaGreen_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.750    13.117 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.117    vgaGreen[3]
    A6                                                                r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.960ns  (logic 5.161ns (36.967%)  route 8.799ns (63.033%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353     5.074    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.150     5.224 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.060     9.283    vgaRed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    13.043 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.043    vgaRed[3]
    A4                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 4.898ns (35.664%)  route 8.837ns (64.336%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.350     5.071    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.195 r  VGA_Controller_inst/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.100     9.295    vgaBlue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    12.818 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.818    vgaBlue[2]
    D7                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.701ns  (logic 5.119ns (37.363%)  route 8.582ns (62.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.951     4.672    VGA_Controller_inst/VGARed1
    SLICE_X66Y79         LUT2 (Prop_lut2_I0_O)        0.116     4.788 r  VGA_Controller_inst/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.245     9.032    vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.752    12.785 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.785    vgaRed[1]
    B4                                                                r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_inst/Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.207ns  (logic 0.467ns (38.706%)  route 0.740ns (61.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.498    -1.522    VGA_Controller_inst/clk_out1
    SLICE_X68Y72         FDCE                                         r  VGA_Controller_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.155 f  VGA_Controller_inst/h_count_reg[2]/Q
                         net (fo=69, routed)          0.740    -0.416    VGA_Controller_inst/h_count_reg[9]_0[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.100    -0.316 r  VGA_Controller_inst/Color_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Player_inst/D[0]
    SLICE_X64Y76         LDCE                                         r  Player_inst/Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_inst/Color_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.522ns  (logic 0.462ns (30.356%)  route 1.060ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.498    -1.522    VGA_Controller_inst/clk_out1
    SLICE_X68Y72         FDCE                                         r  VGA_Controller_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.155 r  VGA_Controller_inst/h_count_reg[2]/Q
                         net (fo=69, routed)          0.740    -0.416    VGA_Controller_inst/h_count_reg[9]_0[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.095    -0.321 r  VGA_Controller_inst/Color_reg[11]_i_1/O
                         net (fo=1, routed)           0.320    -0.000    Player_inst/D[1]
    SLICE_X64Y76         LDCE                                         r  Player_inst/Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.440ns (47.259%)  route 1.608ns (52.741%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[8]/Q
                         net (fo=1, routed)           0.225    -0.239    VGA_Controller_inst/s_Color[8]
    SLICE_X66Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.194 r  VGA_Controller_inst/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.382     1.188    vgaRed_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.443 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.443    vgaRed[0]
    A3                                                                r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.433ns (44.935%)  route 1.757ns (55.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Priority_MUX_inst/Col_O_reg[2]/Q
                         net (fo=1, routed)           0.258    -0.183    VGA_Controller_inst/s_Color[2]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.138 r  VGA_Controller_inst/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.498     1.360    vgaBlue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.585 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.585    vgaBlue[2]
    D7                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.433ns (43.885%)  route 1.832ns (56.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.558    -0.606    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  Priority_MUX_inst/Col_O_reg[6]/Q
                         net (fo=1, routed)           0.269    -0.197    VGA_Controller_inst/s_Color[6]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  VGA_Controller_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.564     1.412    vgaGreen_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.659 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.659    vgaGreen[2]
    B6                                                                r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.502ns (45.759%)  route 1.781ns (54.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.558    -0.606    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  Priority_MUX_inst/Col_O_reg[5]/Q
                         net (fo=1, routed)           0.256    -0.209    VGA_Controller_inst/s_Color[5]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.051    -0.158 r  VGA_Controller_inst/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.524     1.367    vgaGreen_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.310     2.677 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.677    vgaGreen[1]
    A5                                                                r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.284ns  (logic 1.503ns (45.767%)  route 1.781ns (54.233%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.306    VGA_Controller_inst/s_Color[3]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.043    -0.263 r  VGA_Controller_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.623     1.360    vgaBlue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.319     2.679 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.679    vgaBlue[3]
    D8                                                                r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.434ns (43.547%)  route 1.859ns (56.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[0]/Q
                         net (fo=1, routed)           0.275    -0.189    VGA_Controller_inst/s_Color[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  VGA_Controller_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.583     1.439    vgaBlue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.687 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.687    vgaBlue[0]
    B7                                                                r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.504ns (45.426%)  route 1.807ns (54.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[11]/Q
                         net (fo=1, routed)           0.342    -0.122    VGA_Controller_inst/s_Color[11]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.044    -0.078 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.465     1.387    vgaRed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.319     2.706 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.706    vgaRed[3]
    A4                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.355ns  (logic 1.523ns (45.395%)  route 1.832ns (54.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Priority_MUX_inst/Col_O_reg[9]/Q
                         net (fo=1, routed)           0.285    -0.156    VGA_Controller_inst/s_Color[9]
    SLICE_X66Y79         LUT2 (Prop_lut2_I1_O)        0.044    -0.112 r  VGA_Controller_inst/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.547     1.435    vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.315     2.750 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.750    vgaRed[1]
    B4                                                                r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 5.156ns (35.953%)  route 9.185ns (64.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.152     5.224 r  VGA_Controller_inst/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.448     9.672    vgaBlue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    13.425 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.425    vgaBlue[1]
    C7                                                                r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.339ns  (logic 5.163ns (36.003%)  route 9.176ns (63.997%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.350     5.071    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.152     5.223 r  VGA_Controller_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.440     9.663    vgaBlue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.760    13.422 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.422    vgaBlue[3]
    D8                                                                r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 4.910ns (34.359%)  route 9.380ns (65.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353     5.074    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  VGA_Controller_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.641     9.839    vgaRed_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.374 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.374    vgaRed[2]
    C5                                                                r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.179ns  (logic 4.913ns (34.651%)  route 9.266ns (65.349%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.196 r  VGA_Controller_inst/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.528     9.724    vgaGreen_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.262 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.262    vgaGreen[0]
    C6                                                                r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.117ns  (logic 5.153ns (36.499%)  route 8.965ns (63.501%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.154     5.226 r  VGA_Controller_inst/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.227     9.453    vgaGreen_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.748    13.201 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.201    vgaGreen[1]
    A5                                                                r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.072ns  (logic 4.922ns (34.978%)  route 9.150ns (65.022%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.351     5.072    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.196 r  VGA_Controller_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.412     9.608    vgaBlue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.155 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.155    vgaBlue[0]
    B7                                                                r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.034ns  (logic 5.151ns (36.708%)  route 8.882ns (63.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.977     4.698    VGA_Controller_inst/VGARed1
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.848 r  VGA_Controller_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.519     9.367    vgaGreen_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.750    13.117 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.117    vgaGreen[3]
    A6                                                                r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.960ns  (logic 5.161ns (36.967%)  route 8.799ns (63.033%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353     5.074    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.150     5.224 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.060     9.283    vgaRed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    13.043 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.043    vgaRed[3]
    A4                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 4.898ns (35.664%)  route 8.837ns (64.336%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.350     5.071    VGA_Controller_inst/VGARed1
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.195 r  VGA_Controller_inst/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.100     9.295    vgaBlue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    12.818 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.818    vgaBlue[2]
    D7                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.701ns  (logic 5.119ns (37.363%)  route 8.582ns (62.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.623    -0.917    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  VGA_Controller_inst/h_count_reg[3]_rep/Q
                         net (fo=152, routed)         1.574     1.135    VGA_Controller_inst/h_count_reg[3]_rep_1
    SLICE_X72Y69         LUT4 (Prop_lut4_I3_O)        0.323     1.458 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.800     2.258    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.326     2.584 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.013     3.597    VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.951     4.672    VGA_Controller_inst/VGARed1
    SLICE_X66Y79         LUT2 (Prop_lut2_I0_O)        0.116     4.788 r  VGA_Controller_inst/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.245     9.032    vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.752    12.785 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.785    vgaRed[1]
    B4                                                                r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_inst/Color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.207ns  (logic 0.467ns (38.706%)  route 0.740ns (61.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.498    -1.522    VGA_Controller_inst/clk_out1
    SLICE_X68Y72         FDCE                                         r  VGA_Controller_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.155 f  VGA_Controller_inst/h_count_reg[2]/Q
                         net (fo=69, routed)          0.740    -0.416    VGA_Controller_inst/h_count_reg[9]_0[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.100    -0.316 r  VGA_Controller_inst/Color_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Player_inst/D[0]
    SLICE_X64Y76         LDCE                                         r  Player_inst/Color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_inst/Color_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.522ns  (logic 0.462ns (30.356%)  route 1.060ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.498    -1.522    VGA_Controller_inst/clk_out1
    SLICE_X68Y72         FDCE                                         r  VGA_Controller_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.155 r  VGA_Controller_inst/h_count_reg[2]/Q
                         net (fo=69, routed)          0.740    -0.416    VGA_Controller_inst/h_count_reg[9]_0[1]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.095    -0.321 r  VGA_Controller_inst/Color_reg[11]_i_1/O
                         net (fo=1, routed)           0.320    -0.000    Player_inst/D[1]
    SLICE_X64Y76         LDCE                                         r  Player_inst/Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.440ns (47.259%)  route 1.608ns (52.741%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[8]/Q
                         net (fo=1, routed)           0.225    -0.239    VGA_Controller_inst/s_Color[8]
    SLICE_X66Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.194 r  VGA_Controller_inst/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.382     1.188    vgaRed_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.443 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.443    vgaRed[0]
    A3                                                                r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.433ns (44.935%)  route 1.757ns (55.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Priority_MUX_inst/Col_O_reg[2]/Q
                         net (fo=1, routed)           0.258    -0.183    VGA_Controller_inst/s_Color[2]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.138 r  VGA_Controller_inst/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.498     1.360    vgaBlue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.585 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.585    vgaBlue[2]
    D7                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.433ns (43.885%)  route 1.832ns (56.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.558    -0.606    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  Priority_MUX_inst/Col_O_reg[6]/Q
                         net (fo=1, routed)           0.269    -0.197    VGA_Controller_inst/s_Color[6]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  VGA_Controller_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.564     1.412    vgaGreen_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.659 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.659    vgaGreen[2]
    B6                                                                r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.502ns (45.759%)  route 1.781ns (54.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.558    -0.606    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  Priority_MUX_inst/Col_O_reg[5]/Q
                         net (fo=1, routed)           0.256    -0.209    VGA_Controller_inst/s_Color[5]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.051    -0.158 r  VGA_Controller_inst/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.524     1.367    vgaGreen_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.310     2.677 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.677    vgaGreen[1]
    A5                                                                r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.284ns  (logic 1.503ns (45.767%)  route 1.781ns (54.233%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X69Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.306    VGA_Controller_inst/s_Color[3]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.043    -0.263 r  VGA_Controller_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.623     1.360    vgaBlue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.319     2.679 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.679    vgaBlue[3]
    D8                                                                r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.434ns (43.547%)  route 1.859ns (56.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[0]/Q
                         net (fo=1, routed)           0.275    -0.189    VGA_Controller_inst/s_Color[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  VGA_Controller_inst/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.583     1.439    vgaBlue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.687 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.687    vgaBlue[0]
    B7                                                                r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.504ns (45.426%)  route 1.807ns (54.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  Priority_MUX_inst/Col_O_reg[11]/Q
                         net (fo=1, routed)           0.342    -0.122    VGA_Controller_inst/s_Color[11]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.044    -0.078 r  VGA_Controller_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.465     1.387    vgaRed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.319     2.706 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.706    vgaRed[3]
    A4                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Priority_MUX_inst/Col_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.355ns  (logic 1.523ns (45.395%)  route 1.832ns (54.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.559    -0.605    Priority_MUX_inst/clk_out1
    SLICE_X62Y79         FDRE                                         r  Priority_MUX_inst/Col_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Priority_MUX_inst/Col_O_reg[9]/Q
                         net (fo=1, routed)           0.285    -0.156    VGA_Controller_inst/s_Color[9]
    SLICE_X66Y79         LUT2 (Prop_lut2_I1_O)        0.044    -0.112 r  VGA_Controller_inst/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.547     1.435    vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.315     2.750 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.750    vgaRed[1]
    B4                                                                r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.132ns  (logic 1.631ns (14.651%)  route 9.501ns (85.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.198    11.132    Fruit_2/reset
    SLICE_X56Y86         FDCE                                         f  Fruit_2/fall_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y86         FDCE                                         r  Fruit_2/fall_cnt_reg[5]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[1]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[2]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[3]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[4]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.631ns (15.043%)  route 9.211ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.907    10.842    Fruit_2/reset
    SLICE_X56Y85         FDPE                                         f  Fruit_2/fall_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y85         FDPE                                         r  Fruit_2/fall_cnt_reg[0]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.631ns (15.043%)  route 9.211ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.907    10.842    Fruit_2/reset
    SLICE_X56Y85         FDCE                                         f  Fruit_2/fall_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y85         FDCE                                         r  Fruit_2/fall_cnt_reg[6]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Collision_inst/s_slow_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.750ns  (logic 1.631ns (15.172%)  route 9.119ns (84.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.815    10.750    Collision_inst/reset
    SLICE_X63Y83         FDCE                                         f  Collision_inst/s_slow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.504    -1.516    Collision_inst/clk_out1
    SLICE_X63Y83         FDCE                                         r  Collision_inst/s_slow_reg/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            VGA_Controller_inst/h_count_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.705ns  (logic 1.631ns (15.236%)  route 9.074ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.770    10.705    VGA_Controller_inst/reset
    SLICE_X62Y67         FDCE                                         f  VGA_Controller_inst/h_count_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.503    -1.517    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            VGA_Controller_inst/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.705ns  (logic 1.631ns (15.236%)  route 9.074ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.770    10.705    VGA_Controller_inst/reset
    SLICE_X62Y67         FDCE                                         f  VGA_Controller_inst/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.503    -1.517    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Player_inst/Color_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.203ns (50.213%)  route 0.201ns (49.787%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[10]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[10]/Q
                         net (fo=1, routed)           0.201     0.359    Collision_inst/Col_O_reg[10]_0[0]
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.404 r  Collision_inst/Col_O[10]_i_1/O
                         net (fo=1, routed)           0.000     0.404    Priority_MUX_inst/D[4]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[10]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.191%)  route 0.469ns (69.809%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.192     0.672    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.826    -0.847    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.191%)  route 0.469ns (69.809%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.192     0.672    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.826    -0.847    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.540%)  route 0.508ns (71.460%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.231     0.711    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.827    -0.846    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.203ns (21.788%)  route 0.729ns (78.212%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.452     0.932    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.829    -0.844    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Player_inst/s_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.334ns (17.329%)  route 1.595ns (82.671%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    T16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.622    Player_inst/btnL_IBUF
    SLICE_X70Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.667 r  Player_inst/s_position[9]_i_3/O
                         net (fo=11, routed)          0.218     1.885    Player_inst/s_position111_out
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  Player_inst/s_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.930    Player_inst/p_1_in[1]
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Player_inst/clk_out1
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Player_inst/s_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.334ns (17.293%)  route 1.599ns (82.707%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    T16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.622    Player_inst/btnL_IBUF
    SLICE_X70Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.667 r  Player_inst/s_position[9]_i_3/O
                         net (fo=11, routed)          0.222     1.889    Player_inst/s_position111_out
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.934 r  Player_inst/s_position[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    Player_inst/p_1_in[2]
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Player_inst/clk_out1
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.132ns  (logic 1.631ns (14.651%)  route 9.501ns (85.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.198    11.132    Fruit_2/reset
    SLICE_X56Y86         FDCE                                         f  Fruit_2/fall_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y86         FDCE                                         r  Fruit_2/fall_cnt_reg[5]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[1]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[2]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[3]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 1.631ns (14.862%)  route 9.343ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         4.039    10.974    Fruit_2/reset
    SLICE_X56Y87         FDCE                                         f  Fruit_2/fall_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.501    -1.519    Fruit_2/clk_out1
    SLICE_X56Y87         FDCE                                         r  Fruit_2/fall_cnt_reg[4]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.631ns (15.043%)  route 9.211ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.907    10.842    Fruit_2/reset
    SLICE_X56Y85         FDPE                                         f  Fruit_2/fall_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y85         FDPE                                         r  Fruit_2/fall_cnt_reg[0]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Fruit_2/fall_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.631ns (15.043%)  route 9.211ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.907    10.842    Fruit_2/reset
    SLICE_X56Y85         FDCE                                         f  Fruit_2/fall_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.500    -1.520    Fruit_2/clk_out1
    SLICE_X56Y85         FDCE                                         r  Fruit_2/fall_cnt_reg[6]/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            Collision_inst/s_slow_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.750ns  (logic 1.631ns (15.172%)  route 9.119ns (84.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.815    10.750    Collision_inst/reset
    SLICE_X63Y83         FDCE                                         f  Collision_inst/s_slow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.504    -1.516    Collision_inst/clk_out1
    SLICE_X63Y83         FDCE                                         r  Collision_inst/s_slow_reg/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            VGA_Controller_inst/h_count_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.705ns  (logic 1.631ns (15.236%)  route 9.074ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.770    10.705    VGA_Controller_inst/reset
    SLICE_X62Y67         FDCE                                         f  VGA_Controller_inst/h_count_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.503    -1.517    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[3]_rep/C

Slack:                    inf
  Source:                 btnCpuReset
                            (input port)
  Destination:            VGA_Controller_inst/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.705ns  (logic 1.631ns (15.236%)  route 9.074ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btnCpuReset (IN)
                         net (fo=0)                   0.000     0.000    btnCpuReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btnCpuReset_IBUF_inst/O
                         net (fo=43, routed)          5.304     6.811    VGA_Controller_inst/btnCpuReset_IBUF
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  VGA_Controller_inst/h_count[9]_i_2/O
                         net (fo=112, routed)         3.770    10.705    VGA_Controller_inst/reset
    SLICE_X62Y67         FDCE                                         f  VGA_Controller_inst/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         1.503    -1.517    VGA_Controller_inst/clk_out1
    SLICE_X62Y67         FDCE                                         r  VGA_Controller_inst/h_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Player_inst/Color_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.203ns (50.213%)  route 0.201ns (49.787%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[10]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[10]/Q
                         net (fo=1, routed)           0.201     0.359    Collision_inst/Col_O_reg[10]_0[0]
    SLICE_X63Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.404 r  Collision_inst/Col_O[10]_i_1/O
                         net (fo=1, routed)           0.000     0.404    Priority_MUX_inst/D[4]
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Priority_MUX_inst/clk_out1
    SLICE_X63Y76         FDRE                                         r  Priority_MUX_inst/Col_O_reg[10]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.191%)  route 0.469ns (69.809%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.192     0.672    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.826    -0.847    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[4]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.191%)  route 0.469ns (69.809%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.192     0.672    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.826    -0.847    Priority_MUX_inst/clk_out1
    SLICE_X63Y77         FDSE                                         r  Priority_MUX_inst/Col_O_reg[6]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.540%)  route 0.508ns (71.460%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.231     0.711    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.827    -0.846    Priority_MUX_inst/clk_out1
    SLICE_X63Y78         FDSE                                         r  Priority_MUX_inst/Col_O_reg[5]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[0]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[11]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.203ns (24.384%)  route 0.629ns (75.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.352     0.832    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.828    -0.845    Priority_MUX_inst/clk_out1
    SLICE_X63Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[8]/C

Slack:                    inf
  Source:                 Player_inst/Color_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Priority_MUX_inst/Col_O_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.203ns (21.788%)  route 0.729ns (78.212%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         LDCE                         0.000     0.000 r  Player_inst/Color_reg[11]/G
    SLICE_X64Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Player_inst/Color_reg[11]/Q
                         net (fo=1, routed)           0.277     0.435    Priority_MUX_inst/Col_O_reg[0]_2[0]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  Priority_MUX_inst/Col_O[11]_i_1/O
                         net (fo=7, routed)           0.452     0.932    Priority_MUX_inst/Col_O[11]_i_1_n_0
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.829    -0.844    Priority_MUX_inst/clk_out1
    SLICE_X67Y79         FDSE                                         r  Priority_MUX_inst/Col_O_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Player_inst/s_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.334ns (17.329%)  route 1.595ns (82.671%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    T16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.622    Player_inst/btnL_IBUF
    SLICE_X70Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.667 r  Player_inst/s_position[9]_i_3/O
                         net (fo=11, routed)          0.218     1.885    Player_inst/s_position111_out
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  Player_inst/s_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.930    Player_inst/p_1_in[1]
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Player_inst/clk_out1
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Player_inst/s_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.334ns (17.293%)  route 1.599ns (82.707%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    T16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.622    Player_inst/btnL_IBUF
    SLICE_X70Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.667 r  Player_inst/s_position[9]_i_3/O
                         net (fo=11, routed)          0.222     1.889    Player_inst/s_position111_out
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.934 r  Player_inst/s_position[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    Player_inst/p_1_in[2]
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=255, routed)         0.824    -0.849    Player_inst/clk_out1
    SLICE_X70Y75         FDCE                                         r  Player_inst/s_position_reg[2]/C





