Source Block: hdl/library/common/ad_dds.v@67:77@HdlIdDef
  output  reg [DDS_DW*CLK_RATIO-1:0]  dac_dds_data
  );

  // internal registers

  reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;
  reg         [PHASE_DW-1:0]  dac_dds_incr_1 = 'd0;

  // dds solution

  genvar i;

Diff Content:
- 72   reg         [PHASE_DW-1:0]  dac_dds_incr_0 = 'd0;

Clone Blocks:
