ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_rcu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c"
  20              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  21              		.align	1
  22              		.global	rcu_periph_clock_enable
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	rcu_periph_clock_enable:
  28              	.LVL0:
  29              	.LFB117:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \file    gd32f4xx_rcu.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief   RCU driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #include "gd32f4xx_rcu.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* define clock source */
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_IRC16M                  ((uint16_t)0U)                            /* IRC16M is selected
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)                            /* HXTAL is selected 
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_PLLP                    ((uint16_t)2U)                            /* PLLP is selected a
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* define startup timeout count */
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000fffffU)
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x0fffffffU)
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* RCU IRC16M adjust value mask and offset*/
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_MASK      ((uint8_t)0x1FU)
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_OFFSET    ((uint32_t)3U)
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    deinitialize the RCU
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_deinit(void)
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CTL register */
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN | RCU_CTL_PLLI2SEN
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_CKOUT1DIV | RCU_CFG0_CKOUT1SEL);
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLL register */
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLL = 0x24003010U;
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLI2S = 0x24003000U;
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSAI = 0x24003010U;
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_INT = 0x00000000U;
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLSAIRDIV | RCU_CFG1_TIMERSEL);
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 3


  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  30              		.loc 1 125 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 126 5 view .LVU1
  36 0000 8309     		lsrs	r3, r0, #6
  37 0002 03F18043 		add	r3, r3, #1073741824
  38 0006 03F50E33 		add	r3, r3, #145408
  39 000a 1A68     		ldr	r2, [r3]
  40              		.loc 1 126 28 is_stmt 0 view .LVU2
  41 000c 00F01F00 		and	r0, r0, #31
  42              	.LVL1:
  43              		.loc 1 126 28 view .LVU3
  44 0010 0121     		movs	r1, #1
  45 0012 8140     		lsls	r1, r1, r0
  46              		.loc 1 126 25 view .LVU4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 4


  47 0014 0A43     		orrs	r2, r2, r1
  48 0016 1A60     		str	r2, [r3]
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  49              		.loc 1 127 1 view .LVU5
  50 0018 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE117:
  54              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  55              		.align	1
  56              		.global	rcu_periph_clock_disable
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	rcu_periph_clock_disable:
  62              	.LVL2:
  63              	.LFB118:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 5


 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  64              		.loc 1 169 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  69              		.loc 1 170 5 view .LVU7
  70 0000 8309     		lsrs	r3, r0, #6
  71 0002 03F18043 		add	r3, r3, #1073741824
  72 0006 03F50E33 		add	r3, r3, #145408
  73 000a 1A68     		ldr	r2, [r3]
  74              		.loc 1 170 29 is_stmt 0 view .LVU8
  75 000c 00F01F00 		and	r0, r0, #31
  76              	.LVL3:
  77              		.loc 1 170 29 view .LVU9
  78 0010 0121     		movs	r1, #1
  79 0012 8140     		lsls	r1, r1, r0
  80              		.loc 1 170 25 view .LVU10
  81 0014 22EA0102 		bic	r2, r2, r1
  82 0018 1A60     		str	r2, [r3]
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  83              		.loc 1 171 1 view .LVU11
  84 001a 7047     		bx	lr
  85              		.cfi_endproc
  86              	.LFE118:
  88              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  89              		.align	1
  90              		.global	rcu_periph_clock_sleep_enable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	rcu_periph_clock_sleep_enable:
  96              	.LVL4:
  97              	.LFB119:
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock when sleep mode
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 6


 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  98              		.loc 1 216 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 103              		.loc 1 217 5 view .LVU13
 104 0000 8309     		lsrs	r3, r0, #6
 105 0002 03F18043 		add	r3, r3, #1073741824
 106 0006 03F50E33 		add	r3, r3, #145408
 107 000a 1A68     		ldr	r2, [r3]
 108              		.loc 1 217 28 is_stmt 0 view .LVU14
 109 000c 00F01F00 		and	r0, r0, #31
 110              	.LVL5:
 111              		.loc 1 217 28 view .LVU15
 112 0010 0121     		movs	r1, #1
 113 0012 8140     		lsls	r1, r1, r0
 114              		.loc 1 217 25 view .LVU16
 115 0014 0A43     		orrs	r2, r2, r1
 116 0016 1A60     		str	r2, [r3]
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 117              		.loc 1 218 1 view .LVU17
 118 0018 7047     		bx	lr
 119              		.cfi_endproc
 120              	.LFE119:
 122              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 123              		.align	1
 124              		.global	rcu_periph_clock_sleep_disable
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	rcu_periph_clock_sleep_disable:
 130              	.LVL6:
 131              	.LFB120:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 7


 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock when sleep mode
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 132              		.loc 1 263 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 137              		.loc 1 264 5 view .LVU19
 138 0000 8309     		lsrs	r3, r0, #6
 139 0002 03F18043 		add	r3, r3, #1073741824
 140 0006 03F50E33 		add	r3, r3, #145408
 141 000a 1A68     		ldr	r2, [r3]
 142              		.loc 1 264 29 is_stmt 0 view .LVU20
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 8


 143 000c 00F01F00 		and	r0, r0, #31
 144              	.LVL7:
 145              		.loc 1 264 29 view .LVU21
 146 0010 0121     		movs	r1, #1
 147 0012 8140     		lsls	r1, r1, r0
 148              		.loc 1 264 25 view .LVU22
 149 0014 22EA0102 		bic	r2, r2, r1
 150 0018 1A60     		str	r2, [r3]
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 151              		.loc 1 265 1 view .LVU23
 152 001a 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE120:
 156              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 157              		.align	1
 158              		.global	rcu_periph_reset_enable
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 163              	rcu_periph_reset_enable:
 164              	.LVL8:
 165              	.LFB121:
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    reset the peripherals
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 9


 166              		.loc 1 300 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 171              		.loc 1 301 5 view .LVU25
 172 0000 8309     		lsrs	r3, r0, #6
 173 0002 03F18043 		add	r3, r3, #1073741824
 174 0006 03F50E33 		add	r3, r3, #145408
 175 000a 1A68     		ldr	r2, [r3]
 176              		.loc 1 301 34 is_stmt 0 view .LVU26
 177 000c 00F01F00 		and	r0, r0, #31
 178              	.LVL9:
 179              		.loc 1 301 34 view .LVU27
 180 0010 0121     		movs	r1, #1
 181 0012 8140     		lsls	r1, r1, r0
 182              		.loc 1 301 31 view .LVU28
 183 0014 0A43     		orrs	r2, r2, r1
 184 0016 1A60     		str	r2, [r3]
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 185              		.loc 1 302 1 view .LVU29
 186 0018 7047     		bx	lr
 187              		.cfi_endproc
 188              	.LFE121:
 190              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 191              		.align	1
 192              		.global	rcu_periph_reset_disable
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	rcu_periph_reset_disable:
 198              	.LVL10:
 199              	.LFB122:
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable reset the peripheral
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 10


 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 200              		.loc 1 337 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 205              		.loc 1 338 5 view .LVU31
 206 0000 8309     		lsrs	r3, r0, #6
 207 0002 03F18043 		add	r3, r3, #1073741824
 208 0006 03F50E33 		add	r3, r3, #145408
 209 000a 1A68     		ldr	r2, [r3]
 210              		.loc 1 338 35 is_stmt 0 view .LVU32
 211 000c 00F01F00 		and	r0, r0, #31
 212              	.LVL11:
 213              		.loc 1 338 35 view .LVU33
 214 0010 0121     		movs	r1, #1
 215 0012 8140     		lsls	r1, r1, r0
 216              		.loc 1 338 31 view .LVU34
 217 0014 22EA0102 		bic	r2, r2, r1
 218 0018 1A60     		str	r2, [r3]
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 219              		.loc 1 339 1 view .LVU35
 220 001a 7047     		bx	lr
 221              		.cfi_endproc
 222              	.LFE122:
 224              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 225              		.align	1
 226              		.global	rcu_bkp_reset_enable
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	rcu_bkp_reset_enable:
 232              	.LFB123:
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    reset the BKP
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_enable(void)
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 233              		.loc 1 348 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 11


 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 238              		.loc 1 349 5 view .LVU37
 239 0000 034A     		ldr	r2, .L8
 240 0002 D2F87038 		ldr	r3, [r2, #2160]
 241              		.loc 1 349 15 is_stmt 0 view .LVU38
 242 0006 43F48033 		orr	r3, r3, #65536
 243 000a C2F87038 		str	r3, [r2, #2160]
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 244              		.loc 1 350 1 view .LVU39
 245 000e 7047     		bx	lr
 246              	.L9:
 247              		.align	2
 248              	.L8:
 249 0010 00300240 		.word	1073885184
 250              		.cfi_endproc
 251              	.LFE123:
 253              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 254              		.align	1
 255              		.global	rcu_bkp_reset_disable
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	rcu_bkp_reset_disable:
 261              	.LFB124:
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the BKP reset
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_disable(void)
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 262              		.loc 1 359 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 267              		.loc 1 360 5 view .LVU41
 268 0000 034A     		ldr	r2, .L11
 269 0002 D2F87038 		ldr	r3, [r2, #2160]
 270              		.loc 1 360 15 is_stmt 0 view .LVU42
 271 0006 23F48033 		bic	r3, r3, #65536
 272 000a C2F87038 		str	r3, [r2, #2160]
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 273              		.loc 1 361 1 view .LVU43
 274 000e 7047     		bx	lr
 275              	.L12:
 276              		.align	2
 277              	.L11:
 278 0010 00300240 		.word	1073885184
 279              		.cfi_endproc
 280              	.LFE124:
 282              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 12


 283              		.align	1
 284              		.global	rcu_system_clock_source_config
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	rcu_system_clock_source_config:
 290              	.LVL12:
 291              	.LFB125:
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the system clock source
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_sys: system clock source select
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_IRC16M: select CK_IRC16M as the CK_SYS source
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_PLLP: select CK_PLLP as the CK_SYS source
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 292              		.loc 1 374 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 297              		.loc 1 375 5 view .LVU45
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 298              		.loc 1 377 5 view .LVU46
 299              		.loc 1 377 9 is_stmt 0 view .LVU47
 300 0000 044A     		ldr	r2, .L14
 301 0002 D2F80838 		ldr	r3, [r2, #2056]
 302              	.LVL13:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 303              		.loc 1 379 5 is_stmt 1 view .LVU48
 304              		.loc 1 379 9 is_stmt 0 view .LVU49
 305 0006 23F00303 		bic	r3, r3, #3
 306              	.LVL14:
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 307              		.loc 1 380 5 is_stmt 1 view .LVU50
 308              		.loc 1 380 21 is_stmt 0 view .LVU51
 309 000a 0343     		orrs	r3, r3, r0
 310              	.LVL15:
 311              		.loc 1 380 14 view .LVU52
 312 000c C2F80838 		str	r3, [r2, #2056]
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 313              		.loc 1 381 1 view .LVU53
 314 0010 7047     		bx	lr
 315              	.L15:
 316 0012 00BF     		.align	2
 317              	.L14:
 318 0014 00300240 		.word	1073885184
 319              		.cfi_endproc
 320              	.LFE125:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 13


 322              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 323              		.align	1
 324              		.global	rcu_system_clock_source_get
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	rcu_system_clock_source_get:
 330              	.LFB126:
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the system clock source
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     which clock is selected as CK_SYS source
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_IRC16M: CK_IRC16M is selected as the CK_SYS source
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_PLLP: CK_PLLP is selected as the CK_SYS source
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 331              		.loc 1 393 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 336              		.loc 1 394 5 view .LVU55
 337              		.loc 1 394 22 is_stmt 0 view .LVU56
 338 0000 024B     		ldr	r3, .L17
 339 0002 D3F80808 		ldr	r0, [r3, #2056]
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 340              		.loc 1 395 1 view .LVU57
 341 0006 00F00C00 		and	r0, r0, #12
 342 000a 7047     		bx	lr
 343              	.L18:
 344              		.align	2
 345              	.L17:
 346 000c 00300240 		.word	1073885184
 347              		.cfi_endproc
 348              	.LFE126:
 350              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 351              		.align	1
 352              		.global	rcu_ahb_clock_config
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	rcu_ahb_clock_config:
 358              	.LVL16:
 359              	.LFB127:
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the AHB clock prescaler selection
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx (x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as 
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 14


 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 360              		.loc 1 406 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 365              		.loc 1 407 5 view .LVU59
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 366              		.loc 1 409 5 view .LVU60
 367              		.loc 1 409 9 is_stmt 0 view .LVU61
 368 0000 044A     		ldr	r2, .L20
 369 0002 D2F80838 		ldr	r3, [r2, #2056]
 370              	.LVL17:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 371              		.loc 1 411 5 is_stmt 1 view .LVU62
 372              		.loc 1 411 9 is_stmt 0 view .LVU63
 373 0006 23F0F003 		bic	r3, r3, #240
 374              	.LVL18:
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 375              		.loc 1 412 5 is_stmt 1 view .LVU64
 376              		.loc 1 412 21 is_stmt 0 view .LVU65
 377 000a 0343     		orrs	r3, r3, r0
 378              	.LVL19:
 379              		.loc 1 412 14 view .LVU66
 380 000c C2F80838 		str	r3, [r2, #2056]
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 381              		.loc 1 413 1 view .LVU67
 382 0010 7047     		bx	lr
 383              	.L21:
 384 0012 00BF     		.align	2
 385              	.L20:
 386 0014 00300240 		.word	1073885184
 387              		.cfi_endproc
 388              	.LFE127:
 390              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 391              		.align	1
 392              		.global	rcu_apb1_clock_config
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	rcu_apb1_clock_config:
 398              	.LVL20:
 399              	.LFB128:
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the APB1 clock prescaler selection
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 15


 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 400              		.loc 1 428 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 405              		.loc 1 429 5 view .LVU69
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 406              		.loc 1 431 5 view .LVU70
 407              		.loc 1 431 9 is_stmt 0 view .LVU71
 408 0000 044A     		ldr	r2, .L23
 409 0002 D2F80838 		ldr	r3, [r2, #2056]
 410              	.LVL21:
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 411              		.loc 1 433 5 is_stmt 1 view .LVU72
 412              		.loc 1 433 9 is_stmt 0 view .LVU73
 413 0006 23F4E053 		bic	r3, r3, #7168
 414              	.LVL22:
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 415              		.loc 1 434 5 is_stmt 1 view .LVU74
 416              		.loc 1 434 21 is_stmt 0 view .LVU75
 417 000a 0343     		orrs	r3, r3, r0
 418              	.LVL23:
 419              		.loc 1 434 14 view .LVU76
 420 000c C2F80838 		str	r3, [r2, #2056]
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 421              		.loc 1 435 1 view .LVU77
 422 0010 7047     		bx	lr
 423              	.L24:
 424 0012 00BF     		.align	2
 425              	.L23:
 426 0014 00300240 		.word	1073885184
 427              		.cfi_endproc
 428              	.LFE128:
 430              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 431              		.align	1
 432              		.global	rcu_apb2_clock_config
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	rcu_apb2_clock_config:
 438              	.LVL24:
 439              	.LFB129:
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the APB2 clock prescaler selection
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 16


 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 440              		.loc 1 450 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 445              		.loc 1 451 5 view .LVU79
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 446              		.loc 1 453 5 view .LVU80
 447              		.loc 1 453 9 is_stmt 0 view .LVU81
 448 0000 044A     		ldr	r2, .L26
 449 0002 D2F80838 		ldr	r3, [r2, #2056]
 450              	.LVL25:
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 451              		.loc 1 455 5 is_stmt 1 view .LVU82
 452              		.loc 1 455 9 is_stmt 0 view .LVU83
 453 0006 23F46043 		bic	r3, r3, #57344
 454              	.LVL26:
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 455              		.loc 1 456 5 is_stmt 1 view .LVU84
 456              		.loc 1 456 21 is_stmt 0 view .LVU85
 457 000a 0343     		orrs	r3, r3, r0
 458              	.LVL27:
 459              		.loc 1 456 14 view .LVU86
 460 000c C2F80838 		str	r3, [r2, #2056]
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 461              		.loc 1 457 1 view .LVU87
 462 0010 7047     		bx	lr
 463              	.L27:
 464 0012 00BF     		.align	2
 465              	.L26:
 466 0014 00300240 		.word	1073885184
 467              		.cfi_endproc
 468              	.LFE129:
 470              		.section	.text.rcu_ckout0_config,"ax",%progbits
 471              		.align	1
 472              		.global	rcu_ckout0_config
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	rcu_ckout0_config:
 478              	.LVL28:
 479              	.LFB130:
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT0 clock source and divider
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 17


 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC16M: IRC16M selected
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_PLLP: PLLP selected
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x = 1, 2, 3, 4, 5): CK_OUT0 is divided by x
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 480              		.loc 1 473 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 485              		.loc 1 474 5 view .LVU89
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 486              		.loc 1 476 5 view .LVU90
 487              		.loc 1 476 9 is_stmt 0 view .LVU91
 488 0000 044A     		ldr	r2, .L29
 489 0002 D2F80838 		ldr	r3, [r2, #2056]
 490              	.LVL29:
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV);
 491              		.loc 1 478 5 is_stmt 1 view .LVU92
 492              		.loc 1 478 9 is_stmt 0 view .LVU93
 493 0006 23F0EC63 		bic	r3, r3, #123731968
 494              	.LVL30:
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 495              		.loc 1 479 5 is_stmt 1 view .LVU94
 496              		.loc 1 479 21 is_stmt 0 view .LVU95
 497 000a 0343     		orrs	r3, r3, r0
 498              	.LVL31:
 499              		.loc 1 479 34 view .LVU96
 500 000c 0B43     		orrs	r3, r3, r1
 501              		.loc 1 479 14 view .LVU97
 502 000e C2F80838 		str	r3, [r2, #2056]
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 503              		.loc 1 480 1 view .LVU98
 504 0012 7047     		bx	lr
 505              	.L30:
 506              		.align	2
 507              	.L29:
 508 0014 00300240 		.word	1073885184
 509              		.cfi_endproc
 510              	.LFE130:
 512              		.section	.text.rcu_ckout1_config,"ax",%progbits
 513              		.align	1
 514              		.global	rcu_ckout1_config
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 18


 519              	rcu_ckout1_config:
 520              	.LVL32:
 521              	.LFB131:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT1 clock source and divider
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_SYSTEMCLOCK: system clock selected
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLI2SR: PLLI2SR selected
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLP: PLLP selected
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x = 1, 2, 3, 4, 5): CK_OUT1 is divided by x
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 522              		.loc 1 496 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 527              		.loc 1 497 5 view .LVU100
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 528              		.loc 1 499 5 view .LVU101
 529              		.loc 1 499 9 is_stmt 0 view .LVU102
 530 0000 044A     		ldr	r2, .L32
 531 0002 D2F80838 		ldr	r3, [r2, #2056]
 532              	.LVL33:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT1SEL | RCU_CFG0_CKOUT1DIV);
 533              		.loc 1 501 5 is_stmt 1 view .LVU103
 534              		.loc 1 501 9 is_stmt 0 view .LVU104
 535 0006 23F07843 		bic	r3, r3, #-134217728
 536              	.LVL34:
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 537              		.loc 1 502 5 is_stmt 1 view .LVU105
 538              		.loc 1 502 21 is_stmt 0 view .LVU106
 539 000a 0343     		orrs	r3, r3, r0
 540              	.LVL35:
 541              		.loc 1 502 34 view .LVU107
 542 000c 0B43     		orrs	r3, r3, r1
 543              		.loc 1 502 14 view .LVU108
 544 000e C2F80838 		str	r3, [r2, #2056]
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 545              		.loc 1 503 1 view .LVU109
 546 0012 7047     		bx	lr
 547              	.L33:
 548              		.align	2
 549              	.L32:
 550 0014 00300240 		.word	1073885184
 551              		.cfi_endproc
 552              	.LFE131:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 19


 554              		.section	.text.rcu_pll_config,"ax",%progbits
 555              		.align	1
 556              		.global	rcu_pll_config
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 561              	rcu_pll_config:
 562              	.LVL36:
 563              	.LFB132:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the main PLL clock
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_IRC16M: select IRC16M as PLL source clock
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_psc: the PLL VCO source clock prescaler
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg         this parameter should be selected between 2 and 63
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_n: the PLL VCO clock multi factor
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 64 and 500
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_p: the PLLP output frequency division factor from PLL VCO clock
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_q: the PLL Q output frequency division factor from PLL VCO clock
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 15
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 564              		.loc 1 522 1 is_stmt 1 view -0
 565              		.cfi_startproc
 566              		@ args = 4, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 569              		.loc 1 522 1 is_stmt 0 view .LVU111
 570 0000 10B4     		push	{r4}
 571              	.LCFI0:
 572              		.cfi_def_cfa_offset 4
 573              		.cfi_offset 4, -4
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 574              		.loc 1 523 5 is_stmt 1 view .LVU112
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 575              		.loc 1 524 5 view .LVU113
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_inc = 0U;
 576              		.loc 1 526 5 view .LVU114
 577              	.LVL37:
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 578              		.loc 1 527 5 view .LVU115
 579              		.loc 1 527 23 is_stmt 0 view .LVU116
 580 0002 214C     		ldr	r4, .L47
 581 0004 D4F88048 		ldr	r4, [r4, #2176]
 582              	.LVL38:
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate the minimum factor of PLLN */
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if((ss_modulation_reg & RCU_PLLSSCTL_SSCGON) == RCU_PLLSSCTL_SSCGON) {
 583              		.loc 1 530 5 is_stmt 1 view .LVU117
 584              		.loc 1 530 7 is_stmt 0 view .LVU118
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 20


 585 0008 002C     		cmp	r4, #0
 586 000a 26DB     		blt	.L46
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 587              		.loc 1 526 23 view .LVU119
 588 000c 4FF0000C 		mov	ip, #0
 589              	.L35:
 590              	.LVL39:
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         } else {
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_CENTER_INC;
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLL_PSC_VALID(pll_psc) && CHECK_PLL_N_VALID(pll_n, ss_modulation_inc) &&
 591              		.loc 1 539 5 is_stmt 1 view .LVU120
 592              		.loc 1 539 8 is_stmt 0 view .LVU121
 593 0010 8C1E     		subs	r4, r1, #2
 594              	.LVL40:
 595              		.loc 1 539 7 view .LVU122
 596 0012 3D2C     		cmp	r4, #61
 597 0014 2AD8     		bhi	.L39
 598              		.loc 1 539 40 discriminator 1 view .LVU123
 599 0016 0CF1400C 		add	ip, ip, #64
 600              	.LVL41:
 601              		.loc 1 539 37 discriminator 1 view .LVU124
 602 001a 9445     		cmp	ip, r2
 603 001c 2AD8     		bhi	.L40
 604              		.loc 1 539 40 discriminator 2 view .LVU125
 605 001e B2F5FA7F 		cmp	r2, #500
 606 0022 29D8     		bhi	.L41
 607 0024 082B     		cmp	r3, #8
 608 0026 29D8     		bhi	.L42
 609 0028 4FF4AA74 		mov	r4, #340
 610 002c DC40     		lsrs	r4, r4, r3
 611 002e 14F0010F 		tst	r4, #1
 612 0032 25D0     		beq	.L43
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 613              		.loc 1 540 41 discriminator 5 view .LVU126
 614 0034 019C     		ldr	r4, [sp, #4]
 615 0036 023C     		subs	r4, r4, #2
 616              		.loc 1 540 38 discriminator 5 view .LVU127
 617 0038 0D2C     		cmp	r4, #13
 618 003a 23D8     		bhi	.L44
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 619              		.loc 1 541 9 is_stmt 1 view .LVU128
 620              		.loc 1 541 27 is_stmt 0 view .LVU129
 621 003c 41EA8211 		orr	r1, r1, r2, lsl #6
 622              	.LVL42:
 623              		.loc 1 541 53 view .LVU130
 624 0040 5B08     		lsrs	r3, r3, #1
 625              	.LVL43:
 626              		.loc 1 541 59 view .LVU131
 627 0042 013B     		subs	r3, r3, #1
 628              		.loc 1 541 42 view .LVU132
 629 0044 41EA0343 		orr	r3, r1, r3, lsl #16
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 21


 630              		.loc 1 541 72 view .LVU133
 631 0048 1843     		orrs	r0, r0, r3
 632              	.LVL44:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 633              		.loc 1 542 29 view .LVU134
 634 004a 019B     		ldr	r3, [sp, #4]
 635 004c 40EA0360 		orr	r0, r0, r3, lsl #24
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 636              		.loc 1 541 17 view .LVU135
 637 0050 0D4A     		ldr	r2, .L47
 638              	.LVL45:
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 639              		.loc 1 541 17 view .LVU136
 640 0052 C2F80408 		str	r0, [r2, #2052]
 641              	.LVL46:
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 642              		.loc 1 549 5 is_stmt 1 view .LVU137
 643              		.loc 1 549 12 is_stmt 0 view .LVU138
 644 0056 0120     		movs	r0, #1
 645 0058 09E0     		b	.L36
 646              	.LVL47:
 647              	.L46:
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 648              		.loc 1 531 9 is_stmt 1 view .LVU139
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 649              		.loc 1 531 11 is_stmt 0 view .LVU140
 650 005a 14F0804F 		tst	r4, #1073741824
 651 005e 02D0     		beq	.L38
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         } else {
 652              		.loc 1 532 31 view .LVU141
 653 0060 4FF0070C 		mov	ip, #7
 654 0064 D4E7     		b	.L35
 655              	.L38:
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 656              		.loc 1 534 31 view .LVU142
 657 0066 4FF0050C 		mov	ip, #5
 658 006a D1E7     		b	.L35
 659              	.LVL48:
 660              	.L39:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 661              		.loc 1 545 16 view .LVU143
 662 006c 0020     		movs	r0, #0
 663              	.LVL49:
 664              	.L36:
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 665              		.loc 1 550 1 view .LVU144
 666 006e 5DF8044B 		ldr	r4, [sp], #4
 667              	.LCFI1:
 668              		.cfi_remember_state
 669              		.cfi_restore 4
 670              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 22


 671 0072 7047     		bx	lr
 672              	.LVL50:
 673              	.L40:
 674              	.LCFI2:
 675              		.cfi_restore_state
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 676              		.loc 1 545 16 view .LVU145
 677 0074 0020     		movs	r0, #0
 678              	.LVL51:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 679              		.loc 1 545 16 view .LVU146
 680 0076 FAE7     		b	.L36
 681              	.LVL52:
 682              	.L41:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 683              		.loc 1 545 16 view .LVU147
 684 0078 0020     		movs	r0, #0
 685              	.LVL53:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 686              		.loc 1 545 16 view .LVU148
 687 007a F8E7     		b	.L36
 688              	.LVL54:
 689              	.L42:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 690              		.loc 1 539 40 view .LVU149
 691 007c 0020     		movs	r0, #0
 692              	.LVL55:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 693              		.loc 1 539 40 view .LVU150
 694 007e F6E7     		b	.L36
 695              	.LVL56:
 696              	.L43:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 697              		.loc 1 539 40 view .LVU151
 698 0080 0020     		movs	r0, #0
 699              	.LVL57:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 700              		.loc 1 539 40 view .LVU152
 701 0082 F4E7     		b	.L36
 702              	.LVL58:
 703              	.L44:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 704              		.loc 1 545 16 view .LVU153
 705 0084 0020     		movs	r0, #0
 706              	.LVL59:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 707              		.loc 1 545 16 view .LVU154
 708 0086 F2E7     		b	.L36
 709              	.L48:
 710              		.align	2
 711              	.L47:
 712 0088 00300240 		.word	1073885184
 713              		.cfi_endproc
 714              	.LFE132:
 716              		.section	.text.rcu_plli2s_config,"ax",%progbits
 717              		.align	1
 718              		.global	rcu_plli2s_config
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 23


 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	rcu_plli2s_config:
 724              	.LVL60:
 725              	.LFB133:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLI2S clock
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_n: the PLLI2S VCO clock multi factor
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_r: the PLLI2S R output frequency division factor from PLLI2S VCO clock
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 726              		.loc 1 562 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLI2S_N_VALID(plli2s_n) && CHECK_PLLI2S_R_VALID(plli2s_r)) {
 731              		.loc 1 564 5 view .LVU156
 732              		.loc 1 564 8 is_stmt 0 view .LVU157
 733 0000 A0F13203 		sub	r3, r0, #50
 734              		.loc 1 564 7 view .LVU158
 735 0004 B3F5E17F 		cmp	r3, #450
 736 0008 0AD8     		bhi	.L51
 737              		.loc 1 564 42 discriminator 1 view .LVU159
 738 000a 8B1E     		subs	r3, r1, #2
 739              		.loc 1 564 39 discriminator 1 view .LVU160
 740 000c 052B     		cmp	r3, #5
 741 000e 09D8     		bhi	.L52
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 742              		.loc 1 565 9 is_stmt 1 view .LVU161
 743              		.loc 1 565 50 is_stmt 0 view .LVU162
 744 0010 0907     		lsls	r1, r1, #28
 745              	.LVL61:
 746              		.loc 1 565 38 view .LVU163
 747 0012 41EA8010 		orr	r0, r1, r0, lsl #6
 748              	.LVL62:
 749              		.loc 1 565 20 view .LVU164
 750 0016 044B     		ldr	r3, .L53
 751              	.LVL63:
 752              		.loc 1 565 20 view .LVU165
 753 0018 C3F88408 		str	r0, [r3, #2180]
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 754              		.loc 1 572 5 is_stmt 1 view .LVU166
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 24


 755              		.loc 1 572 12 is_stmt 0 view .LVU167
 756 001c 0120     		movs	r0, #1
 757 001e 7047     		bx	lr
 758              	.LVL64:
 759              	.L51:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 760              		.loc 1 568 16 view .LVU168
 761 0020 0020     		movs	r0, #0
 762              	.LVL65:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 763              		.loc 1 568 16 view .LVU169
 764 0022 7047     		bx	lr
 765              	.LVL66:
 766              	.L52:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 767              		.loc 1 568 16 view .LVU170
 768 0024 0020     		movs	r0, #0
 769              	.LVL67:
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 770              		.loc 1 573 1 view .LVU171
 771 0026 7047     		bx	lr
 772              	.L54:
 773              		.align	2
 774              	.L53:
 775 0028 00300240 		.word	1073885184
 776              		.cfi_endproc
 777              	.LFE133:
 779              		.section	.text.rcu_pllsai_config,"ax",%progbits
 780              		.align	1
 781              		.global	rcu_pllsai_config
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 786              	rcu_pllsai_config:
 787              	.LVL68:
 788              	.LFB134:
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAI clock
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_n: the PLLSAI VCO clock multi factor
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_p: the PLLSAI P output frequency division factor from PLL VCO clock
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r: the PLLSAI R output frequency division factor from PLL VCO clock
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 789              		.loc 1 587 1 is_stmt 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLSAI_N_VALID(pllsai_n) && CHECK_PLLSAI_P_VALID(pllsai_p) && CHECK_PLLSAI_R_VALID(pll
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 25


 794              		.loc 1 589 5 view .LVU173
 795              		.loc 1 589 8 is_stmt 0 view .LVU174
 796 0000 A0F13203 		sub	r3, r0, #50
 797              		.loc 1 589 7 view .LVU175
 798 0004 B3F5E17F 		cmp	r3, #450
 799 0008 16D8     		bhi	.L57
 800 000a 0829     		cmp	r1, #8
 801 000c 16D8     		bhi	.L58
 802 000e 4FF4AA73 		mov	r3, #340
 803 0012 CB40     		lsrs	r3, r3, r1
 804 0014 13F0010F 		tst	r3, #1
 805 0018 12D0     		beq	.L59
 806              		.loc 1 589 76 discriminator 8 view .LVU176
 807 001a 931E     		subs	r3, r2, #2
 808              		.loc 1 589 73 discriminator 8 view .LVU177
 809 001c 052B     		cmp	r3, #5
 810 001e 11D8     		bhi	.L60
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 811              		.loc 1 590 9 is_stmt 1 view .LVU178
 812              		.loc 1 590 53 is_stmt 0 view .LVU179
 813 0020 4908     		lsrs	r1, r1, #1
 814              	.LVL69:
 815              		.loc 1 590 60 view .LVU180
 816 0022 0139     		subs	r1, r1, #1
 817              		.loc 1 590 66 view .LVU181
 818 0024 0904     		lsls	r1, r1, #16
 819              		.loc 1 590 39 view .LVU182
 820 0026 41EA8010 		orr	r0, r1, r0, lsl #6
 821              	.LVL70:
 822              		.loc 1 590 74 view .LVU183
 823 002a 40EA0272 		orr	r2, r0, r2, lsl #28
 824              	.LVL71:
 825              		.loc 1 590 20 view .LVU184
 826 002e 064B     		ldr	r3, .L61
 827              	.LVL72:
 828              		.loc 1 590 20 view .LVU185
 829 0030 C3F88828 		str	r2, [r3, #2184]
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 830              		.loc 1 597 5 is_stmt 1 view .LVU186
 831              		.loc 1 597 12 is_stmt 0 view .LVU187
 832 0034 0120     		movs	r0, #1
 833 0036 7047     		bx	lr
 834              	.LVL73:
 835              	.L57:
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 836              		.loc 1 593 16 view .LVU188
 837 0038 0020     		movs	r0, #0
 838              	.LVL74:
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 839              		.loc 1 593 16 view .LVU189
 840 003a 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 26


 841              	.LVL75:
 842              	.L58:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 843              		.loc 1 589 7 view .LVU190
 844 003c 0020     		movs	r0, #0
 845              	.LVL76:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 846              		.loc 1 589 7 view .LVU191
 847 003e 7047     		bx	lr
 848              	.LVL77:
 849              	.L59:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 850              		.loc 1 589 7 view .LVU192
 851 0040 0020     		movs	r0, #0
 852              	.LVL78:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 853              		.loc 1 589 7 view .LVU193
 854 0042 7047     		bx	lr
 855              	.LVL79:
 856              	.L60:
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 857              		.loc 1 593 16 view .LVU194
 858 0044 0020     		movs	r0, #0
 859              	.LVL80:
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 860              		.loc 1 598 1 view .LVU195
 861 0046 7047     		bx	lr
 862              	.L62:
 863              		.align	2
 864              	.L61:
 865 0048 00300240 		.word	1073885184
 866              		.cfi_endproc
 867              	.LFE134:
 869              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 870              		.align	1
 871              		.global	rcu_rtc_clock_config
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	rcu_rtc_clock_config:
 877              	.LVL81:
 878              	.LFB135:
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the RTC clock source selection
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_IRC32K: CK_IRC32K selected as RTC source clock
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_RTCDIV: CK_HXTAL / RTCDIV selected as RTC source clock
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 879              		.loc 1 612 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 27


 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 884              		.loc 1 613 5 view .LVU197
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 885              		.loc 1 615 5 view .LVU198
 886              		.loc 1 615 9 is_stmt 0 view .LVU199
 887 0000 044A     		ldr	r2, .L64
 888 0002 D2F87038 		ldr	r3, [r2, #2160]
 889              	.LVL82:
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 890              		.loc 1 617 5 is_stmt 1 view .LVU200
 891              		.loc 1 617 9 is_stmt 0 view .LVU201
 892 0006 23F44073 		bic	r3, r3, #768
 893              	.LVL83:
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 894              		.loc 1 618 5 is_stmt 1 view .LVU202
 895              		.loc 1 618 22 is_stmt 0 view .LVU203
 896 000a 0343     		orrs	r3, r3, r0
 897              	.LVL84:
 898              		.loc 1 618 15 view .LVU204
 899 000c C2F87038 		str	r3, [r2, #2160]
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 900              		.loc 1 619 1 view .LVU205
 901 0010 7047     		bx	lr
 902              	.L65:
 903 0012 00BF     		.align	2
 904              	.L64:
 905 0014 00300240 		.word	1073885184
 906              		.cfi_endproc
 907              	.LFE135:
 909              		.section	.text.rcu_rtc_div_config,"ax",%progbits
 910              		.align	1
 911              		.global	rcu_rtc_div_config
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 916              	rcu_rtc_div_config:
 917              	.LVL85:
 918              	.LFB136:
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the frequency division of RTC clock when HXTAL was selected as its clock so
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_div: RTC clock frequency division
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_NONE: no clock for RTC
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_DIVx: RTCDIV clock select CK_HXTAL / x, x = 2....31
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_rtc_div_config(uint32_t rtc_div)
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 919              		.loc 1 631 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 28


 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 923              		@ link register save eliminated.
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 924              		.loc 1 632 5 view .LVU207
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 925              		.loc 1 634 5 view .LVU208
 926              		.loc 1 634 9 is_stmt 0 view .LVU209
 927 0000 044A     		ldr	r2, .L67
 928 0002 D2F80838 		ldr	r3, [r2, #2056]
 929              	.LVL86:
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_RTCDIV;
 930              		.loc 1 636 5 is_stmt 1 view .LVU210
 931              		.loc 1 636 9 is_stmt 0 view .LVU211
 932 0006 23F4F813 		bic	r3, r3, #2031616
 933              	.LVL87:
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 934              		.loc 1 637 5 is_stmt 1 view .LVU212
 935              		.loc 1 637 21 is_stmt 0 view .LVU213
 936 000a 0343     		orrs	r3, r3, r0
 937              	.LVL88:
 938              		.loc 1 637 14 view .LVU214
 939 000c C2F80838 		str	r3, [r2, #2056]
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 940              		.loc 1 638 1 view .LVU215
 941 0010 7047     		bx	lr
 942              	.L68:
 943 0012 00BF     		.align	2
 944              	.L67:
 945 0014 00300240 		.word	1073885184
 946              		.cfi_endproc
 947              	.LFE136:
 949              		.section	.text.rcu_i2s_clock_config,"ax",%progbits
 950              		.align	1
 951              		.global	rcu_i2s_clock_config
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	rcu_i2s_clock_config:
 957              	.LVL89:
 958              	.LFB137:
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the I2S clock source selection
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  i2s_clock_source: I2S clock source selection
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_PLLI2S: CK_PLLI2S selected as I2S source clock
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_I2S_CKIN: external i2s_ckin pin selected as I2S source clock
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_i2s_clock_config(uint32_t i2s_clock_source)
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 29


 959              		.loc 1 651 1 is_stmt 1 view -0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 964              		.loc 1 652 5 view .LVU217
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 965              		.loc 1 654 5 view .LVU218
 966              		.loc 1 654 9 is_stmt 0 view .LVU219
 967 0000 044A     		ldr	r2, .L70
 968 0002 D2F80838 		ldr	r3, [r2, #2056]
 969              	.LVL90:
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_I2SSEL;
 970              		.loc 1 656 5 is_stmt 1 view .LVU220
 971              		.loc 1 656 9 is_stmt 0 view .LVU221
 972 0006 23F40003 		bic	r3, r3, #8388608
 973              	.LVL91:
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 974              		.loc 1 657 5 is_stmt 1 view .LVU222
 975              		.loc 1 657 21 is_stmt 0 view .LVU223
 976 000a 0343     		orrs	r3, r3, r0
 977              	.LVL92:
 978              		.loc 1 657 14 view .LVU224
 979 000c C2F80838 		str	r3, [r2, #2056]
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 980              		.loc 1 658 1 view .LVU225
 981 0010 7047     		bx	lr
 982              	.L71:
 983 0012 00BF     		.align	2
 984              	.L70:
 985 0014 00300240 		.word	1073885184
 986              		.cfi_endproc
 987              	.LFE137:
 989              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 990              		.align	1
 991              		.global	rcu_ck48m_clock_config
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 996              	rcu_ck48m_clock_config:
 997              	.LVL93:
 998              	.LFB138:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK48M clock source selection
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 30


 999              		.loc 1 670 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1004              		.loc 1 671 5 view .LVU227
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 1005              		.loc 1 673 5 view .LVU228
 1006              		.loc 1 673 9 is_stmt 0 view .LVU229
 1007 0000 044A     		ldr	r2, .L73
 1008 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1009              	.LVL94:
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1010              		.loc 1 675 5 is_stmt 1 view .LVU230
 1011              		.loc 1 675 9 is_stmt 0 view .LVU231
 1012 0006 23F00103 		bic	r3, r3, #1
 1013              	.LVL95:
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1014              		.loc 1 676 5 is_stmt 1 view .LVU232
 1015              		.loc 1 676 23 is_stmt 0 view .LVU233
 1016 000a 0343     		orrs	r3, r3, r0
 1017              	.LVL96:
 1018              		.loc 1 676 16 view .LVU234
 1019 000c C2F8C038 		str	r3, [r2, #2240]
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1020              		.loc 1 677 1 view .LVU235
 1021 0010 7047     		bx	lr
 1022              	.L74:
 1023 0012 00BF     		.align	2
 1024              	.L73:
 1025 0014 00300240 		.word	1073885184
 1026              		.cfi_endproc
 1027              	.LFE138:
 1029              		.section	.text.rcu_pll48m_clock_config,"ax",%progbits
 1030              		.align	1
 1031              		.global	rcu_pll48m_clock_config
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	rcu_pll48m_clock_config:
 1037              	.LVL97:
 1038              	.LFB139:
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLL48M clock source selection
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll48m_clock_source: PLL48M clock source selection
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLQ: CK_PLLQ selected as PLL48M source clock
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLSAIP: CK_PLLSAIP selected as PLL48M source clock
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 31


 1039              		.loc 1 689 1 is_stmt 1 view -0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1044              		.loc 1 690 5 view .LVU237
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 1045              		.loc 1 692 5 view .LVU238
 1046              		.loc 1 692 9 is_stmt 0 view .LVU239
 1047 0000 044A     		ldr	r2, .L76
 1048 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1049              	.LVL98:
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_PLL48MSEL;
 1050              		.loc 1 694 5 is_stmt 1 view .LVU240
 1051              		.loc 1 694 9 is_stmt 0 view .LVU241
 1052 0006 23F00203 		bic	r3, r3, #2
 1053              	.LVL99:
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1054              		.loc 1 695 5 is_stmt 1 view .LVU242
 1055              		.loc 1 695 23 is_stmt 0 view .LVU243
 1056 000a 0343     		orrs	r3, r3, r0
 1057              	.LVL100:
 1058              		.loc 1 695 16 view .LVU244
 1059 000c C2F8C038 		str	r3, [r2, #2240]
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1060              		.loc 1 696 1 view .LVU245
 1061 0010 7047     		bx	lr
 1062              	.L77:
 1063 0012 00BF     		.align	2
 1064              	.L76:
 1065 0014 00300240 		.word	1073885184
 1066              		.cfi_endproc
 1067              	.LFE139:
 1069              		.section	.text.rcu_timer_clock_prescaler_config,"ax",%progbits
 1070              		.align	1
 1071              		.global	rcu_timer_clock_prescaler_config
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1076              	rcu_timer_clock_prescaler_config:
 1077              	.LVL101:
 1078              	.LFB140:
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the TIMER clock prescaler selection
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  timer_clock_prescaler: TIMER clock selection
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL2: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to CK_
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is twice the corresponding APB clock
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2)
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL4: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the 
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is four timers the corresponding APB
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 32


 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2)
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1079              		.loc 1 714 1 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(timer_clock_prescaler == RCU_TIMER_PSC_MUL2) {
 1084              		.loc 1 716 5 view .LVU247
 1085              		.loc 1 716 7 is_stmt 0 view .LVU248
 1086 0000 6FF08073 		mvn	r3, #16777216
 1087 0004 9842     		cmp	r0, r3
 1088 0006 06D0     		beq	.L81
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 |= timer_clock_prescaler;
 1089              		.loc 1 719 9 is_stmt 1 view .LVU249
 1090 0008 064A     		ldr	r2, .L82
 1091 000a D2F88C38 		ldr	r3, [r2, #2188]
 1092              		.loc 1 719 18 is_stmt 0 view .LVU250
 1093 000e 0343     		orrs	r3, r3, r0
 1094 0010 C2F88C38 		str	r3, [r2, #2188]
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1095              		.loc 1 721 1 view .LVU251
 1096 0014 7047     		bx	lr
 1097              	.L81:
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1098              		.loc 1 717 9 is_stmt 1 view .LVU252
 1099 0016 034A     		ldr	r2, .L82
 1100 0018 D2F88C38 		ldr	r3, [r2, #2188]
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1101              		.loc 1 717 18 is_stmt 0 view .LVU253
 1102 001c 0340     		ands	r3, r3, r0
 1103 001e C2F88C38 		str	r3, [r2, #2188]
 1104 0022 7047     		bx	lr
 1105              	.L83:
 1106              		.align	2
 1107              	.L82:
 1108 0024 00300240 		.word	1073885184
 1109              		.cfi_endproc
 1110              	.LFE140:
 1112              		.section	.text.rcu_tli_clock_div_config,"ax",%progbits
 1113              		.align	1
 1114              		.global	rcu_tli_clock_div_config
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1119              	rcu_tli_clock_div_config:
 1120              	.LVL102:
 1121              	.LFB141:
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 33


 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAIR divider used as input of TLI
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r_div: PLLSAIR divider used as input of TLI
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAIR_DIVx(x=2,4,8,16): PLLSAIR divided x used as input of TLI
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_tli_clock_div_config(uint32_t pllsai_r_div)
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1122              		.loc 1 732 1 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1127              		.loc 1 733 5 view .LVU255
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG1;
 1128              		.loc 1 735 5 view .LVU256
 1129              		.loc 1 735 9 is_stmt 0 view .LVU257
 1130 0000 044A     		ldr	r2, .L85
 1131 0002 D2F88C38 		ldr	r3, [r2, #2188]
 1132              	.LVL103:
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG1_PLLSAIRDIV;
 1133              		.loc 1 737 5 is_stmt 1 view .LVU258
 1134              		.loc 1 737 9 is_stmt 0 view .LVU259
 1135 0006 23F44033 		bic	r3, r3, #196608
 1136              	.LVL104:
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1137              		.loc 1 738 5 is_stmt 1 view .LVU260
 1138              		.loc 1 738 21 is_stmt 0 view .LVU261
 1139 000a 0343     		orrs	r3, r3, r0
 1140              	.LVL105:
 1141              		.loc 1 738 14 view .LVU262
 1142 000c C2F88C38 		str	r3, [r2, #2188]
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1143              		.loc 1 739 1 view .LVU263
 1144 0010 7047     		bx	lr
 1145              	.L86:
 1146 0012 00BF     		.align	2
 1147              	.L85:
 1148 0014 00300240 		.word	1073885184
 1149              		.cfi_endproc
 1150              	.LFE141:
 1152              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1153              		.align	1
 1154              		.global	rcu_lxtal_drive_capability_config
 1155              		.syntax unified
 1156              		.thumb
 1157              		.thumb_func
 1159              	rcu_lxtal_drive_capability_config:
 1160              	.LVL106:
 1161              	.LFB142:
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 34


 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the LXTAL drive capability
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_LOWER_DRIVE: lower driving capability
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_HIGHER_DRIVE: higher driving capability
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1162              		.loc 1 751 1 is_stmt 1 view -0
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 0
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 1166              		@ link register save eliminated.
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1167              		.loc 1 752 5 view .LVU265
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 1168              		.loc 1 754 5 view .LVU266
 1169              		.loc 1 754 9 is_stmt 0 view .LVU267
 1170 0000 044A     		ldr	r2, .L88
 1171 0002 D2F87038 		ldr	r3, [r2, #2160]
 1172              	.LVL107:
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1173              		.loc 1 757 5 is_stmt 1 view .LVU268
 1174              		.loc 1 757 9 is_stmt 0 view .LVU269
 1175 0006 23F00803 		bic	r3, r3, #8
 1176              	.LVL108:
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1177              		.loc 1 758 5 is_stmt 1 view .LVU270
 1178              		.loc 1 758 22 is_stmt 0 view .LVU271
 1179 000a 0343     		orrs	r3, r3, r0
 1180              	.LVL109:
 1181              		.loc 1 758 15 view .LVU272
 1182 000c C2F87038 		str	r3, [r2, #2160]
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1183              		.loc 1 759 1 view .LVU273
 1184 0010 7047     		bx	lr
 1185              	.L89:
 1186 0012 00BF     		.align	2
 1187              	.L88:
 1188 0014 00300240 		.word	1073885184
 1189              		.cfi_endproc
 1190              	.LFE142:
 1192              		.section	.text.rcu_osci_on,"ax",%progbits
 1193              		.align	1
 1194              		.global	rcu_osci_on
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	rcu_osci_on:
 1200              	.LVL110:
 1201              	.LFB144:
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 35


 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    wait for oscillator stabilization flags is SET or oscillator startup is timeout
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait LXTAL stable */
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC16M stable */
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (IRC16M_STARTUP_TIMEOUT != stb_cnt)) {
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC16MSTB)) {
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 36


 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC48M stable */
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC32K stable */
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC32KSTB)) {
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLL stable */
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLLI2S stable */
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLI2SSTB)) {
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLLSAI stable */
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 37


 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSAISTB)) {
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return value */
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return reval;
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    turn on the oscillator
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1202              		.loc 1 904 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1207              		.loc 1 905 5 view .LVU275
 1208 0000 8309     		lsrs	r3, r0, #6
 1209 0002 03F18043 		add	r3, r3, #1073741824
 1210 0006 03F50E33 		add	r3, r3, #145408
 1211 000a 1A68     		ldr	r2, [r3]
 1212              		.loc 1 905 26 is_stmt 0 view .LVU276
 1213 000c 00F01F00 		and	r0, r0, #31
 1214              	.LVL111:
 1215              		.loc 1 905 26 view .LVU277
 1216 0010 0121     		movs	r1, #1
 1217 0012 8140     		lsls	r1, r1, r0
 1218              		.loc 1 905 23 view .LVU278
 1219 0014 0A43     		orrs	r2, r2, r1
 1220 0016 1A60     		str	r2, [r3]
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1221              		.loc 1 906 1 view .LVU279
 1222 0018 7047     		bx	lr
 1223              		.cfi_endproc
 1224              	.LFE144:
 1226              		.section	.text.rcu_osci_off,"ax",%progbits
 1227              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 38


 1228              		.global	rcu_osci_off
 1229              		.syntax unified
 1230              		.thumb
 1231              		.thumb_func
 1233              	rcu_osci_off:
 1234              	.LVL112:
 1235              	.LFB145:
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    turn off the oscillator
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1236              		.loc 1 924 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1241              		.loc 1 925 5 view .LVU281
 1242 0000 8309     		lsrs	r3, r0, #6
 1243 0002 03F18043 		add	r3, r3, #1073741824
 1244 0006 03F50E33 		add	r3, r3, #145408
 1245 000a 1A68     		ldr	r2, [r3]
 1246              		.loc 1 925 27 is_stmt 0 view .LVU282
 1247 000c 00F01F00 		and	r0, r0, #31
 1248              	.LVL113:
 1249              		.loc 1 925 27 view .LVU283
 1250 0010 0121     		movs	r1, #1
 1251 0012 8140     		lsls	r1, r1, r0
 1252              		.loc 1 925 23 view .LVU284
 1253 0014 22EA0102 		bic	r2, r2, r1
 1254 0018 1A60     		str	r2, [r3]
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1255              		.loc 1 926 1 view .LVU285
 1256 001a 7047     		bx	lr
 1257              		.cfi_endproc
 1258              	.LFE145:
 1260              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1261              		.align	1
 1262              		.global	rcu_osci_bypass_mode_enable
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1267              	rcu_osci_bypass_mode_enable:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 39


 1268              	.LVL114:
 1269              	.LFB146:
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1270              		.loc 1 938 1 is_stmt 1 view -0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1275              		.loc 1 939 5 view .LVU287
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1276              		.loc 1 941 5 view .LVU288
 1277 0000 1028     		cmp	r0, #16
 1278 0002 03D0     		beq	.L93
 1279 0004 B0F5E05F 		cmp	r0, #7168
 1280 0008 0ED0     		beq	.L94
 1281 000a 7047     		bx	lr
 1282              	.L93:
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1283              		.loc 1 944 9 view .LVU289
 1284              		.loc 1 944 13 is_stmt 0 view .LVU290
 1285 000c 0D4B     		ldr	r3, .L96
 1286 000e D3F80028 		ldr	r2, [r3, #2048]
 1287              	.LVL115:
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1288              		.loc 1 945 9 is_stmt 1 view .LVU291
 1289 0012 D3F80018 		ldr	r1, [r3, #2048]
 1290              		.loc 1 945 17 is_stmt 0 view .LVU292
 1291 0016 21F48031 		bic	r1, r1, #65536
 1292 001a C3F80018 		str	r1, [r3, #2048]
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1293              		.loc 1 946 9 is_stmt 1 view .LVU293
 1294              		.loc 1 946 24 is_stmt 0 view .LVU294
 1295 001e 42F48022 		orr	r2, r2, #262144
 1296              	.LVL116:
 1297              		.loc 1 946 17 view .LVU295
 1298 0022 C3F80028 		str	r2, [r3, #2048]
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1299              		.loc 1 947 9 is_stmt 1 view .LVU296
 1300 0026 7047     		bx	lr
 1301              	.LVL117:
 1302              	.L94:
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 40


 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1303              		.loc 1 950 9 view .LVU297
 1304              		.loc 1 950 13 is_stmt 0 view .LVU298
 1305 0028 064B     		ldr	r3, .L96
 1306 002a D3F87028 		ldr	r2, [r3, #2160]
 1307              	.LVL118:
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1308              		.loc 1 951 9 is_stmt 1 view .LVU299
 1309 002e D3F87018 		ldr	r1, [r3, #2160]
 1310              		.loc 1 951 19 is_stmt 0 view .LVU300
 1311 0032 21F00101 		bic	r1, r1, #1
 1312 0036 C3F87018 		str	r1, [r3, #2160]
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1313              		.loc 1 952 9 is_stmt 1 view .LVU301
 1314              		.loc 1 952 26 is_stmt 0 view .LVU302
 1315 003a 42F00402 		orr	r2, r2, #4
 1316              	.LVL119:
 1317              		.loc 1 952 19 view .LVU303
 1318 003e C3F87028 		str	r2, [r3, #2160]
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1319              		.loc 1 953 9 is_stmt 1 view .LVU304
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1320              		.loc 1 964 1 is_stmt 0 view .LVU305
 1321 0042 7047     		bx	lr
 1322              	.L97:
 1323              		.align	2
 1324              	.L96:
 1325 0044 00300240 		.word	1073885184
 1326              		.cfi_endproc
 1327              	.LFE146:
 1329              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1330              		.align	1
 1331              		.global	rcu_osci_bypass_mode_disable
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1336              	rcu_osci_bypass_mode_disable:
 1337              	.LVL120:
 1338              	.LFB147:
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 41


 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1339              		.loc 1 976 1 is_stmt 1 view -0
 1340              		.cfi_startproc
 1341              		@ args = 0, pretend = 0, frame = 0
 1342              		@ frame_needed = 0, uses_anonymous_args = 0
 1343              		@ link register save eliminated.
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1344              		.loc 1 977 5 view .LVU307
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1345              		.loc 1 979 5 view .LVU308
 1346 0000 1028     		cmp	r0, #16
 1347 0002 03D0     		beq	.L99
 1348 0004 B0F5E05F 		cmp	r0, #7168
 1349 0008 0ED0     		beq	.L100
 1350 000a 7047     		bx	lr
 1351              	.L99:
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1352              		.loc 1 982 9 view .LVU309
 1353              		.loc 1 982 13 is_stmt 0 view .LVU310
 1354 000c 0D4B     		ldr	r3, .L102
 1355 000e D3F80028 		ldr	r2, [r3, #2048]
 1356              	.LVL121:
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1357              		.loc 1 983 9 is_stmt 1 view .LVU311
 1358 0012 D3F80018 		ldr	r1, [r3, #2048]
 1359              		.loc 1 983 17 is_stmt 0 view .LVU312
 1360 0016 21F48031 		bic	r1, r1, #65536
 1361 001a C3F80018 		str	r1, [r3, #2048]
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1362              		.loc 1 984 9 is_stmt 1 view .LVU313
 1363              		.loc 1 984 24 is_stmt 0 view .LVU314
 1364 001e 22F48022 		bic	r2, r2, #262144
 1365              	.LVL122:
 1366              		.loc 1 984 17 view .LVU315
 1367 0022 C3F80028 		str	r2, [r3, #2048]
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1368              		.loc 1 985 9 is_stmt 1 view .LVU316
 1369 0026 7047     		bx	lr
 1370              	.LVL123:
 1371              	.L100:
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1372              		.loc 1 988 9 view .LVU317
 1373              		.loc 1 988 13 is_stmt 0 view .LVU318
 1374 0028 064B     		ldr	r3, .L102
 1375 002a D3F87028 		ldr	r2, [r3, #2160]
 1376              	.LVL124:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1377              		.loc 1 989 9 is_stmt 1 view .LVU319
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 42


 1378 002e D3F87018 		ldr	r1, [r3, #2160]
 1379              		.loc 1 989 19 is_stmt 0 view .LVU320
 1380 0032 21F00101 		bic	r1, r1, #1
 1381 0036 C3F87018 		str	r1, [r3, #2160]
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1382              		.loc 1 990 9 is_stmt 1 view .LVU321
 1383              		.loc 1 990 26 is_stmt 0 view .LVU322
 1384 003a 22F00402 		bic	r2, r2, #4
 1385              	.LVL125:
 1386              		.loc 1 990 19 view .LVU323
 1387 003e C3F87028 		str	r2, [r3, #2160]
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1388              		.loc 1 991 9 is_stmt 1 view .LVU324
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1389              		.loc 1 1002 1 is_stmt 0 view .LVU325
 1390 0042 7047     		bx	lr
 1391              	.L103:
 1392              		.align	2
 1393              	.L102:
 1394 0044 00300240 		.word	1073885184
 1395              		.cfi_endproc
 1396              	.LFE147:
 1398              		.section	.text.rcu_irc16m_adjust_value_set,"ax",%progbits
 1399              		.align	1
 1400              		.global	rcu_irc16m_adjust_value_set
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	rcu_irc16m_adjust_value_set:
 1406              	.LVL126:
 1407              	.LFB148:
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    set the IRC16M adjust value
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  irc16m_adjval: IRC16M adjust value, must be between 0 and 0x1F
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        0x00 - 0x1F
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1408              		.loc 1 1012 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 43


 1413              		.loc 1 1013 5 view .LVU327
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CTL;
 1414              		.loc 1 1015 5 view .LVU328
 1415              		.loc 1 1015 9 is_stmt 0 view .LVU329
 1416 0000 054A     		ldr	r2, .L105
 1417 0002 D2F80038 		ldr	r3, [r2, #2048]
 1418              	.LVL127:
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CTL_IRC16MADJ;
 1419              		.loc 1 1017 5 is_stmt 1 view .LVU330
 1420              		.loc 1 1017 9 is_stmt 0 view .LVU331
 1421 0006 23F0F803 		bic	r3, r3, #248
 1422              	.LVL128:
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 1423              		.loc 1 1018 5 is_stmt 1 view .LVU332
 1424              		.loc 1 1018 64 is_stmt 0 view .LVU333
 1425 000a C000     		lsls	r0, r0, #3
 1426              	.LVL129:
 1427              		.loc 1 1018 64 view .LVU334
 1428 000c C0B2     		uxtb	r0, r0
 1429              		.loc 1 1018 20 view .LVU335
 1430 000e 1843     		orrs	r0, r0, r3
 1431              		.loc 1 1018 13 view .LVU336
 1432 0010 C2F80008 		str	r0, [r2, #2048]
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1433              		.loc 1 1019 1 view .LVU337
 1434 0014 7047     		bx	lr
 1435              	.L106:
 1436 0016 00BF     		.align	2
 1437              	.L105:
 1438 0018 00300240 		.word	1073885184
 1439              		.cfi_endproc
 1440              	.LFE148:
 1442              		.section	.text.rcu_spread_spectrum_config,"ax",%progbits
 1443              		.align	1
 1444              		.global	rcu_spread_spectrum_config
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	rcu_spread_spectrum_config:
 1450              	.LVL130:
 1451              	.LFB149:
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the spread spectrum modulation for the main PLL clock
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  spread_spectrum_type: PLL spread spectrum modulation type select
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_CENTER: center spread type is selected
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_DOWN: down spread type is selected
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  modstep: configure PLL spread spectrum modulation profile amplitude and frequency
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 7FFF.The following criteria must 
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  modcnt: configure PLL spread spectrum modulation profile amplitude and frequency
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 1FFF.The following criteria must 
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 44


1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1452              		.loc 1 1034 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		@ link register save eliminated.
 1457              		.loc 1 1034 1 is_stmt 0 view .LVU339
 1458 0000 10B4     		push	{r4}
 1459              	.LCFI3:
 1460              		.cfi_def_cfa_offset 4
 1461              		.cfi_offset 4, -4
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1462              		.loc 1 1035 5 is_stmt 1 view .LVU340
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_PLLSSCTL;
 1463              		.loc 1 1037 5 view .LVU341
 1464              		.loc 1 1037 9 is_stmt 0 view .LVU342
 1465 0002 074C     		ldr	r4, .L109
 1466 0004 D4F88038 		ldr	r3, [r4, #2176]
 1467              	.LVL131:
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_PLLSSCTL_MODCNT | RCU_PLLSSCTL_MODSTEP | RCU_PLLSSCTL_SS_TYPE);
 1468              		.loc 1 1039 5 is_stmt 1 view .LVU343
 1469              		.loc 1 1039 9 is_stmt 0 view .LVU344
 1470 0008 03F03043 		and	r3, r3, #-1342177280
 1471              	.LVL132:
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 1472              		.loc 1 1040 5 is_stmt 1 view .LVU345
 1473              		.loc 1 1040 25 is_stmt 0 view .LVU346
 1474 000c 0343     		orrs	r3, r3, r0
 1475              	.LVL133:
 1476              		.loc 1 1040 48 view .LVU347
 1477 000e 43EA4133 		orr	r3, r3, r1, lsl #13
 1478              		.loc 1 1040 64 view .LVU348
 1479 0012 1343     		orrs	r3, r3, r2
 1480              		.loc 1 1040 18 view .LVU349
 1481 0014 C4F88038 		str	r3, [r4, #2176]
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1482              		.loc 1 1041 1 view .LVU350
 1483 0018 5DF8044B 		ldr	r4, [sp], #4
 1484              	.LCFI4:
 1485              		.cfi_restore 4
 1486              		.cfi_def_cfa_offset 0
 1487 001c 7047     		bx	lr
 1488              	.L110:
 1489 001e 00BF     		.align	2
 1490              	.L109:
 1491 0020 00300240 		.word	1073885184
 1492              		.cfi_endproc
 1493              	.LFE149:
 1495              		.section	.text.rcu_spread_spectrum_enable,"ax",%progbits
 1496              		.align	1
 1497              		.global	rcu_spread_spectrum_enable
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1502              	rcu_spread_spectrum_enable:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 45


 1503              	.LFB150:
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the PLL spread spectrum modulation
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_enable(void)
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1504              		.loc 1 1050 1 is_stmt 1 view -0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 0
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
 1509              		.loc 1 1051 5 view .LVU352
 1510 0000 034A     		ldr	r2, .L112
 1511 0002 D2F88038 		ldr	r3, [r2, #2176]
 1512              		.loc 1 1051 18 is_stmt 0 view .LVU353
 1513 0006 43F00043 		orr	r3, r3, #-2147483648
 1514 000a C2F88038 		str	r3, [r2, #2176]
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1515              		.loc 1 1052 1 view .LVU354
 1516 000e 7047     		bx	lr
 1517              	.L113:
 1518              		.align	2
 1519              	.L112:
 1520 0010 00300240 		.word	1073885184
 1521              		.cfi_endproc
 1522              	.LFE150:
 1524              		.section	.text.rcu_spread_spectrum_disable,"ax",%progbits
 1525              		.align	1
 1526              		.global	rcu_spread_spectrum_disable
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1531              	rcu_spread_spectrum_disable:
 1532              	.LFB151:
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the PLL spread spectrum modulation
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_disable(void)
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1533              		.loc 1 1061 1 is_stmt 1 view -0
 1534              		.cfi_startproc
 1535              		@ args = 0, pretend = 0, frame = 0
 1536              		@ frame_needed = 0, uses_anonymous_args = 0
 1537              		@ link register save eliminated.
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
 1538              		.loc 1 1062 5 view .LVU356
 1539 0000 034A     		ldr	r2, .L115
 1540 0002 D2F88038 		ldr	r3, [r2, #2176]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 46


 1541              		.loc 1 1062 18 is_stmt 0 view .LVU357
 1542 0006 23F00043 		bic	r3, r3, #-2147483648
 1543 000a C2F88038 		str	r3, [r2, #2176]
1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1544              		.loc 1 1063 1 view .LVU358
 1545 000e 7047     		bx	lr
 1546              	.L116:
 1547              		.align	2
 1548              	.L115:
 1549 0010 00300240 		.word	1073885184
 1550              		.cfi_endproc
 1551              	.LFE151:
 1553              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1554              		.align	1
 1555              		.global	rcu_hxtal_clock_monitor_enable
 1556              		.syntax unified
 1557              		.thumb
 1558              		.thumb_func
 1560              	rcu_hxtal_clock_monitor_enable:
 1561              	.LFB152:
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the HXTAL clock monitor
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1562              		.loc 1 1073 1 is_stmt 1 view -0
 1563              		.cfi_startproc
 1564              		@ args = 0, pretend = 0, frame = 0
 1565              		@ frame_needed = 0, uses_anonymous_args = 0
 1566              		@ link register save eliminated.
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1567              		.loc 1 1074 5 view .LVU360
 1568 0000 034A     		ldr	r2, .L118
 1569 0002 D2F80038 		ldr	r3, [r2, #2048]
 1570              		.loc 1 1074 13 is_stmt 0 view .LVU361
 1571 0006 43F40023 		orr	r3, r3, #524288
 1572 000a C2F80038 		str	r3, [r2, #2048]
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1573              		.loc 1 1075 1 view .LVU362
 1574 000e 7047     		bx	lr
 1575              	.L119:
 1576              		.align	2
 1577              	.L118:
 1578 0010 00300240 		.word	1073885184
 1579              		.cfi_endproc
 1580              	.LFE152:
 1582              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1583              		.align	1
 1584              		.global	rcu_hxtal_clock_monitor_disable
 1585              		.syntax unified
 1586              		.thumb
 1587              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 47


 1589              	rcu_hxtal_clock_monitor_disable:
 1590              	.LFB153:
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the HXTAL clock monitor
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1591              		.loc 1 1084 1 is_stmt 1 view -0
 1592              		.cfi_startproc
 1593              		@ args = 0, pretend = 0, frame = 0
 1594              		@ frame_needed = 0, uses_anonymous_args = 0
 1595              		@ link register save eliminated.
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1596              		.loc 1 1085 5 view .LVU364
 1597 0000 034A     		ldr	r2, .L121
 1598 0002 D2F80038 		ldr	r3, [r2, #2048]
 1599              		.loc 1 1085 13 is_stmt 0 view .LVU365
 1600 0006 23F40023 		bic	r3, r3, #524288
 1601 000a C2F80038 		str	r3, [r2, #2048]
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1602              		.loc 1 1086 1 view .LVU366
 1603 000e 7047     		bx	lr
 1604              	.L122:
 1605              		.align	2
 1606              	.L121:
 1607 0010 00300240 		.word	1073885184
 1608              		.cfi_endproc
 1609              	.LFE153:
 1611              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 1612              		.align	1
 1613              		.global	rcu_voltage_key_unlock
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	rcu_voltage_key_unlock:
 1619              	.LFB154:
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    unlock the voltage key
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_voltage_key_unlock(void)
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1620              		.loc 1 1095 1 is_stmt 1 view -0
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 1624              		@ link register save eliminated.
1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
 1625              		.loc 1 1096 5 view .LVU368
 1626              		.loc 1 1096 14 is_stmt 0 view .LVU369
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 48


 1627 0000 024B     		ldr	r3, .L124
 1628 0002 034A     		ldr	r2, .L124+4
 1629 0004 C3F80029 		str	r2, [r3, #2304]
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1630              		.loc 1 1097 1 view .LVU370
 1631 0008 7047     		bx	lr
 1632              	.L125:
 1633 000a 00BF     		.align	2
 1634              	.L124:
 1635 000c 00300240 		.word	1073885184
 1636 0010 4D3C2B1A 		.word	439041101
 1637              		.cfi_endproc
 1638              	.LFE154:
 1640              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1641              		.align	1
 1642              		.global	rcu_deepsleep_voltage_set
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1647              	rcu_deepsleep_voltage_set:
 1648              	.LVL134:
 1649              	.LFB155:
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    deep-sleep mode voltage select
1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1650              		.loc 1 1111 1 is_stmt 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
 1654              		@ link register save eliminated.
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1655              		.loc 1 1112 5 view .LVU372
 1656              		.loc 1 1112 11 is_stmt 0 view .LVU373
 1657 0000 00F00700 		and	r0, r0, #7
 1658              	.LVL135:
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 1659              		.loc 1 1113 5 is_stmt 1 view .LVU374
 1660              		.loc 1 1113 13 is_stmt 0 view .LVU375
 1661 0004 014B     		ldr	r3, .L127
 1662 0006 C3F83409 		str	r0, [r3, #2356]
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1663              		.loc 1 1114 1 view .LVU376
 1664 000a 7047     		bx	lr
 1665              	.L128:
 1666              		.align	2
 1667              	.L127:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 49


 1668 000c 00300240 		.word	1073885184
 1669              		.cfi_endproc
 1670              	.LFE155:
 1672              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1673              		.align	1
 1674              		.global	rcu_clock_freq_get
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1679              	rcu_clock_freq_get:
 1680              	.LVL136:
 1681              	.LFB156:
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the system clock, bus and peripheral clock frequency
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  clock: the clock frequency which to get
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_SYS: system clock frequency
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1682              		.loc 1 1128 1 is_stmt 1 view -0
 1683              		.cfi_startproc
 1684              		@ args = 0, pretend = 0, frame = 32
 1685              		@ frame_needed = 0, uses_anonymous_args = 0
 1686              		.loc 1 1128 1 is_stmt 0 view .LVU378
 1687 0000 10B5     		push	{r4, lr}
 1688              	.LCFI5:
 1689              		.cfi_def_cfa_offset 8
 1690              		.cfi_offset 4, -8
 1691              		.cfi_offset 14, -4
 1692 0002 88B0     		sub	sp, sp, #32
 1693              	.LCFI6:
 1694              		.cfi_def_cfa_offset 40
 1695 0004 8446     		mov	ip, r0
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1696              		.loc 1 1129 5 is_stmt 1 view .LVU379
 1697              	.LVL137:
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1698              		.loc 1 1130 5 view .LVU380
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 1699              		.loc 1 1131 5 view .LVU381
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1700              		.loc 1 1134 5 view .LVU382
 1701              		.loc 1 1134 19 is_stmt 0 view .LVU383
 1702 0006 344C     		ldr	r4, .L143
 1703 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1704              	.LVL138:
 1705              		.loc 1 1134 19 view .LVU384
 1706 000c 0DF1200E 		add	lr, sp, #32
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 50


 1707 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1708              		.loc 1 1135 5 is_stmt 1 view .LVU385
 1709              		.loc 1 1135 19 is_stmt 0 view .LVU386
 1710 0014 02AB     		add	r3, sp, #8
 1711 0016 1034     		adds	r4, r4, #16
 1712 0018 94E80300 		ldm	r4, {r0, r1}
 1713 001c 83E80300 		stm	r3, {r0, r1}
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1714              		.loc 1 1136 5 is_stmt 1 view .LVU387
 1715              		.loc 1 1136 19 is_stmt 0 view .LVU388
 1716 0020 6B46     		mov	r3, sp
 1717 0022 83E80300 		stm	r3, {r0, r1}
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1718              		.loc 1 1138 5 is_stmt 1 view .LVU389
 1719              		.loc 1 1138 11 is_stmt 0 view .LVU390
 1720 0026 2D4B     		ldr	r3, .L143+4
 1721 0028 D3F80838 		ldr	r3, [r3, #2056]
 1722              		.loc 1 1138 9 view .LVU391
 1723 002c C3F38103 		ubfx	r3, r3, #2, #2
 1724              	.LVL139:
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(sws) {
 1725              		.loc 1 1139 5 is_stmt 1 view .LVU392
 1726 0030 012B     		cmp	r3, #1
 1727 0032 1FD0     		beq	.L138
 1728 0034 022B     		cmp	r3, #2
 1729 0036 1FD1     		bne	.L139
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_IRC16M:
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* HXTAL is selected as CK_SYS */
1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_HXTAL:
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = HXTAL_VALUE;
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* PLLP is selected as CK_SYS */
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_PLLP:
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* get the value of PLLPSC[5:0] */
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
 1730              		.loc 1 1151 9 view .LVU393
 1731              		.loc 1 1151 18 is_stmt 0 view .LVU394
 1732 0038 284A     		ldr	r2, .L143+4
 1733 003a D2F80448 		ldr	r4, [r2, #2052]
 1734              		.loc 1 1151 16 view .LVU395
 1735 003e 04F03F04 		and	r4, r4, #63
 1736              	.LVL140:
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 1737              		.loc 1 1152 9 is_stmt 1 view .LVU396
 1738              		.loc 1 1152 16 is_stmt 0 view .LVU397
 1739 0042 D2F80418 		ldr	r1, [r2, #2052]
 1740              		.loc 1 1152 14 view .LVU398
 1741 0046 C1F38811 		ubfx	r1, r1, #6, #9
 1742              	.LVL141:
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 1743              		.loc 1 1153 9 is_stmt 1 view .LVU399
 1744              		.loc 1 1153 17 is_stmt 0 view .LVU400
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 51


 1745 004a D2F80438 		ldr	r3, [r2, #2052]
 1746              	.LVL142:
 1747              		.loc 1 1153 17 view .LVU401
 1748 004e C3F30143 		ubfx	r3, r3, #16, #2
 1749              		.loc 1 1153 45 view .LVU402
 1750 0052 0133     		adds	r3, r3, #1
 1751              		.loc 1 1153 14 view .LVU403
 1752 0054 5B00     		lsls	r3, r3, #1
 1753              	.LVL143:
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
 1754              		.loc 1 1155 9 is_stmt 1 view .LVU404
 1755              		.loc 1 1155 19 is_stmt 0 view .LVU405
 1756 0056 D2F80428 		ldr	r2, [r2, #2052]
 1757              	.LVL144:
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 1758              		.loc 1 1156 9 is_stmt 1 view .LVU406
 1759              		.loc 1 1156 11 is_stmt 0 view .LVU407
 1760 005a 12F4800F 		tst	r2, #4194304
 1761 005e 07D0     		beq	.L140
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 1762              		.loc 1 1157 20 view .LVU408
 1763 0060 1F48     		ldr	r0, .L143+8
 1764              	.L131:
 1765              	.LVL145:
1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         } else {
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ck_src = IRC16M_VALUE;
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = ((ck_src / pllpsc) * plln) / pllp;
 1766              		.loc 1 1161 9 is_stmt 1 view .LVU409
 1767              		.loc 1 1161 31 is_stmt 0 view .LVU410
 1768 0062 B0FBF4F0 		udiv	r0, r0, r4
 1769              	.LVL146:
 1770              		.loc 1 1161 41 view .LVU411
 1771 0066 01FB00F0 		mul	r0, r1, r0
 1772              		.loc 1 1161 20 view .LVU412
 1773 006a B0FBF3F0 		udiv	r0, r0, r3
 1774              	.LVL147:
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1775              		.loc 1 1162 9 is_stmt 1 view .LVU413
 1776 006e 04E0     		b	.L130
 1777              	.LVL148:
 1778              	.L140:
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1779              		.loc 1 1159 20 is_stmt 0 view .LVU414
 1780 0070 1C48     		ldr	r0, .L143+12
 1781 0072 F6E7     		b	.L131
 1782              	.LVL149:
 1783              	.L138:
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1784              		.loc 1 1146 20 view .LVU415
 1785 0074 1A48     		ldr	r0, .L143+8
 1786 0076 00E0     		b	.L130
 1787              	.L139:
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 1788              		.loc 1 1139 5 view .LVU416
 1789 0078 1A48     		ldr	r0, .L143+12
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 52


 1790              	.LVL150:
 1791              	.L130:
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate AHB clock frequency */
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1792              		.loc 1 1169 5 is_stmt 1 view .LVU417
 1793              		.loc 1 1169 11 is_stmt 0 view .LVU418
 1794 007a 1849     		ldr	r1, .L143+4
 1795 007c D1F80838 		ldr	r3, [r1, #2056]
 1796              		.loc 1 1169 9 view .LVU419
 1797 0080 C3F30313 		ubfx	r3, r3, #4, #4
 1798              	.LVL151:
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 1799              		.loc 1 1170 5 is_stmt 1 view .LVU420
 1800              		.loc 1 1170 22 is_stmt 0 view .LVU421
 1801 0084 2033     		adds	r3, r3, #32
 1802              	.LVL152:
 1803              		.loc 1 1170 22 view .LVU422
 1804 0086 6B44     		add	r3, sp, r3
 1805              	.LVL153:
 1806              		.loc 1 1170 22 view .LVU423
 1807 0088 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1808              	.LVL154:
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1809              		.loc 1 1171 5 is_stmt 1 view .LVU424
 1810              		.loc 1 1171 14 is_stmt 0 view .LVU425
 1811 008c 20FA02F2 		lsr	r2, r0, r2
 1812              	.LVL155:
1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate APB1 clock frequency */
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 10, 12);
 1813              		.loc 1 1174 5 is_stmt 1 view .LVU426
 1814              		.loc 1 1174 11 is_stmt 0 view .LVU427
 1815 0090 D1F80838 		ldr	r3, [r1, #2056]
 1816              	.LVL156:
 1817              		.loc 1 1174 9 view .LVU428
 1818 0094 C3F38223 		ubfx	r3, r3, #10, #3
 1819              	.LVL157:
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 1820              		.loc 1 1175 5 is_stmt 1 view .LVU429
 1821              		.loc 1 1175 23 is_stmt 0 view .LVU430
 1822 0098 2033     		adds	r3, r3, #32
 1823              	.LVL158:
 1824              		.loc 1 1175 23 view .LVU431
 1825 009a 6B44     		add	r3, sp, r3
 1826              	.LVL159:
 1827              		.loc 1 1175 23 view .LVU432
 1828 009c 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1829              	.LVL160:
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1830              		.loc 1 1176 5 is_stmt 1 view .LVU433
 1831              		.loc 1 1176 15 is_stmt 0 view .LVU434
 1832 00a0 22FA03F4 		lsr	r4, r2, r3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 53


 1833              	.LVL161:
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate APB2 clock frequency */
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 13, 15);
 1834              		.loc 1 1179 5 is_stmt 1 view .LVU435
 1835              		.loc 1 1179 11 is_stmt 0 view .LVU436
 1836 00a4 D1F80838 		ldr	r3, [r1, #2056]
 1837              	.LVL162:
 1838              		.loc 1 1179 9 view .LVU437
 1839 00a8 C3F34233 		ubfx	r3, r3, #13, #3
 1840              	.LVL163:
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 1841              		.loc 1 1180 5 is_stmt 1 view .LVU438
 1842              		.loc 1 1180 23 is_stmt 0 view .LVU439
 1843 00ac 2033     		adds	r3, r3, #32
 1844              	.LVL164:
 1845              		.loc 1 1180 23 view .LVU440
 1846 00ae 6B44     		add	r3, sp, r3
 1847              	.LVL165:
 1848              		.loc 1 1180 23 view .LVU441
 1849 00b0 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 1850              	.LVL166:
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1851              		.loc 1 1181 5 is_stmt 1 view .LVU442
 1852              		.loc 1 1181 15 is_stmt 0 view .LVU443
 1853 00b4 22FA03F3 		lsr	r3, r2, r3
 1854              	.LVL167:
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return the clocks frequency */
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(clock) {
 1855              		.loc 1 1184 5 is_stmt 1 view .LVU444
 1856 00b8 BCF1030F 		cmp	ip, #3
 1857 00bc 03D8     		bhi	.L132
 1858 00be DFE80CF0 		tbb	[pc, ip]
 1859              	.L134:
 1860 00c2 05       		.byte	(.L129-.L134)/2
 1861 00c3 04       		.byte	(.L136-.L134)/2
 1862 00c4 07       		.byte	(.L135-.L134)/2
 1863 00c5 09       		.byte	(.L133-.L134)/2
 1864              		.p2align 1
 1865              	.L132:
 1866 00c6 0020     		movs	r0, #0
 1867              	.LVL168:
 1868              		.loc 1 1184 5 is_stmt 0 view .LVU445
 1869 00c8 00E0     		b	.L129
 1870              	.LVL169:
 1871              	.L136:
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_SYS:
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = cksys_freq;
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_AHB:
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = ahb_freq;
 1872              		.loc 1 1189 9 is_stmt 1 view .LVU446
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1873              		.loc 1 1190 9 view .LVU447
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1874              		.loc 1 1189 17 is_stmt 0 view .LVU448
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 54


 1875 00ca 1046     		mov	r0, r2
 1876              	.LVL170:
 1877              	.L129:
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB1:
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = apb1_freq;
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB2:
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = apb2_freq;
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return ck_freq;
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1878              		.loc 1 1201 1 view .LVU449
 1879 00cc 08B0     		add	sp, sp, #32
 1880              	.LCFI7:
 1881              		.cfi_remember_state
 1882              		.cfi_def_cfa_offset 8
 1883              		@ sp needed
 1884 00ce 10BD     		pop	{r4, pc}
 1885              	.LVL171:
 1886              	.L135:
 1887              	.LCFI8:
 1888              		.cfi_restore_state
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1889              		.loc 1 1192 9 is_stmt 1 view .LVU450
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB2:
 1890              		.loc 1 1193 9 view .LVU451
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1891              		.loc 1 1192 17 is_stmt 0 view .LVU452
 1892 00d0 2046     		mov	r0, r4
 1893              	.LVL172:
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB2:
 1894              		.loc 1 1193 9 view .LVU453
 1895 00d2 FBE7     		b	.L129
 1896              	.LVL173:
 1897              	.L133:
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1898              		.loc 1 1195 9 is_stmt 1 view .LVU454
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 1899              		.loc 1 1196 9 view .LVU455
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1900              		.loc 1 1195 17 is_stmt 0 view .LVU456
 1901 00d4 1846     		mov	r0, r3
 1902              	.LVL174:
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1903              		.loc 1 1200 5 is_stmt 1 view .LVU457
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1904              		.loc 1 1200 12 is_stmt 0 view .LVU458
 1905 00d6 F9E7     		b	.L129
 1906              	.L144:
 1907              		.align	2
 1908              	.L143:
 1909 00d8 00000000 		.word	.LANCHOR0
 1910 00dc 00300240 		.word	1073885184
 1911 00e0 40787D01 		.word	25000000
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 55


 1912 00e4 0024F400 		.word	16000000
 1913              		.cfi_endproc
 1914              	.LFE156:
 1916              		.section	.text.rcu_flag_get,"ax",%progbits
 1917              		.align	1
 1918              		.global	rcu_flag_get
 1919              		.syntax unified
 1920              		.thumb
 1921              		.thumb_func
 1923              	rcu_flag_get:
 1924              	.LVL175:
 1925              	.LFB157:
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization and periphral reset flags
1205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC16MSTB: IRC16M stabilization flag
1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLI2SSTB: PLLI2S stabilization flag
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSAISTB: PLLSAI stabilization flag
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC32KSTB: IRC32K stabilization flag
1214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_BORRST: BOR reset flags
1216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
1226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1926              		.loc 1 1226 1 is_stmt 1 view -0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 0
 1929              		@ frame_needed = 0, uses_anonymous_args = 0
 1930              		@ link register save eliminated.
1227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* get the rcu flag */
1228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 1931              		.loc 1 1228 5 view .LVU460
 1932              		.loc 1 1228 18 is_stmt 0 view .LVU461
 1933 0000 8309     		lsrs	r3, r0, #6
 1934 0002 03F18043 		add	r3, r3, #1073741824
 1935 0006 03F50E33 		add	r3, r3, #145408
 1936 000a 1B68     		ldr	r3, [r3]
 1937              		.loc 1 1228 38 view .LVU462
 1938 000c 00F01F00 		and	r0, r0, #31
 1939              	.LVL176:
 1940              		.loc 1 1228 14 view .LVU463
 1941 0010 C340     		lsrs	r3, r3, r0
 1942              		.loc 1 1228 7 view .LVU464
 1943 0012 13F0010F 		tst	r3, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 56


 1944 0016 01D0     		beq	.L147
1229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return SET;
 1945              		.loc 1 1229 16 view .LVU465
 1946 0018 0120     		movs	r0, #1
 1947 001a 7047     		bx	lr
 1948              	.L147:
1230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
1231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return RESET;
 1949              		.loc 1 1231 16 view .LVU466
 1950 001c 0020     		movs	r0, #0
1232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1951              		.loc 1 1233 1 view .LVU467
 1952 001e 7047     		bx	lr
 1953              		.cfi_endproc
 1954              	.LFE157:
 1956              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1957              		.align	1
 1958              		.global	rcu_osci_stab_wait
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1963              	rcu_osci_stab_wait:
 1964              	.LVL177:
 1965              	.LFB143:
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1966              		.loc 1 777 1 is_stmt 1 view -0
 1967              		.cfi_startproc
 1968              		@ args = 0, pretend = 0, frame = 0
 1969              		@ frame_needed = 0, uses_anonymous_args = 0
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1970              		.loc 1 777 1 is_stmt 0 view .LVU469
 1971 0000 10B5     		push	{r4, lr}
 1972              	.LCFI9:
 1973              		.cfi_def_cfa_offset 8
 1974              		.cfi_offset 4, -8
 1975              		.cfi_offset 14, -4
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 1976              		.loc 1 778 5 is_stmt 1 view .LVU470
 1977              	.LVL178:
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 1978              		.loc 1 779 5 view .LVU471
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 1979              		.loc 1 780 5 view .LVU472
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1980              		.loc 1 782 5 view .LVU473
 1981 0002 1C28     		cmp	r0, #28
 1982 0004 13D8     		bhi	.L149
 1983 0006 1C28     		cmp	r0, #28
 1984 0008 00F2B280 		bhi	.L176
 1985 000c DFE800F0 		tbb	[pc, r0]
 1986              	.L152:
 1987 0010 56       		.byte	(.L177-.L152)/2
 1988 0011 B0       		.byte	(.L176-.L152)/2
 1989 0012 B0       		.byte	(.L176-.L152)/2
 1990 0013 B0       		.byte	(.L176-.L152)/2
 1991 0014 B0       		.byte	(.L176-.L152)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 57


 1992 0015 B0       		.byte	(.L176-.L152)/2
 1993 0016 B0       		.byte	(.L176-.L152)/2
 1994 0017 B0       		.byte	(.L176-.L152)/2
 1995 0018 B0       		.byte	(.L176-.L152)/2
 1996 0019 B0       		.byte	(.L176-.L152)/2
 1997 001a B0       		.byte	(.L176-.L152)/2
 1998 001b B0       		.byte	(.L176-.L152)/2
 1999 001c B0       		.byte	(.L176-.L152)/2
 2000 001d B0       		.byte	(.L176-.L152)/2
 2001 001e B0       		.byte	(.L176-.L152)/2
 2002 001f B0       		.byte	(.L176-.L152)/2
 2003 0020 32       		.byte	(.L178-.L152)/2
 2004 0021 B0       		.byte	(.L176-.L152)/2
 2005 0022 B0       		.byte	(.L176-.L152)/2
 2006 0023 B0       		.byte	(.L176-.L152)/2
 2007 0024 B0       		.byte	(.L176-.L152)/2
 2008 0025 B0       		.byte	(.L176-.L152)/2
 2009 0026 B0       		.byte	(.L176-.L152)/2
 2010 0027 B0       		.byte	(.L176-.L152)/2
 2011 0028 8B       		.byte	(.L179-.L152)/2
 2012 0029 B0       		.byte	(.L176-.L152)/2
 2013 002a 9C       		.byte	(.L180-.L152)/2
 2014 002b B0       		.byte	(.L176-.L152)/2
 2015 002c AD       		.byte	(.L181-.L152)/2
 2016 002d 00       		.p2align 1
 2017              	.L149:
 2018 002e B0F5E85F 		cmp	r0, #7424
 2019 0032 67D0     		beq	.L182
 2020 0034 43F21003 		movw	r3, #12304
 2021 0038 9842     		cmp	r0, r3
 2022 003a 02D1     		bne	.L194
 2023 003c 0020     		movs	r0, #0
 2024              	.LVL179:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2025              		.loc 1 782 5 is_stmt 0 view .LVU474
 2026 003e 0446     		mov	r4, r0
 2027 0040 44E0     		b	.L158
 2028              	.LVL180:
 2029              	.L194:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2030              		.loc 1 782 5 view .LVU475
 2031 0042 B0F5E05F 		cmp	r0, #7168
 2032 0046 02D1     		bne	.L195
 2033 0048 0020     		movs	r0, #0
 2034              	.LVL181:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2035              		.loc 1 782 5 view .LVU476
 2036 004a 0446     		mov	r4, r0
 2037 004c 1AE0     		b	.L159
 2038              	.LVL182:
 2039              	.L195:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2040              		.loc 1 782 5 view .LVU477
 2041 004e 0020     		movs	r0, #0
 2042              	.LVL183:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2043              		.loc 1 782 5 view .LVU478
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 58


 2044 0050 8FE0     		b	.L150
 2045              	.LVL184:
 2046              	.L161:
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2047              		.loc 1 786 13 is_stmt 1 view .LVU479
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2048              		.loc 1 786 25 is_stmt 0 view .LVU480
 2049 0052 1120     		movs	r0, #17
 2050              	.LVL185:
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2051              		.loc 1 786 25 view .LVU481
 2052 0054 FFF7FEFF 		bl	rcu_flag_get
 2053              	.LVL186:
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2054              		.loc 1 787 13 is_stmt 1 view .LVU482
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2055              		.loc 1 787 20 is_stmt 0 view .LVU483
 2056 0058 0134     		adds	r4, r4, #1
 2057              	.LVL187:
 2058              	.L155:
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2059              		.loc 1 785 36 is_stmt 1 view .LVU484
 2060 005a 18B9     		cbnz	r0, .L160
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2061              		.loc 1 785 36 is_stmt 0 discriminator 1 view .LVU485
 2062 005c 4FF6FF73 		movw	r3, #65535
 2063 0060 9C42     		cmp	r4, r3
 2064 0062 F6D1     		bne	.L161
 2065              	.L160:
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2066              		.loc 1 791 9 is_stmt 1 view .LVU486
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2067              		.loc 1 791 21 is_stmt 0 view .LVU487
 2068 0064 1120     		movs	r0, #17
 2069              	.LVL188:
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2070              		.loc 1 791 21 view .LVU488
 2071 0066 FFF7FEFF 		bl	rcu_flag_get
 2072              	.LVL189:
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2073              		.loc 1 791 11 view .LVU489
 2074 006a 0028     		cmp	r0, #0
 2075 006c 00F08180 		beq	.L150
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2076              		.loc 1 792 19 view .LVU490
 2077 0070 0120     		movs	r0, #1
 2078 0072 7EE0     		b	.L150
 2079              	.LVL190:
 2080              	.L178:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2081              		.loc 1 782 5 view .LVU491
 2082 0074 0020     		movs	r0, #0
 2083              	.LVL191:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2084              		.loc 1 782 5 view .LVU492
 2085 0076 0446     		mov	r4, r0
 2086 0078 EFE7     		b	.L155
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 59


 2087              	.LVL192:
 2088              	.L163:
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2089              		.loc 1 798 13 is_stmt 1 view .LVU493
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2090              		.loc 1 798 25 is_stmt 0 view .LVU494
 2091 007a 41F60140 		movw	r0, #7169
 2092              	.LVL193:
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2093              		.loc 1 798 25 view .LVU495
 2094 007e FFF7FEFF 		bl	rcu_flag_get
 2095              	.LVL194:
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2096              		.loc 1 799 13 is_stmt 1 view .LVU496
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2097              		.loc 1 799 20 is_stmt 0 view .LVU497
 2098 0082 0134     		adds	r4, r4, #1
 2099              	.LVL195:
 2100              	.L159:
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2101              		.loc 1 797 36 is_stmt 1 view .LVU498
 2102 0084 18B9     		cbnz	r0, .L162
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2103              		.loc 1 797 36 is_stmt 0 discriminator 1 view .LVU499
 2104 0086 6FF07043 		mvn	r3, #-268435456
 2105 008a 9C42     		cmp	r4, r3
 2106 008c F5D1     		bne	.L163
 2107              	.L162:
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2108              		.loc 1 803 9 is_stmt 1 view .LVU500
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2109              		.loc 1 803 21 is_stmt 0 view .LVU501
 2110 008e 41F60140 		movw	r0, #7169
 2111              	.LVL196:
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2112              		.loc 1 803 21 view .LVU502
 2113 0092 FFF7FEFF 		bl	rcu_flag_get
 2114              	.LVL197:
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2115              		.loc 1 803 11 view .LVU503
 2116 0096 0028     		cmp	r0, #0
 2117 0098 6BD0     		beq	.L150
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2118              		.loc 1 804 19 view .LVU504
 2119 009a 0120     		movs	r0, #1
 2120 009c 69E0     		b	.L150
 2121              	.LVL198:
 2122              	.L165:
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2123              		.loc 1 810 13 is_stmt 1 view .LVU505
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2124              		.loc 1 810 25 is_stmt 0 view .LVU506
 2125 009e 0120     		movs	r0, #1
 2126              	.LVL199:
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2127              		.loc 1 810 25 view .LVU507
 2128 00a0 FFF7FEFF 		bl	rcu_flag_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 60


 2129              	.LVL200:
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2130              		.loc 1 811 13 is_stmt 1 view .LVU508
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2131              		.loc 1 811 20 is_stmt 0 view .LVU509
 2132 00a4 0134     		adds	r4, r4, #1
 2133              	.LVL201:
 2134              	.L156:
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 2135              		.loc 1 809 36 is_stmt 1 view .LVU510
 2136 00a6 10B9     		cbnz	r0, .L164
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 2137              		.loc 1 809 36 is_stmt 0 discriminator 1 view .LVU511
 2138 00a8 B4F5A06F 		cmp	r4, #1280
 2139 00ac F7D1     		bne	.L165
 2140              	.L164:
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2141              		.loc 1 815 9 is_stmt 1 view .LVU512
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2142              		.loc 1 815 21 is_stmt 0 view .LVU513
 2143 00ae 0120     		movs	r0, #1
 2144              	.LVL202:
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2145              		.loc 1 815 21 view .LVU514
 2146 00b0 FFF7FEFF 		bl	rcu_flag_get
 2147              	.LVL203:
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2148              		.loc 1 815 11 view .LVU515
 2149 00b4 0028     		cmp	r0, #0
 2150 00b6 5CD0     		beq	.L150
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2151              		.loc 1 816 19 view .LVU516
 2152 00b8 0120     		movs	r0, #1
 2153 00ba 5AE0     		b	.L150
 2154              	.LVL204:
 2155              	.L177:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2156              		.loc 1 782 5 view .LVU517
 2157 00bc 0020     		movs	r0, #0
 2158              	.LVL205:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2159              		.loc 1 782 5 view .LVU518
 2160 00be 0446     		mov	r4, r0
 2161 00c0 F1E7     		b	.L156
 2162              	.LVL206:
 2163              	.L167:
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2164              		.loc 1 822 13 is_stmt 1 view .LVU519
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2165              		.loc 1 822 25 is_stmt 0 view .LVU520
 2166 00c2 43F21100 		movw	r0, #12305
 2167              	.LVL207:
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2168              		.loc 1 822 25 view .LVU521
 2169 00c6 FFF7FEFF 		bl	rcu_flag_get
 2170              	.LVL208:
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 61


 2171              		.loc 1 823 13 is_stmt 1 view .LVU522
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2172              		.loc 1 823 20 is_stmt 0 view .LVU523
 2173 00ca 0134     		adds	r4, r4, #1
 2174              	.LVL209:
 2175              	.L158:
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2176              		.loc 1 821 36 is_stmt 1 view .LVU524
 2177 00cc 10B9     		cbnz	r0, .L166
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2178              		.loc 1 821 36 is_stmt 0 discriminator 1 view .LVU525
 2179 00ce 294B     		ldr	r3, .L196
 2180 00d0 9C42     		cmp	r4, r3
 2181 00d2 F6D1     		bne	.L167
 2182              	.L166:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2183              		.loc 1 827 9 is_stmt 1 view .LVU526
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2184              		.loc 1 827 21 is_stmt 0 view .LVU527
 2185 00d4 43F21100 		movw	r0, #12305
 2186              	.LVL210:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2187              		.loc 1 827 21 view .LVU528
 2188 00d8 FFF7FEFF 		bl	rcu_flag_get
 2189              	.LVL211:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2190              		.loc 1 827 11 view .LVU529
 2191 00dc 0028     		cmp	r0, #0
 2192 00de 48D0     		beq	.L150
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2193              		.loc 1 828 19 view .LVU530
 2194 00e0 0120     		movs	r0, #1
 2195 00e2 46E0     		b	.L150
 2196              	.LVL212:
 2197              	.L169:
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2198              		.loc 1 834 13 is_stmt 1 view .LVU531
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2199              		.loc 1 834 25 is_stmt 0 view .LVU532
 2200 00e4 41F60150 		movw	r0, #7425
 2201              	.LVL213:
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2202              		.loc 1 834 25 view .LVU533
 2203 00e8 FFF7FEFF 		bl	rcu_flag_get
 2204              	.LVL214:
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2205              		.loc 1 835 13 is_stmt 1 view .LVU534
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2206              		.loc 1 835 20 is_stmt 0 view .LVU535
 2207 00ec 0134     		adds	r4, r4, #1
 2208              	.LVL215:
 2209              	.L157:
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 2210              		.loc 1 833 36 is_stmt 1 view .LVU536
 2211 00ee 10B9     		cbnz	r0, .L168
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 2212              		.loc 1 833 36 is_stmt 0 discriminator 1 view .LVU537
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 62


 2213 00f0 204B     		ldr	r3, .L196
 2214 00f2 9C42     		cmp	r4, r3
 2215 00f4 F6D1     		bne	.L169
 2216              	.L168:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2217              		.loc 1 839 9 is_stmt 1 view .LVU538
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2218              		.loc 1 839 21 is_stmt 0 view .LVU539
 2219 00f6 41F60150 		movw	r0, #7425
 2220              	.LVL216:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2221              		.loc 1 839 21 view .LVU540
 2222 00fa FFF7FEFF 		bl	rcu_flag_get
 2223              	.LVL217:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2224              		.loc 1 839 11 view .LVU541
 2225 00fe C0B3     		cbz	r0, .L150
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2226              		.loc 1 840 19 view .LVU542
 2227 0100 0120     		movs	r0, #1
 2228 0102 36E0     		b	.L150
 2229              	.LVL218:
 2230              	.L182:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2231              		.loc 1 782 5 view .LVU543
 2232 0104 0020     		movs	r0, #0
 2233              	.LVL219:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2234              		.loc 1 782 5 view .LVU544
 2235 0106 0446     		mov	r4, r0
 2236 0108 F1E7     		b	.L157
 2237              	.LVL220:
 2238              	.L171:
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2239              		.loc 1 846 13 is_stmt 1 view .LVU545
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2240              		.loc 1 846 25 is_stmt 0 view .LVU546
 2241 010a 1920     		movs	r0, #25
 2242              	.LVL221:
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2243              		.loc 1 846 25 view .LVU547
 2244 010c FFF7FEFF 		bl	rcu_flag_get
 2245              	.LVL222:
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2246              		.loc 1 847 13 is_stmt 1 view .LVU548
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2247              		.loc 1 847 20 is_stmt 0 view .LVU549
 2248 0110 0134     		adds	r4, r4, #1
 2249              	.LVL223:
 2250              	.L154:
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2251              		.loc 1 845 36 is_stmt 1 view .LVU550
 2252 0112 10B9     		cbnz	r0, .L170
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2253              		.loc 1 845 36 is_stmt 0 discriminator 1 view .LVU551
 2254 0114 174B     		ldr	r3, .L196
 2255 0116 9C42     		cmp	r4, r3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 63


 2256 0118 F7D1     		bne	.L171
 2257              	.L170:
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2258              		.loc 1 851 9 is_stmt 1 view .LVU552
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2259              		.loc 1 851 21 is_stmt 0 view .LVU553
 2260 011a 1920     		movs	r0, #25
 2261              	.LVL224:
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2262              		.loc 1 851 21 view .LVU554
 2263 011c FFF7FEFF 		bl	rcu_flag_get
 2264              	.LVL225:
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2265              		.loc 1 851 11 view .LVU555
 2266 0120 38B3     		cbz	r0, .L150
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2267              		.loc 1 852 19 view .LVU556
 2268 0122 0120     		movs	r0, #1
 2269 0124 25E0     		b	.L150
 2270              	.LVL226:
 2271              	.L179:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2272              		.loc 1 782 5 view .LVU557
 2273 0126 0020     		movs	r0, #0
 2274              	.LVL227:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2275              		.loc 1 782 5 view .LVU558
 2276 0128 0446     		mov	r4, r0
 2277 012a F2E7     		b	.L154
 2278              	.LVL228:
 2279              	.L173:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2280              		.loc 1 858 13 is_stmt 1 view .LVU559
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2281              		.loc 1 858 25 is_stmt 0 view .LVU560
 2282 012c 1B20     		movs	r0, #27
 2283              	.LVL229:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2284              		.loc 1 858 25 view .LVU561
 2285 012e FFF7FEFF 		bl	rcu_flag_get
 2286              	.LVL230:
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2287              		.loc 1 859 13 is_stmt 1 view .LVU562
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2288              		.loc 1 859 20 is_stmt 0 view .LVU563
 2289 0132 0134     		adds	r4, r4, #1
 2290              	.LVL231:
 2291              	.L153:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 2292              		.loc 1 857 36 is_stmt 1 view .LVU564
 2293 0134 10B9     		cbnz	r0, .L172
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 2294              		.loc 1 857 36 is_stmt 0 discriminator 1 view .LVU565
 2295 0136 0F4B     		ldr	r3, .L196
 2296 0138 9C42     		cmp	r4, r3
 2297 013a F7D1     		bne	.L173
 2298              	.L172:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 64


 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2299              		.loc 1 863 9 is_stmt 1 view .LVU566
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2300              		.loc 1 863 21 is_stmt 0 view .LVU567
 2301 013c 1B20     		movs	r0, #27
 2302              	.LVL232:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2303              		.loc 1 863 21 view .LVU568
 2304 013e FFF7FEFF 		bl	rcu_flag_get
 2305              	.LVL233:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2306              		.loc 1 863 11 view .LVU569
 2307 0142 B0B1     		cbz	r0, .L150
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2308              		.loc 1 864 19 view .LVU570
 2309 0144 0120     		movs	r0, #1
 2310 0146 14E0     		b	.L150
 2311              	.LVL234:
 2312              	.L180:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2313              		.loc 1 782 5 view .LVU571
 2314 0148 0020     		movs	r0, #0
 2315              	.LVL235:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2316              		.loc 1 782 5 view .LVU572
 2317 014a 0446     		mov	r4, r0
 2318 014c F2E7     		b	.L153
 2319              	.LVL236:
 2320              	.L175:
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2321              		.loc 1 870 13 is_stmt 1 view .LVU573
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2322              		.loc 1 870 25 is_stmt 0 view .LVU574
 2323 014e 1D20     		movs	r0, #29
 2324              	.LVL237:
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2325              		.loc 1 870 25 view .LVU575
 2326 0150 FFF7FEFF 		bl	rcu_flag_get
 2327              	.LVL238:
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2328              		.loc 1 871 13 is_stmt 1 view .LVU576
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2329              		.loc 1 871 20 is_stmt 0 view .LVU577
 2330 0154 0134     		adds	r4, r4, #1
 2331              	.LVL239:
 2332              	.L151:
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2333              		.loc 1 869 36 is_stmt 1 view .LVU578
 2334 0156 10B9     		cbnz	r0, .L174
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2335              		.loc 1 869 36 is_stmt 0 discriminator 1 view .LVU579
 2336 0158 064B     		ldr	r3, .L196
 2337 015a 9C42     		cmp	r4, r3
 2338 015c F7D1     		bne	.L175
 2339              	.L174:
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2340              		.loc 1 875 9 is_stmt 1 view .LVU580
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 65


 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2341              		.loc 1 875 21 is_stmt 0 view .LVU581
 2342 015e 1D20     		movs	r0, #29
 2343              	.LVL240:
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2344              		.loc 1 875 21 view .LVU582
 2345 0160 FFF7FEFF 		bl	rcu_flag_get
 2346              	.LVL241:
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2347              		.loc 1 875 11 view .LVU583
 2348 0164 28B1     		cbz	r0, .L150
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2349              		.loc 1 876 19 view .LVU584
 2350 0166 0120     		movs	r0, #1
 2351 0168 03E0     		b	.L150
 2352              	.LVL242:
 2353              	.L181:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2354              		.loc 1 782 5 view .LVU585
 2355 016a 0020     		movs	r0, #0
 2356              	.LVL243:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2357              		.loc 1 782 5 view .LVU586
 2358 016c 0446     		mov	r4, r0
 2359 016e F2E7     		b	.L151
 2360              	.LVL244:
 2361              	.L176:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2362              		.loc 1 782 5 view .LVU587
 2363 0170 0020     		movs	r0, #0
 2364              	.LVL245:
 2365              	.L150:
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2366              		.loc 1 885 5 is_stmt 1 view .LVU588
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2367              		.loc 1 886 1 is_stmt 0 view .LVU589
 2368 0172 10BD     		pop	{r4, pc}
 2369              	.L197:
 2370              		.align	2
 2371              	.L196:
 2372 0174 FFFF0F00 		.word	1048575
 2373              		.cfi_endproc
 2374              	.LFE143:
 2376              		.section	.text.rcu_deinit,"ax",%progbits
 2377              		.align	1
 2378              		.global	rcu_deinit
 2379              		.syntax unified
 2380              		.thumb
 2381              		.thumb_func
 2383              	rcu_deinit:
 2384              	.LFB116:
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
 2385              		.loc 1 59 1 is_stmt 1 view -0
 2386              		.cfi_startproc
 2387              		@ args = 0, pretend = 0, frame = 0
 2388              		@ frame_needed = 0, uses_anonymous_args = 0
 2389 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 66


 2390              	.LCFI10:
 2391              		.cfi_def_cfa_offset 8
 2392              		.cfi_offset 4, -8
 2393              		.cfi_offset 14, -4
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2394              		.loc 1 61 5 view .LVU591
 2395 0002 1C4C     		ldr	r4, .L200
 2396 0004 D4F80038 		ldr	r3, [r4, #2048]
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2397              		.loc 1 61 13 is_stmt 0 view .LVU592
 2398 0008 43F00103 		orr	r3, r3, #1
 2399 000c C4F80038 		str	r3, [r4, #2048]
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 2400              		.loc 1 62 5 is_stmt 1 view .LVU593
 2401 0010 0020     		movs	r0, #0
 2402 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
 2403              	.LVL246:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2404              		.loc 1 63 5 view .LVU594
 2405 0016 D4F80838 		ldr	r3, [r4, #2056]
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2406              		.loc 1 63 14 is_stmt 0 view .LVU595
 2407 001a 23F00303 		bic	r3, r3, #3
 2408 001e C4F80838 		str	r3, [r4, #2056]
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2409              		.loc 1 66 5 is_stmt 1 view .LVU596
 2410 0022 D4F80038 		ldr	r3, [r4, #2048]
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2411              		.loc 1 66 13 is_stmt 0 view .LVU597
 2412 0026 23F0A853 		bic	r3, r3, #352321536
 2413 002a 23F41023 		bic	r3, r3, #589824
 2414 002e C4F80038 		str	r3, [r4, #2048]
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2415              		.loc 1 68 5 is_stmt 1 view .LVU598
 2416 0032 D4F80038 		ldr	r3, [r4, #2048]
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2417              		.loc 1 68 13 is_stmt 0 view .LVU599
 2418 0036 23F48023 		bic	r3, r3, #262144
 2419 003a C4F80038 		str	r3, [r4, #2048]
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2420              		.loc 1 70 5 is_stmt 1 view .LVU600
 2421 003e D4F80838 		ldr	r3, [r4, #2056]
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2422              		.loc 1 70 14 is_stmt 0 view .LVU601
 2423 0042 03F44373 		and	r3, r3, #780
 2424 0046 C4F80838 		str	r3, [r4, #2056]
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2425              		.loc 1 74 5 is_stmt 1 view .LVU602
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2426              		.loc 1 74 13 is_stmt 0 view .LVU603
 2427 004a 0B4B     		ldr	r3, .L200+4
 2428 004c C4F80438 		str	r3, [r4, #2052]
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2429              		.loc 1 76 5 is_stmt 1 view .LVU604
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2430              		.loc 1 76 16 is_stmt 0 view .LVU605
 2431 0050 0A4A     		ldr	r2, .L200+8
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 67


 2432 0052 C4F88428 		str	r2, [r4, #2180]
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2433              		.loc 1 78 5 is_stmt 1 view .LVU606
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2434              		.loc 1 78 16 is_stmt 0 view .LVU607
 2435 0056 C4F88838 		str	r3, [r4, #2184]
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2436              		.loc 1 80 5 is_stmt 1 view .LVU608
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2437              		.loc 1 80 13 is_stmt 0 view .LVU609
 2438 005a 0023     		movs	r3, #0
 2439 005c C4F80C38 		str	r3, [r4, #2060]
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2440              		.loc 1 82 5 is_stmt 1 view .LVU610
 2441 0060 D4F88C38 		ldr	r3, [r4, #2188]
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2442              		.loc 1 82 14 is_stmt 0 view .LVU611
 2443 0064 23F08173 		bic	r3, r3, #16908288
 2444 0068 23F48033 		bic	r3, r3, #65536
 2445 006c C4F88C38 		str	r3, [r4, #2188]
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2446              		.loc 1 83 1 view .LVU612
 2447 0070 10BD     		pop	{r4, pc}
 2448              	.L201:
 2449 0072 00BF     		.align	2
 2450              	.L200:
 2451 0074 00300240 		.word	1073885184
 2452 0078 10300024 		.word	603992080
 2453 007c 00300024 		.word	603992064
 2454              		.cfi_endproc
 2455              	.LFE116:
 2457              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2458              		.align	1
 2459              		.global	rcu_all_reset_flag_clear
 2460              		.syntax unified
 2461              		.thumb
 2462              		.thumb_func
 2464              	rcu_all_reset_flag_clear:
 2465              	.LFB158:
1234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    clear all the reset flag
1237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_all_reset_flag_clear(void)
1242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2466              		.loc 1 1242 1 is_stmt 1 view -0
 2467              		.cfi_startproc
 2468              		@ args = 0, pretend = 0, frame = 0
 2469              		@ frame_needed = 0, uses_anonymous_args = 0
 2470              		@ link register save eliminated.
1243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2471              		.loc 1 1243 5 view .LVU614
 2472 0000 034A     		ldr	r2, .L203
 2473 0002 D2F87438 		ldr	r3, [r2, #2164]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 68


 2474              		.loc 1 1243 16 is_stmt 0 view .LVU615
 2475 0006 43F08073 		orr	r3, r3, #16777216
 2476 000a C2F87438 		str	r3, [r2, #2164]
1244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2477              		.loc 1 1244 1 view .LVU616
 2478 000e 7047     		bx	lr
 2479              	.L204:
 2480              		.align	2
 2481              	.L203:
 2482 0010 00300240 		.word	1073885184
 2483              		.cfi_endproc
 2484              	.LFE158:
 2486              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2487              		.align	1
 2488              		.global	rcu_interrupt_flag_get
 2489              		.syntax unified
 2490              		.thumb
 2491              		.thumb_func
 2493              	rcu_interrupt_flag_get:
 2494              	.LVL247:
 2495              	.LFB159:
1245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization interrupt and ckm flags
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
1249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB: IRC32K stabilization interrupt flag
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB: IRC16M stabilization interrupt flag
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
1254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB: PLLI2S stabilization interrupt flag
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB: PLLSAI stabilization interrupt flag
1257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     FlagStatus: SET or RESET
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
1263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2496              		.loc 1 1263 1 is_stmt 1 view -0
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 0
 2499              		@ frame_needed = 0, uses_anonymous_args = 0
 2500              		@ link register save eliminated.
1264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* get the rcu interrupt flag */
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))) {
 2501              		.loc 1 1265 5 view .LVU618
 2502              		.loc 1 1265 18 is_stmt 0 view .LVU619
 2503 0000 8309     		lsrs	r3, r0, #6
 2504 0002 03F18043 		add	r3, r3, #1073741824
 2505 0006 03F50E33 		add	r3, r3, #145408
 2506 000a 1B68     		ldr	r3, [r3]
 2507              		.loc 1 1265 42 view .LVU620
 2508 000c 00F01F00 		and	r0, r0, #31
 2509              	.LVL248:
 2510              		.loc 1 1265 14 view .LVU621
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 69


 2511 0010 C340     		lsrs	r3, r3, r0
 2512              		.loc 1 1265 7 view .LVU622
 2513 0012 13F0010F 		tst	r3, #1
 2514 0016 01D0     		beq	.L207
1266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return SET;
 2515              		.loc 1 1266 16 view .LVU623
 2516 0018 0120     		movs	r0, #1
 2517 001a 7047     		bx	lr
 2518              	.L207:
1267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
1268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return RESET;
 2519              		.loc 1 1268 16 view .LVU624
 2520 001c 0020     		movs	r0, #0
1269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2521              		.loc 1 1270 1 view .LVU625
 2522 001e 7047     		bx	lr
 2523              		.cfi_endproc
 2524              	.LFE159:
 2526              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2527              		.align	1
 2528              		.global	rcu_interrupt_flag_clear
 2529              		.syntax unified
 2530              		.thumb
 2531              		.thumb_func
 2533              	rcu_interrupt_flag_clear:
 2534              	.LVL249:
 2535              	.LFB160:
1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    clear the interrupt flags
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB_CLR: IRC32K stabilization interrupt flag clear
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB_CLR: IRC16M stabilization interrupt flag clear
1279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB_CLR: PLLI2S stabilization interrupt flag clear
1282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB_CLR: PLLSAI stabilization interrupt flag clear
1283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
1285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2536              		.loc 1 1289 1 is_stmt 1 view -0
 2537              		.cfi_startproc
 2538              		@ args = 0, pretend = 0, frame = 0
 2539              		@ frame_needed = 0, uses_anonymous_args = 0
 2540              		@ link register save eliminated.
1290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 2541              		.loc 1 1290 5 view .LVU627
 2542 0000 8309     		lsrs	r3, r0, #6
 2543 0002 03F18043 		add	r3, r3, #1073741824
 2544 0006 03F50E33 		add	r3, r3, #145408
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 70


 2545 000a 1A68     		ldr	r2, [r3]
 2546              		.loc 1 1290 30 is_stmt 0 view .LVU628
 2547 000c 00F01F00 		and	r0, r0, #31
 2548              	.LVL250:
 2549              		.loc 1 1290 30 view .LVU629
 2550 0010 0121     		movs	r1, #1
 2551 0012 8140     		lsls	r1, r1, r0
 2552              		.loc 1 1290 27 view .LVU630
 2553 0014 0A43     		orrs	r2, r2, r1
 2554 0016 1A60     		str	r2, [r3]
1291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2555              		.loc 1 1291 1 view .LVU631
 2556 0018 7047     		bx	lr
 2557              		.cfi_endproc
 2558              	.LFE160:
 2560              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2561              		.align	1
 2562              		.global	rcu_interrupt_enable
 2563              		.syntax unified
 2564              		.thumb
 2565              		.thumb_func
 2567              	rcu_interrupt_enable:
 2568              	.LVL251:
 2569              	.LFB161:
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the stabilization interrupt
1295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 Only one parameter can be selected which is shown as below:
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt enable
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt enable
1300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt enable
1303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt enable
1304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
1309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2570              		.loc 1 1309 1 is_stmt 1 view -0
 2571              		.cfi_startproc
 2572              		@ args = 0, pretend = 0, frame = 0
 2573              		@ frame_needed = 0, uses_anonymous_args = 0
 2574              		@ link register save eliminated.
1310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 2575              		.loc 1 1310 5 view .LVU633
 2576 0000 8309     		lsrs	r3, r0, #6
 2577 0002 03F18043 		add	r3, r3, #1073741824
 2578 0006 03F50E33 		add	r3, r3, #145408
 2579 000a 1A68     		ldr	r2, [r3]
 2580              		.loc 1 1310 31 is_stmt 0 view .LVU634
 2581 000c 00F01F00 		and	r0, r0, #31
 2582              	.LVL252:
 2583              		.loc 1 1310 31 view .LVU635
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 71


 2584 0010 0121     		movs	r1, #1
 2585 0012 8140     		lsls	r1, r1, r0
 2586              		.loc 1 1310 28 view .LVU636
 2587 0014 0A43     		orrs	r2, r2, r1
 2588 0016 1A60     		str	r2, [r3]
1311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2589              		.loc 1 1311 1 view .LVU637
 2590 0018 7047     		bx	lr
 2591              		.cfi_endproc
 2592              	.LFE161:
 2594              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2595              		.align	1
 2596              		.global	rcu_interrupt_disable
 2597              		.syntax unified
 2598              		.thumb
 2599              		.thumb_func
 2601              	rcu_interrupt_disable:
 2602              	.LVL253:
 2603              	.LFB162:
1312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the stabilization interrupt
1316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt disable
1319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
1320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt disable
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
1322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
1323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt disable
1324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt disable
1325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt disable
1326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2604              		.loc 1 1330 1 is_stmt 1 view -0
 2605              		.cfi_startproc
 2606              		@ args = 0, pretend = 0, frame = 0
 2607              		@ frame_needed = 0, uses_anonymous_args = 0
 2608              		@ link register save eliminated.
1331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 2609              		.loc 1 1331 5 view .LVU639
 2610 0000 8309     		lsrs	r3, r0, #6
 2611 0002 03F18043 		add	r3, r3, #1073741824
 2612 0006 03F50E33 		add	r3, r3, #145408
 2613 000a 1A68     		ldr	r2, [r3]
 2614              		.loc 1 1331 32 is_stmt 0 view .LVU640
 2615 000c 00F01F00 		and	r0, r0, #31
 2616              	.LVL254:
 2617              		.loc 1 1331 32 view .LVU641
 2618 0010 0121     		movs	r1, #1
 2619 0012 8140     		lsls	r1, r1, r0
 2620              		.loc 1 1331 28 view .LVU642
 2621 0014 22EA0102 		bic	r2, r2, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 72


 2622 0018 1A60     		str	r2, [r3]
1332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2623              		.loc 1 1332 1 view .LVU643
 2624 001a 7047     		bx	lr
 2625              		.cfi_endproc
 2626              	.LFE162:
 2628              		.section	.rodata
 2629              		.align	2
 2630              		.set	.LANCHOR0,. + 0
 2631              	.LC0:
 2632 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2632      00000000 
 2632      01020304 
 2632      06
 2633 000d 070809   		.ascii	"\007\010\011"
 2634              	.LC1:
 2635 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2635      01020304 
 2636              		.text
 2637              	.Letext0:
 2638              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2639              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2640              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2641              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 73


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_rcu.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:21     .text.rcu_periph_clock_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:27     .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:55     .text.rcu_periph_clock_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:61     .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:89     .text.rcu_periph_clock_sleep_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:95     .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:123    .text.rcu_periph_clock_sleep_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:129    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:157    .text.rcu_periph_reset_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:163    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:191    .text.rcu_periph_reset_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:197    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:225    .text.rcu_bkp_reset_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:231    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:249    .text.rcu_bkp_reset_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:254    .text.rcu_bkp_reset_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:260    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:278    .text.rcu_bkp_reset_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:283    .text.rcu_system_clock_source_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:289    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:318    .text.rcu_system_clock_source_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:323    .text.rcu_system_clock_source_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:329    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:346    .text.rcu_system_clock_source_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:351    .text.rcu_ahb_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:357    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:386    .text.rcu_ahb_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:391    .text.rcu_apb1_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:397    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:426    .text.rcu_apb1_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:431    .text.rcu_apb2_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:437    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:466    .text.rcu_apb2_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:471    .text.rcu_ckout0_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:477    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:508    .text.rcu_ckout0_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:513    .text.rcu_ckout1_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:519    .text.rcu_ckout1_config:00000000 rcu_ckout1_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:550    .text.rcu_ckout1_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:555    .text.rcu_pll_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:561    .text.rcu_pll_config:00000000 rcu_pll_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:712    .text.rcu_pll_config:00000088 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:717    .text.rcu_plli2s_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:723    .text.rcu_plli2s_config:00000000 rcu_plli2s_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:775    .text.rcu_plli2s_config:00000028 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:780    .text.rcu_pllsai_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:786    .text.rcu_pllsai_config:00000000 rcu_pllsai_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:865    .text.rcu_pllsai_config:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:870    .text.rcu_rtc_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:876    .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:905    .text.rcu_rtc_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:910    .text.rcu_rtc_div_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:916    .text.rcu_rtc_div_config:00000000 rcu_rtc_div_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:945    .text.rcu_rtc_div_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:950    .text.rcu_i2s_clock_config:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 74


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:956    .text.rcu_i2s_clock_config:00000000 rcu_i2s_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:985    .text.rcu_i2s_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:990    .text.rcu_ck48m_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:996    .text.rcu_ck48m_clock_config:00000000 rcu_ck48m_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1025   .text.rcu_ck48m_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1030   .text.rcu_pll48m_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1036   .text.rcu_pll48m_clock_config:00000000 rcu_pll48m_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1065   .text.rcu_pll48m_clock_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1070   .text.rcu_timer_clock_prescaler_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1076   .text.rcu_timer_clock_prescaler_config:00000000 rcu_timer_clock_prescaler_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1108   .text.rcu_timer_clock_prescaler_config:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1113   .text.rcu_tli_clock_div_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1119   .text.rcu_tli_clock_div_config:00000000 rcu_tli_clock_div_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1148   .text.rcu_tli_clock_div_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1153   .text.rcu_lxtal_drive_capability_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1159   .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1188   .text.rcu_lxtal_drive_capability_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1193   .text.rcu_osci_on:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1199   .text.rcu_osci_on:00000000 rcu_osci_on
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1227   .text.rcu_osci_off:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1233   .text.rcu_osci_off:00000000 rcu_osci_off
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1261   .text.rcu_osci_bypass_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1267   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1325   .text.rcu_osci_bypass_mode_enable:00000044 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1330   .text.rcu_osci_bypass_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1336   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1394   .text.rcu_osci_bypass_mode_disable:00000044 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1399   .text.rcu_irc16m_adjust_value_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1405   .text.rcu_irc16m_adjust_value_set:00000000 rcu_irc16m_adjust_value_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1438   .text.rcu_irc16m_adjust_value_set:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1443   .text.rcu_spread_spectrum_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1449   .text.rcu_spread_spectrum_config:00000000 rcu_spread_spectrum_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1491   .text.rcu_spread_spectrum_config:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1496   .text.rcu_spread_spectrum_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1502   .text.rcu_spread_spectrum_enable:00000000 rcu_spread_spectrum_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1520   .text.rcu_spread_spectrum_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1525   .text.rcu_spread_spectrum_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1531   .text.rcu_spread_spectrum_disable:00000000 rcu_spread_spectrum_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1549   .text.rcu_spread_spectrum_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1554   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1560   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1578   .text.rcu_hxtal_clock_monitor_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1583   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1589   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1607   .text.rcu_hxtal_clock_monitor_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1612   .text.rcu_voltage_key_unlock:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1618   .text.rcu_voltage_key_unlock:00000000 rcu_voltage_key_unlock
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1635   .text.rcu_voltage_key_unlock:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1641   .text.rcu_deepsleep_voltage_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1647   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1668   .text.rcu_deepsleep_voltage_set:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1673   .text.rcu_clock_freq_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1679   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1860   .text.rcu_clock_freq_get:000000c2 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1864   .text.rcu_clock_freq_get:000000c6 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1909   .text.rcu_clock_freq_get:000000d8 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1917   .text.rcu_flag_get:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s 			page 75


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1923   .text.rcu_flag_get:00000000 rcu_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1957   .text.rcu_osci_stab_wait:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1963   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:1987   .text.rcu_osci_stab_wait:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2372   .text.rcu_osci_stab_wait:00000174 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2377   .text.rcu_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2383   .text.rcu_deinit:00000000 rcu_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2451   .text.rcu_deinit:00000074 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2458   .text.rcu_all_reset_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2464   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2482   .text.rcu_all_reset_flag_clear:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2487   .text.rcu_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2493   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2527   .text.rcu_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2533   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2561   .text.rcu_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2567   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2595   .text.rcu_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2601   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2629   .rodata:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2016   .text.rcu_osci_stab_wait:0000002d $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cclPU8iY.s:2016   .text.rcu_osci_stab_wait:0000002e $t

NO UNDEFINED SYMBOLS
