MODULE main
VAR
 request : boolean ;
 state : {ready, busy};
ASSIGN
 init(state) := ready;
 next(state) := case
  state = ready & request : busy;
  TRUE : {ready,busy};
 esac;

SPEC AG(request -> AF state = busy)     -- True
SPEC AG(request -> AF state = ready)    -- Fasle
SPEC AG(request -> AG state = busy)     -- Fasle

LTLSPEC G(request -> F state = busy)    -- True
LTLSPEC G(request -> F state = ready)   -- Fasle
LTLSPEC G(request -> G state = busy)    -- Fasle
