Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 18 19:28:23 2023
| Host         : DESKTOP-20OP433 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Sobel_control_sets_placed.rpt
| Design       : Sobel
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1182 |          160 |
| No           | No                    | Yes                    |             112 |           20 |
| No           | Yes                   | No                     |              16 |            3 |
| Yes          | No                    | No                     |              34 |            5 |
| Yes          | No                    | Yes                    |             240 |           23 |
| Yes          | Yes                   | No                     |              64 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                                Enable Signal                                                               |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              6 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              6 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | PluseDection/PosVsExt                                                                                                                                        |                3 |             16 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | SobelResult[7]_i_1_n_0                                                                                                                                       |                3 |             16 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                1 |             16 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                2 |             16 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |             18 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |             18 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                4 |             20 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                3 |             20 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/PluseDection/NegDe                                                                                                                | PluseDection/PosVsExt                                                                                                                                        |                4 |             32 |
|  OutVideoClk_OBUF_BUFG | Square_Root/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                    |                                                                                                                                                              |                5 |             34 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[9][0] | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                7 |             60 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | u_Matrix/u0_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             60 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[9][0] | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                6 |             60 |
|  OutVideoClk_OBUF_BUFG | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | u_Matrix/u1_Fifo_In8x1024_Out8x1024/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             60 |
|  OutVideoClk_OBUF_BUFG |                                                                                                                                            |                                                                                                                                                              |              174 |           1236 |
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


