
*** Running vivado
    with args -log decode_traceback_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decode_traceback_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source decode_traceback_0_0.tcl -notrace
Command: synth_design -top decode_traceback_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10100 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 467.645 ; gain = 104.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decode_traceback_0_0' [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/decode/ip/decode_traceback_0_0/synth/decode_traceback_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'traceback' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:23]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:97]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:74]
WARNING: [Synth 8-6014] Unused sequential element min_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:77]
INFO: [Synth 8-6155] done synthesizing module 'traceback' (1#1) [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_traceback_0_0' (2#1) [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/decode/ip/decode_traceback_0_0/synth/decode_traceback_0_0.v:58]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.992 ; gain = 159.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.992 ; gain = 159.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.992 ; gain = 159.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.992 ; gain = 159.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traceback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/i_reg[2:0]' into 'inst/i_reg[2:0]' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:94]
INFO: [Synth 8-4471] merging register 'inst/i_reg[2:0]' into 'inst/i_reg[2:0]' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:94]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/done_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |LUT6  |    43|
|5     |MUXF7 |    12|
|6     |FDRE  |    13|
+------+------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    72|
|2     |  inst   |traceback |    72|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 831.949 ; gain = 468.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 946.000 ; gain = 595.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 946.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.

*** Running vivado
    with args -log decode_traceback_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decode_traceback_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source decode_traceback_0_0.tcl -notrace
Command: synth_design -top decode_traceback_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 468.098 ; gain = 104.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decode_traceback_0_0' [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/decode/ip/decode_traceback_0_0/synth/decode_traceback_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'traceback' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:23]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:97]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:74]
WARNING: [Synth 8-6014] Unused sequential element min_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:77]
INFO: [Synth 8-6155] done synthesizing module 'traceback' (1#1) [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_traceback_0_0' (2#1) [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/decode/ip/decode_traceback_0_0/synth/decode_traceback_0_0.v:58]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum1[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum2[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum3[0]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[4]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[3]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[2]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[1]
WARNING: [Synth 8-3331] design traceback has unconnected port differsum4[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 523.449 ; gain = 160.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 523.449 ; gain = 160.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 523.449 ; gain = 160.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 523.449 ; gain = 160.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traceback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/i_reg[2:0]' into 'inst/i_reg[2:0]' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:94]
INFO: [Synth 8-4471] merging register 'inst/i_reg[2:0]' into 'inst/i_reg[2:0]' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v:94]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum1[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum2[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum3[0]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[4]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[3]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[2]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[1]
WARNING: [Synth 8-3331] design decode_traceback_0_0 has unconnected port differsum4[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/done_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |LUT6  |    43|
|5     |MUXF7 |    12|
|6     |FDRE  |    13|
+------+------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    72|
|2     |  inst   |traceback |    72|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 832.156 ; gain = 468.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 944.781 ; gain = 594.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
