//
// Created by notbonzo on 1/30/25.
//

#include <arch/io.h>

void outb( uint16_t port, uint8_t value ) {
    __asm__ volatile ( "outb %0, %1" : : "a"(value), "Nd"(port) );
}

void outw( uint16_t port, uint16_t value ) {
    __asm__ volatile ( "outw %0, %1" : : "a"(value), "Nd"(port) );
}

void outl( uint16_t port, uint32_t value ) {
    __asm__ volatile ( "outl %0, %1" : : "a"(value), "Nd"(port) );
}

uint8_t inb( uint16_t port ) {
    uint8_t ret;
    __asm__ volatile ( "inb %1, %0" : "=a"(ret) : "Nd"(port) );
    return ret;
}

uint16_t inw( uint16_t port ) {
    uint16_t ret;
    __asm__ volatile ( "inw %1, %0" : "=a"(ret) : "Nd"(port) );
    return ret;
}

uint32_t inl( uint16_t port ) {
    uint32_t ret;
    __asm__ volatile ( "inl %1, %0" : "=a"(ret) : "Nd"(port) );
    return ret;
}

void cli( ) {
    __asm__ volatile ( "cli" );
}

void sti() {
    __asm__ volatile ( "sti" );
}

void hlt( ) {
    __asm__ volatile ( "hlt" );
}

bool is_interrupts_enabled( ) {
    uint64_t rflags;
    __asm__ volatile (
        "pushf\n"
        "pop %0"
        : "=r"(rflags)
        :
        : "memory"
    );
    return ( rflags & 0x200 ) != 0;
}

uint64_t read_msr( uint32_t msr ) {
    uint32_t low, high;
    __asm__ volatile ( "rdmsr" : "=a"(low), "=d"(high) : "c"(msr) );
    return ( (uint64_t)high << 32 ) | low;
}

void write_msr( uint32_t msr, uint64_t value ) {
    uint32_t low = value & 0xFFFFFFFF;
    uint32_t high = value >> 32;
    __asm__ volatile ( "wrmsr" : : "a"(low), "d"(high), "c"(msr) );
}

void io_wait( ) {
    __asm__ volatile ( "outb %%al, $0x80" : : "a"(0) );
}

void pause ( ) {
    __asm__ volatile ( "pause" );
}
