module top_module(
    input clk,
    input load,
    input [511:0] data,
    output reg [511:0] q ); 

    integer i;

    always @(posedge clk) begin
        if (load)
            q <= data;
        else begin
            reg [511:0] q_next;
            // Compute next state for each cell according to Rule 90
            for (i = 0; i < 512; i = i + 1) begin
                // For boundary conditions, assume out-of-bound neighbors are 0
                q_next[i] = ((i == 0 ? 1'b0 : q[i-1]) ^ (i == 511 ? 1'b0 : q[i+1]));
            end
            q <= q_next;
        end
    end

endmodule