$date
	Wed Feb  5 20:39:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter_test $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module u_counter $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5000
b0 !
b0 $
0#
#10000
1"
#20000
0"
#25000
1#
#30000
b1 !
b1 $
1"
#40000
0"
#50000
b10 !
b10 $
1"
#60000
0"
#70000
b11 !
b11 $
1"
#80000
0"
#90000
b100 !
b100 $
1"
#100000
0"
#110000
b101 !
b101 $
1"
#120000
0"
#130000
b110 !
b110 $
1"
#140000
0"
#150000
b111 !
b111 $
1"
#160000
0"
#170000
b1000 !
b1000 $
1"
#180000
0"
#190000
b1001 !
b1001 $
1"
#200000
0"
#210000
b1010 !
b1010 $
1"
#220000
0"
#225000
b0 !
b0 $
0#
#230000
1"
#240000
0"
#245000
1#
#250000
b1 !
b1 $
1"
#260000
0"
#270000
b10 !
b10 $
1"
#280000
0"
#290000
b11 !
b11 $
1"
#300000
0"
#310000
b100 !
b100 $
1"
#320000
0"
#330000
b101 !
b101 $
1"
#340000
0"
#350000
b110 !
b110 $
1"
#360000
0"
#370000
b111 !
b111 $
1"
#380000
0"
#390000
b1000 !
b1000 $
1"
#400000
0"
#410000
b1001 !
b1001 $
1"
#420000
0"
#430000
b1010 !
b1010 $
1"
#440000
0"
#445000
