[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TypespecExpr/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<176> s<175> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<48> s<3> l<1:1> el<1:7>
n<Mod1> u<3> t<StringConst> p<48> s<28> l<1:8> el<1:12>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<1:25> el<1:30>
n<31> u<5> t<IntConst> p<6> l<1:32> el<1:34>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:32> el<1:34>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:32> el<1:34>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<1:32> el<1:34>
n<0> u<9> t<IntConst> p<10> l<1:35> el<1:36>
n<> u<10> t<Primary_literal> p<11> c<9> l<1:35> el<1:36>
n<> u<11> t<Constant_primary> p<12> c<10> l<1:35> el<1:36>
n<> u<12> t<Constant_expression> p<13> c<11> l<1:35> el<1:36>
n<> u<13> t<Constant_range> p<14> c<8> l<1:32> el<1:36>
n<> u<14> t<Packed_dimension> p<15> c<13> l<1:31> el<1:37>
n<> u<15> t<Data_type> p<16> c<4> l<1:25> el<1:37>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<1:25> el<1:37>
n<PARAM> u<17> t<StringConst> p<24> s<23> l<1:38> el<1:43>
n<> u<18> t<Number_Tick0> p<19> l<1:46> el<1:48>
n<> u<19> t<Primary_literal> p<20> c<18> l<1:46> el<1:48>
n<> u<20> t<Constant_primary> p<21> c<19> l<1:46> el<1:48>
n<> u<21> t<Constant_expression> p<22> c<20> l<1:46> el<1:48>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<1:46> el<1:48>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<1:46> el<1:48>
n<> u<24> t<Param_assignment> p<25> c<17> l<1:38> el<1:48>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<1:38> el<1:48>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<1:15> el<1:48>
n<> u<27> t<Parameter_port_declaration> p<28> c<26> l<1:15> el<1:48>
n<> u<28> t<Parameter_port_list> p<48> c<27> s<47> l<1:13> el<1:49>
n<> u<29> t<PortDir_Out> p<44> s<43> l<1:51> el<1:57>
n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<1:58> el<1:63>
n<31> u<31> t<IntConst> p<32> l<1:65> el<1:67>
n<> u<32> t<Primary_literal> p<33> c<31> l<1:65> el<1:67>
n<> u<33> t<Constant_primary> p<34> c<32> l<1:65> el<1:67>
n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<1:65> el<1:67>
n<0> u<35> t<IntConst> p<36> l<1:68> el<1:69>
n<> u<36> t<Primary_literal> p<37> c<35> l<1:68> el<1:69>
n<> u<37> t<Constant_primary> p<38> c<36> l<1:68> el<1:69>
n<> u<38> t<Constant_expression> p<39> c<37> l<1:68> el<1:69>
n<> u<39> t<Constant_range> p<40> c<34> l<1:65> el<1:69>
n<> u<40> t<Packed_dimension> p<41> c<39> l<1:64> el<1:70>
n<> u<41> t<Data_type> p<42> c<30> l<1:58> el<1:70>
n<> u<42> t<Data_type_or_implicit> p<43> c<41> l<1:58> el<1:70>
n<> u<43> t<Net_port_type> p<44> c<42> l<1:58> el<1:70>
n<> u<44> t<Net_port_header> p<46> c<29> s<45> l<1:51> el<1:70>
n<x> u<45> t<StringConst> p<46> l<1:71> el<1:72>
n<> u<46> t<Ansi_port_declaration> p<47> c<44> l<1:51> el<1:72>
n<> u<47> t<List_of_port_declarations> p<48> c<46> l<1:50> el<1:73>
n<> u<48> t<Module_ansi_header> p<65> c<2> s<63> l<1:1> el<1:74>
n<x> u<49> t<StringConst> p<50> l<2:11> el<2:12>
n<> u<50> t<Ps_or_hierarchical_identifier> p<53> c<49> s<52> l<2:11> el<2:12>
n<> u<51> t<Constant_bit_select> p<52> l<2:13> el<2:13>
n<> u<52> t<Constant_select> p<53> c<51> l<2:13> el<2:13>
n<> u<53> t<Net_lvalue> p<58> c<50> s<57> l<2:11> el<2:12>
n<PARAM> u<54> t<StringConst> p<55> l<2:15> el<2:20>
n<> u<55> t<Primary_literal> p<56> c<54> l<2:15> el<2:20>
n<> u<56> t<Primary> p<57> c<55> l<2:15> el<2:20>
n<> u<57> t<Expression> p<58> c<56> l<2:15> el<2:20>
n<> u<58> t<Net_assignment> p<59> c<53> l<2:11> el<2:20>
n<> u<59> t<List_of_net_assignments> p<60> c<58> l<2:11> el<2:20>
n<> u<60> t<Continuous_assign> p<61> c<59> l<2:4> el<2:21>
n<> u<61> t<Module_common_item> p<62> c<60> l<2:4> el<2:21>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<2:4> el<2:21>
n<> u<63> t<Non_port_module_item> p<65> c<62> s<64> l<2:4> el<2:21>
n<> u<64> t<ENDMODULE> p<65> l<3:1> el<3:10>
n<> u<65> t<Module_declaration> p<66> c<48> l<1:1> el<3:10>
n<> u<66> t<Description> p<175> c<65> s<174> l<1:1> el<3:10>
n<module> u<67> t<Module_keyword> p<69> s<68> l<5:1> el<5:7>
n<Mod2> u<68> t<StringConst> p<69> l<5:8> el<5:12>
n<> u<69> t<Module_ansi_header> p<173> c<67> s<98> l<5:1> el<5:13>
n<> u<70> t<Struct_keyword> p<71> l<6:12> el<6:18>
n<> u<71> t<Struct_union> p<90> c<70> s<72> l<6:12> el<6:18>
n<> u<72> t<Packed_keyword> p<90> s<89> l<6:19> el<6:25>
n<> u<73> t<IntVec_TypeLogic> p<84> s<83> l<6:28> el<6:33>
n<31> u<74> t<IntConst> p<75> l<6:34> el<6:36>
n<> u<75> t<Primary_literal> p<76> c<74> l<6:34> el<6:36>
n<> u<76> t<Constant_primary> p<77> c<75> l<6:34> el<6:36>
n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<6:34> el<6:36>
n<0> u<78> t<IntConst> p<79> l<6:37> el<6:38>
n<> u<79> t<Primary_literal> p<80> c<78> l<6:37> el<6:38>
n<> u<80> t<Constant_primary> p<81> c<79> l<6:37> el<6:38>
n<> u<81> t<Constant_expression> p<82> c<80> l<6:37> el<6:38>
n<> u<82> t<Constant_range> p<83> c<77> l<6:34> el<6:38>
n<> u<83> t<Packed_dimension> p<84> c<82> l<6:33> el<6:39>
n<> u<84> t<Data_type> p<85> c<73> l<6:28> el<6:39>
n<> u<85> t<Data_type_or_void> p<89> c<84> s<88> l<6:28> el<6:39>
n<x> u<86> t<StringConst> p<87> l<6:40> el<6:41>
n<> u<87> t<Variable_decl_assignment> p<88> c<86> l<6:40> el<6:41>
n<> u<88> t<List_of_variable_decl_assignments> p<89> c<87> l<6:40> el<6:41>
n<> u<89> t<Struct_union_member> p<90> c<85> l<6:28> el<6:42>
n<> u<90> t<Data_type> p<92> c<71> s<91> l<6:12> el<6:44>
n<Struct> u<91> t<StringConst> p<92> l<6:45> el<6:51>
n<> u<92> t<Type_declaration> p<93> c<90> l<6:4> el<6:52>
n<> u<93> t<Data_declaration> p<94> c<92> l<6:4> el<6:52>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<6:4> el<6:52>
n<> u<95> t<Module_or_generate_item_declaration> p<96> c<94> l<6:4> el<6:52>
n<> u<96> t<Module_common_item> p<97> c<95> l<6:4> el<6:52>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<6:4> el<6:52>
n<> u<98> t<Non_port_module_item> p<173> c<97> s<123> l<6:4> el<6:52>
n<Struct> u<99> t<StringConst> p<100> l<7:14> el<7:20>
n<> u<100> t<Data_type> p<101> c<99> l<7:14> el<7:20>
n<> u<101> t<Data_type_or_implicit> p<118> c<100> s<117> l<7:14> el<7:20>
n<STRUCT> u<102> t<StringConst> p<116> s<115> l<7:21> el<7:27>
n<x> u<103> t<StringConst> p<104> l<7:33> el<7:34>
n<> u<104> t<Structure_pattern_key> p<109> c<103> s<108> l<7:33> el<7:34>
n<> u<105> t<Number_Tick0> p<106> l<7:36> el<7:38>
n<> u<106> t<Primary_literal> p<107> c<105> l<7:36> el<7:38>
n<> u<107> t<Primary> p<108> c<106> l<7:36> el<7:38>
n<> u<108> t<Expression> p<109> c<107> l<7:36> el<7:38>
n<> u<109> t<Assignment_pattern> p<110> c<104> l<7:30> el<7:40>
n<> u<110> t<Assignment_pattern_expression> p<111> c<109> l<7:30> el<7:40>
n<> u<111> t<Constant_assignment_pattern_expression> p<112> c<110> l<7:30> el<7:40>
n<> u<112> t<Constant_primary> p<113> c<111> l<7:30> el<7:40>
n<> u<113> t<Constant_expression> p<114> c<112> l<7:30> el<7:40>
n<> u<114> t<Constant_mintypmax_expression> p<115> c<113> l<7:30> el<7:40>
n<> u<115> t<Constant_param_expression> p<116> c<114> l<7:30> el<7:40>
n<> u<116> t<Param_assignment> p<117> c<102> l<7:21> el<7:40>
n<> u<117> t<List_of_param_assignments> p<118> c<116> l<7:21> el<7:40>
n<> u<118> t<Parameter_declaration> p<119> c<101> l<7:4> el<7:40>
n<> u<119> t<Package_or_generate_item_declaration> p<120> c<118> l<7:4> el<7:41>
n<> u<120> t<Module_or_generate_item_declaration> p<121> c<119> l<7:4> el<7:41>
n<> u<121> t<Module_common_item> p<122> c<120> l<7:4> el<7:41>
n<> u<122> t<Module_or_generate_item> p<123> c<121> l<7:4> el<7:41>
n<> u<123> t<Non_port_module_item> p<173> c<122> s<145> l<7:4> el<7:41>
n<> u<124> t<IntVec_TypeLogic> p<135> s<134> l<8:4> el<8:9>
n<31> u<125> t<IntConst> p<126> l<8:10> el<8:12>
n<> u<126> t<Primary_literal> p<127> c<125> l<8:10> el<8:12>
n<> u<127> t<Constant_primary> p<128> c<126> l<8:10> el<8:12>
n<> u<128> t<Constant_expression> p<133> c<127> s<132> l<8:10> el<8:12>
n<0> u<129> t<IntConst> p<130> l<8:13> el<8:14>
n<> u<130> t<Primary_literal> p<131> c<129> l<8:13> el<8:14>
n<> u<131> t<Constant_primary> p<132> c<130> l<8:13> el<8:14>
n<> u<132> t<Constant_expression> p<133> c<131> l<8:13> el<8:14>
n<> u<133> t<Constant_range> p<134> c<128> l<8:10> el<8:14>
n<> u<134> t<Packed_dimension> p<135> c<133> l<8:9> el<8:15>
n<> u<135> t<Data_type> p<139> c<124> s<138> l<8:4> el<8:15>
n<x> u<136> t<StringConst> p<137> l<8:16> el<8:17>
n<> u<137> t<Variable_decl_assignment> p<138> c<136> l<8:16> el<8:17>
n<> u<138> t<List_of_variable_decl_assignments> p<139> c<137> l<8:16> el<8:17>
n<> u<139> t<Variable_declaration> p<140> c<135> l<8:4> el<8:18>
n<> u<140> t<Data_declaration> p<141> c<139> l<8:4> el<8:18>
n<> u<141> t<Package_or_generate_item_declaration> p<142> c<140> l<8:4> el<8:18>
n<> u<142> t<Module_or_generate_item_declaration> p<143> c<141> l<8:4> el<8:18>
n<> u<143> t<Module_common_item> p<144> c<142> l<8:4> el<8:18>
n<> u<144> t<Module_or_generate_item> p<145> c<143> l<8:4> el<8:18>
n<> u<145> t<Non_port_module_item> p<173> c<144> s<171> l<8:4> el<8:18>
n<Mod1> u<146> t<StringConst> p<169> s<156> l<9:4> el<9:8>
n<PARAM> u<147> t<StringConst> p<154> s<153> l<9:12> el<9:17>
n<STRUCT> u<148> t<StringConst> p<149> l<9:18> el<9:24>
n<> u<149> t<Primary_literal> p<150> c<148> l<9:18> el<9:24>
n<> u<150> t<Primary> p<151> c<149> l<9:18> el<9:24>
n<> u<151> t<Expression> p<152> c<150> l<9:18> el<9:24>
n<> u<152> t<Mintypmax_expression> p<153> c<151> l<9:18> el<9:24>
n<> u<153> t<Param_expression> p<154> c<152> l<9:18> el<9:24>
n<> u<154> t<Named_parameter_assignment> p<155> c<147> l<9:11> el<9:25>
n<> u<155> t<List_of_parameter_assignments> p<156> c<154> l<9:11> el<9:25>
n<> u<156> t<Parameter_value_assignment> p<169> c<155> s<168> l<9:9> el<9:26>
n<mod1> u<157> t<StringConst> p<158> l<9:27> el<9:31>
n<> u<158> t<Name_of_instance> p<168> c<157> s<167> l<9:27> el<9:31>
n<x> u<159> t<StringConst> p<166> s<164> l<9:33> el<9:34>
n<x> u<160> t<StringConst> p<161> l<9:35> el<9:36>
n<> u<161> t<Primary_literal> p<162> c<160> l<9:35> el<9:36>
n<> u<162> t<Primary> p<163> c<161> l<9:35> el<9:36>
n<> u<163> t<Expression> p<166> c<162> s<165> l<9:35> el<9:36>
n<> u<164> t<OPEN_PARENS> p<166> s<163> l<9:34> el<9:35>
n<> u<165> t<CLOSE_PARENS> p<166> l<9:36> el<9:37>
n<> u<166> t<Named_port_connection> p<167> c<159> l<9:32> el<9:37>
n<> u<167> t<List_of_port_connections> p<168> c<166> l<9:32> el<9:37>
n<> u<168> t<Hierarchical_instance> p<169> c<158> l<9:27> el<9:38>
n<> u<169> t<Module_instantiation> p<170> c<146> l<9:4> el<9:39>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<9:4> el<9:39>
n<> u<171> t<Non_port_module_item> p<173> c<170> s<172> l<9:4> el<9:39>
n<> u<172> t<ENDMODULE> p<173> l<10:1> el<10:10>
n<> u<173> t<Module_declaration> p<174> c<69> l<5:1> el<10:10>
n<> u<174> t<Description> p<175> c<173> l<5:1> el<10:10>
n<> u<175> t<Source_text> p<176> c<66> l<1:1> el<10:10>
n<> u<176> t<Top_level_rule> c<1> l<1:1> el<12:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:1:1: No timescale set for "Mod1".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:5:1: No timescale set for "Mod2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:1:1: Compile module "work@Mod1".
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:5:1: Compile module "work@Mod2".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:5:1: Top level module "work@Mod2".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              53
cont_assign                                            1
design                                                 1
logic_net                                              3
logic_typespec                                        18
logic_var                                              1
module_inst                                            8
operation                                             10
param_assign                                           4
parameter                                              6
port                                                   3
range                                                 20
ref_module                                             1
ref_obj                                                6
ref_typespec                                          36
string_typespec                                        7
struct_typespec                                        9
tagged_pattern                                         7
typespec_member                                        9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              53
cont_assign                                            2
design                                                 1
logic_net                                              3
logic_typespec                                        18
logic_var                                              1
module_inst                                            8
operation                                             10
param_assign                                           4
parameter                                              6
port                                                   4
range                                                 20
ref_module                                             1
ref_obj                                               10
ref_typespec                                          37
string_typespec                                        7
struct_typespec                                        9
tagged_pattern                                         7
typespec_member                                        9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@Mod2)
|vpiElaborated:1
|vpiName:work@Mod2
|uhdmallModules:
\_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@Mod2)
  |vpiFullName:work@Mod1
  |vpiParameter:
  \_parameter: (work@Mod1.PARAM), line:1:38, endln:1:43
    |vpiParent:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@Mod1.PARAM)
      |vpiParent:
      \_parameter: (work@Mod1.PARAM), line:1:38, endln:1:43
      |vpiFullName:work@Mod1.PARAM
      |vpiActual:
      \_logic_typespec: , line:1:25, endln:1:37
    |vpiName:PARAM
    |vpiFullName:work@Mod1.PARAM
  |vpiParamAssign:
  \_param_assign: , line:1:38, endln:1:48
    |vpiParent:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_constant: , line:1:46, endln:1:48
      |vpiParent:
      \_param_assign: , line:1:38, endln:1:48
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@Mod1)
        |vpiParent:
        \_constant: , line:1:46, endln:1:48
        |vpiFullName:work@Mod1
        |vpiActual:
        \_logic_typespec: , line:1:25, endln:1:37
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@Mod1.PARAM), line:1:38, endln:1:43
  |vpiDefName:work@Mod1
  |vpiNet:
  \_logic_net: (work@Mod1.x), line:1:71, endln:1:72
    |vpiParent:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiName:x
    |vpiFullName:work@Mod1.x
    |vpiNetType:36
  |vpiPort:
  \_port: (x), line:1:71, endln:1:72
    |vpiParent:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@Mod1.x.x), line:1:71, endln:1:72
      |vpiParent:
      \_port: (x), line:1:71, endln:1:72
      |vpiName:x
      |vpiFullName:work@Mod1.x.x
      |vpiActual:
      \_logic_net: (work@Mod1.x), line:1:71, endln:1:72
    |vpiTypedef:
    \_ref_typespec: (work@Mod1.x)
      |vpiParent:
      \_port: (x), line:1:71, endln:1:72
      |vpiFullName:work@Mod1.x
      |vpiActual:
      \_logic_typespec: , line:1:58, endln:1:70
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:20
    |vpiParent:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_ref_obj: (work@Mod1.PARAM), line:2:15, endln:2:20
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:20
      |vpiName:PARAM
      |vpiFullName:work@Mod1.PARAM
    |vpiLhs:
    \_ref_obj: (work@Mod1.x), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:20
      |vpiName:x
      |vpiFullName:work@Mod1.x
      |vpiActual:
      \_logic_net: (work@Mod1.x), line:1:71, endln:1:72
|uhdmallModules:
\_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
  |vpiParent:
  \_design: (work@Mod2)
  |vpiFullName:work@Mod2
  |vpiParameter:
  \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.STRUCT)
      |vpiParent:
      \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
      |vpiFullName:work@Mod2.STRUCT
      |vpiActual:
      \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiName:STRUCT
    |vpiFullName:work@Mod2.STRUCT
  |vpiParamAssign:
  \_param_assign: , line:7:21, endln:7:40
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_operation: , line:7:30, endln:7:40
      |vpiParent:
      \_param_assign: , line:7:21, endln:7:40
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:7:36, endln:7:38
        |vpiParent:
        \_operation: , line:7:30, endln:7:40
        |vpiPattern:
        \_constant: , line:7:36, endln:7:38
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (work@Mod2)
          |vpiParent:
          \_tagged_pattern: , line:7:36, endln:7:38
          |vpiFullName:work@Mod2
          |vpiActual:
          \_string_typespec: (x), line:7:33, endln:7:34
    |vpiLhs:
    \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
  |vpiTypedef:
  \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:Struct
    |vpiInstance:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:6:40, endln:6:41
      |vpiParent:
      \_struct_typespec: (Struct), line:6:12, endln:6:44
      |vpiName:x
      |vpiTypespec:
      \_ref_typespec: (work@Mod2.Struct.x)
        |vpiParent:
        \_typespec_member: (x), line:6:40, endln:6:41
        |vpiFullName:work@Mod2.Struct.x
        |vpiActual:
        \_logic_typespec: , line:6:28, endln:6:39
      |vpiRefFile:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:28
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:39
  |vpiDefName:work@Mod2
  |vpiNet:
  \_logic_net: (work@Mod2.x), line:8:16, endln:8:17
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.x)
      |vpiParent:
      \_logic_net: (work@Mod2.x), line:8:16, endln:8:17
      |vpiFullName:work@Mod2.x
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:15
    |vpiName:x
    |vpiFullName:work@Mod2.x
    |vpiNetType:36
  |vpiRefModule:
  \_ref_module: work@Mod1 (mod1), line:9:27, endln:9:31
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:mod1
    |vpiDefName:work@Mod1
    |vpiActual:
    \_module_inst: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiPort:
    \_port: (x), line:9:32, endln:9:37
      |vpiParent:
      \_ref_module: work@Mod1 (mod1), line:9:27, endln:9:31
      |vpiName:x
      |vpiHighConn:
      \_ref_obj: (work@Mod2.mod1.x.x), line:9:35, endln:9:36
        |vpiParent:
        \_port: (x), line:9:32, endln:9:37
        |vpiName:x
        |vpiFullName:work@Mod2.mod1.x.x
        |vpiActual:
        \_logic_net: (work@Mod2.x), line:8:16, endln:8:17
|uhdmtopModules:
\_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
  |vpiName:work@Mod2
  |vpiVariables:
  \_logic_var: (work@Mod2.x), line:8:16, endln:8:17
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.x)
      |vpiParent:
      \_logic_var: (work@Mod2.x), line:8:16, endln:8:17
      |vpiFullName:work@Mod2.x
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:15
    |vpiName:x
    |vpiFullName:work@Mod2.x
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.STRUCT)
      |vpiParent:
      \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
      |vpiFullName:work@Mod2.STRUCT
      |vpiActual:
      \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiName:STRUCT
    |vpiFullName:work@Mod2.STRUCT
  |vpiParamAssign:
  \_param_assign: , line:7:21, endln:7:40
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_operation: , line:7:30, endln:7:40
      |vpiParent:
      \_param_assign: , line:7:21, endln:7:40
      |vpiTypespec:
      \_ref_typespec: (work@Mod2)
        |vpiParent:
        \_operation: , line:7:30, endln:7:40
        |vpiFullName:work@Mod2
        |vpiActual:
        \_struct_typespec: (Struct), line:6:12, endln:6:44
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:7:36, endln:7:38
        |vpiParent:
        \_operation: , line:7:30, endln:7:40
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@Mod2.STRUCT), line:7:21, endln:7:27
  |vpiTypedef:
  \_struct_typespec: (Struct), line:6:12, endln:6:44
  |vpiDefName:work@Mod2
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
    |vpiParent:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:mod1
    |vpiFullName:work@Mod2.mod1
    |vpiParameter:
    \_parameter: (work@Mod2.mod1.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@Mod2.mod1.PARAM)
        |vpiParent:
        \_parameter: (work@Mod2.mod1.PARAM), line:1:38, endln:1:43
        |vpiFullName:work@Mod2.mod1.PARAM
        |vpiActual:
        \_logic_typespec: , line:1:25, endln:1:37
      |vpiName:PARAM
      |vpiFullName:work@Mod2.mod1.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:48
      |vpiParent:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:9:18, endln:9:24
        |vpiDecompile:32'd0
        |vpiSize:32
        |UINT:0
      |vpiLhs:
      \_parameter: (work@Mod2.mod1.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@Mod1
    |vpiDefFile:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@Mod2.mod1.x), line:1:71, endln:1:72
      |vpiParent:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
      |vpiTypespec:
      \_ref_typespec: (work@Mod2.mod1.x)
        |vpiParent:
        \_logic_net: (work@Mod2.mod1.x), line:1:71, endln:1:72
        |vpiFullName:work@Mod2.mod1.x
        |vpiActual:
        \_logic_typespec: , line:1:58, endln:1:70
      |vpiName:x
      |vpiFullName:work@Mod2.mod1.x
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiPort:
    \_port: (x), line:1:71, endln:1:72
      |vpiParent:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@Mod2.x), line:9:35, endln:9:36
        |vpiParent:
        \_port: (x), line:1:71, endln:1:72
        |vpiName:x
        |vpiFullName:work@Mod2.x
        |vpiActual:
        \_logic_net: (work@Mod2.mod1.x), line:1:71, endln:1:72
      |vpiLowConn:
      \_ref_obj: (work@Mod2.mod1.x), line:9:33, endln:9:34
        |vpiParent:
        \_port: (x), line:1:71, endln:1:72
        |vpiName:x
        |vpiFullName:work@Mod2.mod1.x
        |vpiActual:
        \_logic_net: (work@Mod2.mod1.x), line:1:71, endln:1:72
      |vpiTypedef:
      \_ref_typespec: (work@Mod2.mod1.x)
        |vpiParent:
        \_port: (x), line:1:71, endln:1:72
        |vpiFullName:work@Mod2.mod1.x
        |vpiActual:
        \_logic_typespec: , line:1:58, endln:1:70
      |vpiInstance:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
    |vpiContAssign:
    \_cont_assign: , line:2:11, endln:2:20
      |vpiParent:
      \_module_inst: work@Mod1 (work@Mod2.mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:9:4, endln:9:39
      |vpiRhs:
      \_ref_obj: (work@Mod2.mod1.PARAM), line:2:15, endln:2:20
        |vpiParent:
        \_cont_assign: , line:2:11, endln:2:20
        |vpiName:PARAM
        |vpiFullName:work@Mod2.mod1.PARAM
        |vpiActual:
        \_parameter: (work@Mod2.mod1.PARAM), line:1:38, endln:1:43
      |vpiLhs:
      \_ref_obj: (work@Mod2.mod1.x), line:2:11, endln:2:12
        |vpiParent:
        \_cont_assign: , line:2:11, endln:2:20
        |vpiName:x
        |vpiFullName:work@Mod2.mod1.x
        |vpiActual:
        \_logic_net: (work@Mod2.mod1.x), line:1:71, endln:1:72
\_weaklyReferenced:
\_logic_typespec: , line:1:25, endln:1:37
  |vpiParent:
  \_parameter: (work@Mod1.PARAM), line:1:38, endln:1:43
  |vpiRange:
  \_range: , line:1:31, endln:1:37
    |vpiParent:
    \_logic_typespec: , line:1:25, endln:1:37
    |vpiLeftRange:
    \_constant: , line:1:32, endln:1:34
      |vpiParent:
      \_range: , line:1:31, endln:1:37
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:35, endln:1:36
      |vpiParent:
      \_range: , line:1:31, endln:1:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:28, endln:6:39
  |vpiParent:
  \_typespec_member: (x), line:6:40, endln:6:41
  |vpiRange:
  \_range: , line:6:33, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:39
    |vpiLeftRange:
    \_constant: , line:6:34, endln:6:36
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (x), line:7:33, endln:7:34
  |vpiParent:
  \_tagged_pattern: , line:7:36, endln:7:38
  |vpiName:x
\_struct_typespec: (Struct), line:6:12, endln:6:44
  |vpiParent:
  \_ref_typespec: (work@Mod2)
  |vpiName:Struct
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (x), line:6:40, endln:6:41
    |vpiParent:
    \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiName:x
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.Struct.x)
      |vpiParent:
      \_typespec_member: (x), line:6:40, endln:6:41
      |vpiFullName:work@Mod2.Struct.x
      |vpiActual:
      \_logic_typespec: , line:6:28, endln:6:39
    |vpiRefFile:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
    |vpiRefLineNo:6
    |vpiRefColumnNo:28
    |vpiRefEndLineNo:6
    |vpiRefEndColumnNo:39
\_logic_typespec: , line:6:28, endln:6:39
  |vpiParent:
  \_ref_typespec: (work@Mod2.Struct.x)
  |vpiRange:
  \_range: , line:6:33, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:39
    |vpiLeftRange:
    \_constant: , line:6:34, endln:6:36
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_operation: , line:7:30, endln:7:40
  |vpiParent:
  \_param_assign: , line:7:21, endln:7:40
  |vpiTypespec:
  \_ref_typespec: (work@Mod2)
    |vpiParent:
    \_operation: , line:7:30, endln:7:40
    |vpiFullName:work@Mod2
    |vpiActual:
    \_struct_typespec: (Struct), line:6:12, endln:6:44
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:7:36, endln:7:38
\_struct_typespec: (Struct), line:6:12, endln:6:44
  |vpiParent:
  \_ref_typespec: (work@Mod2)
  |vpiName:Struct
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (x), line:6:40, endln:6:41
    |vpiParent:
    \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiName:x
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.Struct.x)
      |vpiParent:
      \_typespec_member: (x), line:6:40, endln:6:41
      |vpiFullName:work@Mod2.Struct.x
      |vpiActual:
      \_logic_typespec: , line:6:28, endln:6:39
    |vpiRefFile:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
    |vpiRefLineNo:6
    |vpiRefColumnNo:28
    |vpiRefEndLineNo:6
    |vpiRefEndColumnNo:39
\_logic_typespec: , line:6:28, endln:6:39
  |vpiParent:
  \_ref_typespec: (work@Mod2.Struct.x)
  |vpiRange:
  \_range: , line:6:33, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:39
    |vpiLeftRange:
    \_constant: , line:6:34, endln:6:36
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:4, endln:8:15
  |vpiParent:
  \_logic_var: (work@Mod2.x), line:8:16, endln:8:17
  |vpiRange:
  \_range: , line:8:9, endln:8:15
    |vpiParent:
    \_logic_typespec: , line:8:4, endln:8:15
    |vpiLeftRange:
    \_constant: , line:8:10, endln:8:12
      |vpiParent:
      \_range: , line:8:9, endln:8:15
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:13, endln:8:14
      |vpiParent:
      \_range: , line:8:9, endln:8:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:58, endln:1:70
  |vpiRange:
  \_range: , line:1:64, endln:1:70
    |vpiParent:
    \_logic_typespec: , line:1:58, endln:1:70
    |vpiLeftRange:
    \_constant: , line:1:65, endln:1:67
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:68, endln:1:69
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:58, endln:1:70
  |vpiRange:
  \_range: , line:1:64, endln:1:70
    |vpiParent:
    \_logic_typespec: , line:1:58, endln:1:70
    |vpiLeftRange:
    \_constant: , line:1:65, endln:1:67
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:68, endln:1:69
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:58, endln:1:70
  |vpiRange:
  \_range: , line:1:64, endln:1:70
    |vpiParent:
    \_logic_typespec: , line:1:58, endln:1:70
    |vpiLeftRange:
    \_constant: , line:1:65, endln:1:67
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:68, endln:1:69
      |vpiParent:
      \_range: , line:1:64, endln:1:70
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:4, endln:8:15
  |vpiRange:
  \_range: , line:8:9, endln:8:15
    |vpiParent:
    \_logic_typespec: , line:8:4, endln:8:15
    |vpiLeftRange:
    \_constant: , line:8:10, endln:8:12
      |vpiParent:
      \_range: , line:8:9, endln:8:15
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:13, endln:8:14
      |vpiParent:
      \_range: , line:8:9, endln:8:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (Struct), line:6:12, endln:6:44
  |vpiParent:
  \_ref_typespec: (work@Mod2.STRUCT)
  |vpiName:Struct
  |vpiInstance:
  \_module_inst: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (x), line:6:40, endln:6:41
    |vpiParent:
    \_struct_typespec: (Struct), line:6:12, endln:6:44
    |vpiName:x
    |vpiTypespec:
    \_ref_typespec: (work@Mod2.STRUCT.Struct.x)
      |vpiParent:
      \_typespec_member: (x), line:6:40, endln:6:41
      |vpiFullName:work@Mod2.STRUCT.Struct.x
      |vpiActual:
      \_logic_typespec: , line:6:28, endln:6:39
    |vpiRefFile:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
    |vpiRefLineNo:6
    |vpiRefColumnNo:28
    |vpiRefEndLineNo:6
    |vpiRefEndColumnNo:39
\_logic_typespec: , line:6:28, endln:6:39
  |vpiParent:
  \_ref_typespec: (work@Mod2.STRUCT.Struct.x)
  |vpiRange:
  \_range: , line:6:33, endln:6:39
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:39
    |vpiLeftRange:
    \_constant: , line:6:34, endln:6:36
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:37, endln:6:38
      |vpiParent:
      \_range: , line:6:33, endln:6:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:25, endln:1:37
  |vpiParent:
  \_ref_typespec: (work@Mod2.mod1.PARAM)
  |vpiRange:
  \_range: , line:1:31, endln:1:37
    |vpiParent:
    \_logic_typespec: , line:1:25, endln:1:37
    |vpiLeftRange:
    \_constant: , line:1:32, endln:1:34
      |vpiParent:
      \_range: , line:1:31, endln:1:37
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:35, endln:1:36
      |vpiParent:
      \_range: , line:1:31, endln:1:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypespecExpr/dut.sv | ${SURELOG_DIR}/build/regression/TypespecExpr/roundtrip/dut_000.sv | 4 | 10 |
============================== End RoundTrip Results ==============================
