# Simple MIPS processor without pipelining
Implementation of a simple MIPS processor without pipelining on SystemVerilog
(WIP)
