Warning (10268): Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments File: /home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/ClkDivisor.sv Line: 8
