#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b2284be270 .scope module, "dff_tb" "dff_tb" 2 2;
 .timescale -9 -10;
v000001b2285d2200_0 .var "clk", 0 0;
v000001b2285d2340_0 .var "data", 0 0;
v000001b2285d2520_0 .net "q", 0 0, L_000001b2285d40c0;  1 drivers
v000001b2285d1a80_0 .net "q_not", 0 0, L_000001b2285d4910;  1 drivers
S_000001b2284be400 .scope module, "flip_flop" "dff" 2 6, 3 1 0, S_000001b2284be270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_not";
L_000001b2285c6a50 .functor NOT 1, v000001b2285d2200_0, C4<0>, C4<0>, C4<0>;
v000001b2285d2480_0 .net "clk", 0 0, v000001b2285d2200_0;  1 drivers
v000001b2285d1da0_0 .net "data", 0 0, v000001b2285d2340_0;  1 drivers
v000001b2285d2840_0 .net "l1", 0 0, L_000001b2285c6b30;  1 drivers
v000001b2285d1ee0_0 .net "nClk", 0 0, L_000001b2285c6a50;  1 drivers
v000001b2285d2020_0 .net "q", 0 0, L_000001b2285d40c0;  alias, 1 drivers
v000001b2285d20c0_0 .net "q_not", 0 0, L_000001b2285d4910;  alias, 1 drivers
S_000001b2285d6fd0 .scope module, "latch1" "d_latch" 3 9, 4 1 0, S_000001b2284be400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_not";
L_000001b2285c6ac0 .functor NOT 1, v000001b2285d2340_0, C4<0>, C4<0>, C4<0>;
L_000001b2285c6e40 .functor NAND 1, v000001b2285d2340_0, L_000001b2285c6a50, C4<1>, C4<1>;
L_000001b2285c6c80 .functor NAND 1, L_000001b2285c6ac0, L_000001b2285c6a50, C4<1>, C4<1>;
L_000001b2285c6f20 .functor NAND 1, L_000001b2285c6e40, L_000001b2285c6ba0, C4<1>, C4<1>;
L_000001b2285c6ba0 .functor NAND 1, L_000001b2285c6c80, L_000001b2285c6f20, C4<1>, C4<1>;
L_000001b2285c6b30 .functor BUFZ 1, L_000001b2285c6f20, C4<0>, C4<0>, C4<0>;
L_000001b2285c6c10 .functor BUFZ 1, L_000001b2285c6ba0, C4<0>, C4<0>, C4<0>;
v000001b2285a3970_0 .net "clk", 0 0, L_000001b2285c6a50;  alias, 1 drivers
v000001b2285a3120_0 .net "data", 0 0, v000001b2285d2340_0;  alias, 1 drivers
v000001b2285cb260_0 .net "data_not", 0 0, L_000001b2285c6ac0;  1 drivers
v000001b2284be590_0 .net "q", 0 0, L_000001b2285c6b30;  alias, 1 drivers
v000001b2284be630_0 .net "q_not", 0 0, L_000001b2285c6c10;  1 drivers
v000001b2285d7160_0 .net "q_wire", 0 0, L_000001b2285c6f20;  1 drivers
v000001b2285d1b20_0 .net "qn_wire", 0 0, L_000001b2285c6ba0;  1 drivers
v000001b2285d2980_0 .net "reset_out", 0 0, L_000001b2285c6c80;  1 drivers
v000001b2285d2700_0 .net "set_out", 0 0, L_000001b2285c6e40;  1 drivers
S_000001b2285d7200 .scope module, "latch2" "d_latch" 3 10, 4 1 0, S_000001b2284be400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_not";
L_000001b2285c6cf0 .functor NOT 1, L_000001b2285c6b30, C4<0>, C4<0>, C4<0>;
L_000001b2285c6d60 .functor NAND 1, L_000001b2285c6b30, v000001b2285d2200_0, C4<1>, C4<1>;
L_000001b2285c6dd0 .functor NAND 1, L_000001b2285c6cf0, v000001b2285d2200_0, C4<1>, C4<1>;
L_000001b2285d4050 .functor NAND 1, L_000001b2285c6d60, L_000001b2285d3d40, C4<1>, C4<1>;
L_000001b2285d3d40 .functor NAND 1, L_000001b2285c6dd0, L_000001b2285d4050, C4<1>, C4<1>;
L_000001b2285d40c0 .functor BUFZ 1, L_000001b2285d4050, C4<0>, C4<0>, C4<0>;
L_000001b2285d4910 .functor BUFZ 1, L_000001b2285d3d40, C4<0>, C4<0>, C4<0>;
v000001b2285d1bc0_0 .net "clk", 0 0, v000001b2285d2200_0;  alias, 1 drivers
v000001b2285d1f80_0 .net "data", 0 0, L_000001b2285c6b30;  alias, 1 drivers
v000001b2285d1e40_0 .net "data_not", 0 0, L_000001b2285c6cf0;  1 drivers
v000001b2285d1d00_0 .net "q", 0 0, L_000001b2285d40c0;  alias, 1 drivers
v000001b2285d22a0_0 .net "q_not", 0 0, L_000001b2285d4910;  alias, 1 drivers
v000001b2285d2160_0 .net "q_wire", 0 0, L_000001b2285d4050;  1 drivers
v000001b2285d27a0_0 .net "qn_wire", 0 0, L_000001b2285d3d40;  1 drivers
v000001b2285d1c60_0 .net "reset_out", 0 0, L_000001b2285c6dd0;  1 drivers
v000001b2285d23e0_0 .net "set_out", 0 0, L_000001b2285c6d60;  1 drivers
    .scope S_000001b2284be270;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2200_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001b2284be270;
T_1 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %vpi_call 2 11 "$display", "data:%b, clk:%b => q:%b, q_not:%b", v000001b2285d2340_0, v000001b2285d2200_0, v000001b2285d2520_0, v000001b2285d1a80_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2285d2200_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2200_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2285d2200_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2285d2200_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2285d2340_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b2284be270;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "dff_tb_wave.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b2284be270 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "dff_tb.v";
    "dff.v";
    "d_latch.v";
