// Seed: 2213043642
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7
);
  assign id_4 = $display(1 - id_7, id_0, 1'b0 - 1, id_6, 1'b0);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    output logic id_5,
    output wand id_6,
    input wor id_7,
    input logic id_8,
    input supply0 id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13
);
  assign id_10 = 1 ? 1 : 1;
  always id_5 = #0 id_8;
  wire id_15;
  module_0(
      id_0, id_11, id_4, id_6, id_2, id_4, id_7, id_4
  );
endmodule
