#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561fd6e21a90 .scope module, "BUF" "BUF" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f1707b99018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x561fd6e5a6f0 .functor BUFZ 1, o0x7f1707b99018, C4<0>, C4<0>, C4<0>;
v0x561fd6e26f80_0 .net "A", 0 0, o0x7f1707b99018;  0 drivers
v0x561fd6e272c0_0 .net "Y", 0 0, L_0x561fd6e5a6f0;  1 drivers
S_0x561fd6e1e5c0 .scope module, "DFF" "DFF" 2 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f1707b990d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e27600_0 .net "C", 0 0, o0x7f1707b990d8;  0 drivers
o0x7f1707b99108 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e27940_0 .net "D", 0 0, o0x7f1707b99108;  0 drivers
v0x561fd6e27c80_0 .var "Q", 0 0;
E_0x561fd6e14210 .event posedge, v0x561fd6e27600_0;
S_0x561fd6e1dc70 .scope module, "DFFSR" "DFFSR" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f1707b991f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e27e90_0 .net "C", 0 0, o0x7f1707b991f8;  0 drivers
o0x7f1707b99228 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e281d0_0 .net "D", 0 0, o0x7f1707b99228;  0 drivers
v0x561fd6e42600_0 .var "Q", 0 0;
o0x7f1707b99288 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e426a0_0 .net "R", 0 0, o0x7f1707b99288;  0 drivers
o0x7f1707b992b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561fd6e42760_0 .net "S", 0 0, o0x7f1707b992b8;  0 drivers
E_0x561fd6e10cf0 .event posedge, v0x561fd6e426a0_0, v0x561fd6e42760_0, v0x561fd6e27e90_0;
S_0x561fd6e1c7b0 .scope module, "testbench" "testbench" 3 6;
 .timescale 0 0;
v0x561fd6e59ed0_0 .net "almost_fullFIFO", 3 0, v0x561fd6e59620_0;  1 drivers
v0x561fd6e59fb0_0 .net "clk", 0 0, v0x561fd6e59750_0;  1 drivers
v0x561fd6e5a070_0 .net "emptyFIFO", 0 0, v0x561fd6e59860_0;  1 drivers
v0x561fd6e5a1a0_0 .net "muxout", 11 0, v0x561fd6e59900_0;  1 drivers
v0x561fd6e5a240_0 .net "pop", 0 0, v0x561fd6e42f40_0;  1 drivers
v0x561fd6e5a2e0_0 .net "popSynth", 0 0, L_0x561fd6e5b6e0;  1 drivers
v0x561fd6e5a380_0 .net "push", 3 0, v0x561fd6e43050_0;  1 drivers
v0x561fd6e5a420_0 .net "pushSynth", 3 0, L_0x561fd6e5c250;  1 drivers
v0x561fd6e5a530_0 .net "reset", 0 0, v0x561fd6e59cc0_0;  1 drivers
S_0x561fd6e42910 .scope module, "arbitroCond" "arbitro2" 3 12, 4 1 0, S_0x561fd6e1c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "muxout"
    .port_info 3 /INPUT 1 "emptyFIFO"
    .port_info 4 /INPUT 4 "almost_fullFIFO"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 4 "push"
v0x561fd6e42c00_0 .net "almost_fullFIFO", 3 0, v0x561fd6e59620_0;  alias, 1 drivers
v0x561fd6e42d00_0 .net "clk", 0 0, v0x561fd6e59750_0;  alias, 1 drivers
v0x561fd6e42dc0_0 .net "emptyFIFO", 0 0, v0x561fd6e59860_0;  alias, 1 drivers
v0x561fd6e42e60_0 .net "muxout", 11 0, v0x561fd6e59900_0;  alias, 1 drivers
v0x561fd6e42f40_0 .var "pop", 0 0;
v0x561fd6e43050_0 .var "push", 3 0;
v0x561fd6e43130_0 .net "reset", 0 0, v0x561fd6e59cc0_0;  alias, 1 drivers
E_0x561fd6e28460 .event edge, v0x561fd6e43130_0, v0x561fd6e42c00_0, v0x561fd6e42dc0_0, v0x561fd6e42e60_0;
S_0x561fd6e432d0 .scope module, "arbitroSynth" "arbitro2Synth" 3 23, 5 5 0, S_0x561fd6e1c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "muxout"
    .port_info 3 /INPUT 1 "emptyFIFO"
    .port_info 4 /INPUT 4 "almost_fullFIFO"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 4 "push"
v0x561fd6e58480_0 .net "_00_", 0 0, L_0x561fd6e5a780;  1 drivers
v0x561fd6e58520_0 .net "_01_", 0 0, L_0x561fd6e5a9d0;  1 drivers
v0x561fd6e58630_0 .net "_02_", 0 0, L_0x561fd6e5ab00;  1 drivers
v0x561fd6e58720_0 .net "_03_", 0 0, L_0x561fd6e5ac40;  1 drivers
v0x561fd6e58810_0 .net "_04_", 0 0, L_0x561fd6e5b010;  1 drivers
v0x561fd6e58950_0 .net "_05_", 0 0, L_0x561fd6e5b110;  1 drivers
v0x561fd6e58a40_0 .net "_06_", 0 0, L_0x561fd6e5b4a0;  1 drivers
v0x561fd6e58b30_0 .net "_07_", 0 0, L_0x561fd6e5b890;  1 drivers
v0x561fd6e58bd0_0 .net "_08_", 0 0, L_0x561fd6e5bbc0;  1 drivers
v0x561fd6e58c70_0 .net "almost_fullFIFO", 3 0, v0x561fd6e59620_0;  alias, 1 drivers
v0x561fd6e58d30_0 .net "clk", 0 0, v0x561fd6e59750_0;  alias, 1 drivers
v0x561fd6e58dd0_0 .net "emptyFIFO", 0 0, v0x561fd6e59860_0;  alias, 1 drivers
v0x561fd6e58e70_0 .net "muxout", 11 0, v0x561fd6e59900_0;  alias, 1 drivers
v0x561fd6e58f50_0 .net "pop", 0 0, L_0x561fd6e5b6e0;  alias, 1 drivers
v0x561fd6e58ff0_0 .net "push", 3 0, L_0x561fd6e5c250;  alias, 1 drivers
v0x561fd6e590d0_0 .net "reset", 0 0, v0x561fd6e59cc0_0;  alias, 1 drivers
L_0x561fd6e5a880 .part v0x561fd6e59900_0, 11, 1;
L_0x561fd6e5aa60 .part v0x561fd6e59900_0, 10, 1;
L_0x561fd6e5acb0 .part v0x561fd6e59620_0, 0, 1;
L_0x561fd6e5ade0 .part v0x561fd6e59620_0, 3, 1;
L_0x561fd6e5b180 .part v0x561fd6e59620_0, 1, 1;
L_0x561fd6e5b270 .part v0x561fd6e59620_0, 2, 1;
L_0x561fd6e5bab0 .part v0x561fd6e59900_0, 11, 1;
L_0x561fd6e5bc30 .part v0x561fd6e59900_0, 10, 1;
L_0x561fd6e5bec0 .part v0x561fd6e59900_0, 11, 1;
L_0x561fd6e5c250 .concat8 [ 1 1 1 1], L_0x561fd6e5ba40, L_0x561fd6e5be00, L_0x561fd6e5c020, L_0x561fd6e5c170;
S_0x561fd6e537f0 .scope module, "_09_" "NOT" 5 29, 2 7 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x561fd6e5a780 .functor NOT 1, L_0x561fd6e5a880, C4<0>, C4<0>, C4<0>;
v0x561fd6e53a20_0 .net "A", 0 0, L_0x561fd6e5a880;  1 drivers
v0x561fd6e53b00_0 .net "Y", 0 0, L_0x561fd6e5a780;  alias, 1 drivers
S_0x561fd6e53c20 .scope module, "_10_" "NOT" 5 33, 2 7 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x561fd6e5a9d0 .functor NOT 1, L_0x561fd6e5aa60, C4<0>, C4<0>, C4<0>;
v0x561fd6e53e30_0 .net "A", 0 0, L_0x561fd6e5aa60;  1 drivers
v0x561fd6e53f10_0 .net "Y", 0 0, L_0x561fd6e5a9d0;  alias, 1 drivers
S_0x561fd6e54030 .scope module, "_11_" "NOT" 5 37, 2 7 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x561fd6e5ab00 .functor NOT 1, v0x561fd6e59860_0, C4<0>, C4<0>, C4<0>;
v0x561fd6e54240_0 .net "A", 0 0, v0x561fd6e59860_0;  alias, 1 drivers
v0x561fd6e542e0_0 .net "Y", 0 0, L_0x561fd6e5ab00;  alias, 1 drivers
S_0x561fd6e543e0 .scope module, "_12_" "NOR" 5 41, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5abb0 .functor OR 1, L_0x561fd6e5acb0, L_0x561fd6e5ade0, C4<0>, C4<0>;
L_0x561fd6e5ac40 .functor NOT 1, L_0x561fd6e5abb0, C4<0>, C4<0>, C4<0>;
v0x561fd6e54600_0 .net "A", 0 0, L_0x561fd6e5acb0;  1 drivers
v0x561fd6e546e0_0 .net "B", 0 0, L_0x561fd6e5ade0;  1 drivers
v0x561fd6e547a0_0 .net "Y", 0 0, L_0x561fd6e5ac40;  alias, 1 drivers
v0x561fd6e54870_0 .net *"_s0", 0 0, L_0x561fd6e5abb0;  1 drivers
S_0x561fd6e549d0 .scope module, "_13_" "NAND" 5 46, 2 13 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5ae80 .functor AND 1, L_0x561fd6e5ab00, L_0x561fd6e5ac40, C4<1>, C4<1>;
L_0x561fd6e5b010 .functor NOT 1, L_0x561fd6e5ae80, C4<0>, C4<0>, C4<0>;
v0x561fd6e54c40_0 .net "A", 0 0, L_0x561fd6e5ab00;  alias, 1 drivers
v0x561fd6e54d00_0 .net "B", 0 0, L_0x561fd6e5ac40;  alias, 1 drivers
v0x561fd6e54dd0_0 .net "Y", 0 0, L_0x561fd6e5b010;  alias, 1 drivers
v0x561fd6e54ea0_0 .net *"_s0", 0 0, L_0x561fd6e5ae80;  1 drivers
S_0x561fd6e54fc0 .scope module, "_14_" "NOR" 5 51, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5b080 .functor OR 1, L_0x561fd6e5b180, L_0x561fd6e5b270, C4<0>, C4<0>;
L_0x561fd6e5b110 .functor NOT 1, L_0x561fd6e5b080, C4<0>, C4<0>, C4<0>;
v0x561fd6e551e0_0 .net "A", 0 0, L_0x561fd6e5b180;  1 drivers
v0x561fd6e552c0_0 .net "B", 0 0, L_0x561fd6e5b270;  1 drivers
v0x561fd6e55380_0 .net "Y", 0 0, L_0x561fd6e5b110;  alias, 1 drivers
v0x561fd6e55450_0 .net *"_s0", 0 0, L_0x561fd6e5b080;  1 drivers
S_0x561fd6e555b0 .scope module, "_15_" "NAND" 5 56, 2 13 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5b3a0 .functor AND 1, v0x561fd6e59cc0_0, L_0x561fd6e5b110, C4<1>, C4<1>;
L_0x561fd6e5b4a0 .functor NOT 1, L_0x561fd6e5b3a0, C4<0>, C4<0>, C4<0>;
v0x561fd6e557d0_0 .net "A", 0 0, v0x561fd6e59cc0_0;  alias, 1 drivers
v0x561fd6e558c0_0 .net "B", 0 0, L_0x561fd6e5b110;  alias, 1 drivers
v0x561fd6e55990_0 .net "Y", 0 0, L_0x561fd6e5b4a0;  alias, 1 drivers
v0x561fd6e55a60_0 .net *"_s0", 0 0, L_0x561fd6e5b3a0;  1 drivers
S_0x561fd6e55b80 .scope module, "_16_" "NOR" 5 61, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5b530 .functor OR 1, L_0x561fd6e5b010, L_0x561fd6e5b4a0, C4<0>, C4<0>;
L_0x561fd6e5b6e0 .functor NOT 1, L_0x561fd6e5b530, C4<0>, C4<0>, C4<0>;
v0x561fd6e55da0_0 .net "A", 0 0, L_0x561fd6e5b010;  alias, 1 drivers
v0x561fd6e55e90_0 .net "B", 0 0, L_0x561fd6e5b4a0;  alias, 1 drivers
v0x561fd6e55f60_0 .net "Y", 0 0, L_0x561fd6e5b6e0;  alias, 1 drivers
v0x561fd6e56030_0 .net *"_s0", 0 0, L_0x561fd6e5b530;  1 drivers
S_0x561fd6e56150 .scope module, "_17_" "NAND" 5 66, 2 13 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5b770 .functor AND 1, L_0x561fd6e5a9d0, L_0x561fd6e5b6e0, C4<1>, C4<1>;
L_0x561fd6e5b890 .functor NOT 1, L_0x561fd6e5b770, C4<0>, C4<0>, C4<0>;
v0x561fd6e56320_0 .net "A", 0 0, L_0x561fd6e5a9d0;  alias, 1 drivers
v0x561fd6e56410_0 .net "B", 0 0, L_0x561fd6e5b6e0;  alias, 1 drivers
v0x561fd6e564e0_0 .net "Y", 0 0, L_0x561fd6e5b890;  alias, 1 drivers
v0x561fd6e565b0_0 .net *"_s0", 0 0, L_0x561fd6e5b770;  1 drivers
S_0x561fd6e566d0 .scope module, "_18_" "NOR" 5 71, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5b9b0 .functor OR 1, L_0x561fd6e5bab0, L_0x561fd6e5b890, C4<0>, C4<0>;
L_0x561fd6e5ba40 .functor NOT 1, L_0x561fd6e5b9b0, C4<0>, C4<0>, C4<0>;
v0x561fd6e568f0_0 .net "A", 0 0, L_0x561fd6e5bab0;  1 drivers
v0x561fd6e569d0_0 .net "B", 0 0, L_0x561fd6e5b890;  alias, 1 drivers
v0x561fd6e56ac0_0 .net "Y", 0 0, L_0x561fd6e5ba40;  1 drivers
v0x561fd6e56b90_0 .net *"_s0", 0 0, L_0x561fd6e5b9b0;  1 drivers
S_0x561fd6e56cb0 .scope module, "_19_" "NAND" 5 76, 2 13 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5bb50 .functor AND 1, L_0x561fd6e5bc30, L_0x561fd6e5b6e0, C4<1>, C4<1>;
L_0x561fd6e5bbc0 .functor NOT 1, L_0x561fd6e5bb50, C4<0>, C4<0>, C4<0>;
v0x561fd6e56ed0_0 .net "A", 0 0, L_0x561fd6e5bc30;  1 drivers
v0x561fd6e56fb0_0 .net "B", 0 0, L_0x561fd6e5b6e0;  alias, 1 drivers
v0x561fd6e570c0_0 .net "Y", 0 0, L_0x561fd6e5bbc0;  alias, 1 drivers
v0x561fd6e57160_0 .net *"_s0", 0 0, L_0x561fd6e5bb50;  1 drivers
S_0x561fd6e572a0 .scope module, "_20_" "NOR" 5 81, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5bd70 .functor OR 1, L_0x561fd6e5bec0, L_0x561fd6e5bbc0, C4<0>, C4<0>;
L_0x561fd6e5be00 .functor NOT 1, L_0x561fd6e5bd70, C4<0>, C4<0>, C4<0>;
v0x561fd6e574c0_0 .net "A", 0 0, L_0x561fd6e5bec0;  1 drivers
v0x561fd6e575a0_0 .net "B", 0 0, L_0x561fd6e5bbc0;  alias, 1 drivers
v0x561fd6e57690_0 .net "Y", 0 0, L_0x561fd6e5be00;  1 drivers
v0x561fd6e57760_0 .net *"_s0", 0 0, L_0x561fd6e5bd70;  1 drivers
S_0x561fd6e57880 .scope module, "_21_" "NOR" 5 86, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5bfb0 .functor OR 1, L_0x561fd6e5a780, L_0x561fd6e5b890, C4<0>, C4<0>;
L_0x561fd6e5c020 .functor NOT 1, L_0x561fd6e5bfb0, C4<0>, C4<0>, C4<0>;
v0x561fd6e57aa0_0 .net "A", 0 0, L_0x561fd6e5a780;  alias, 1 drivers
v0x561fd6e57b90_0 .net "B", 0 0, L_0x561fd6e5b890;  alias, 1 drivers
v0x561fd6e57c80_0 .net "Y", 0 0, L_0x561fd6e5c020;  1 drivers
v0x561fd6e57d20_0 .net *"_s0", 0 0, L_0x561fd6e5bfb0;  1 drivers
S_0x561fd6e57e60 .scope module, "_22_" "NOR" 5 91, 2 19 0, S_0x561fd6e432d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x561fd6e5c100 .functor OR 1, L_0x561fd6e5a780, L_0x561fd6e5bbc0, C4<0>, C4<0>;
L_0x561fd6e5c170 .functor NOT 1, L_0x561fd6e5c100, C4<0>, C4<0>, C4<0>;
v0x561fd6e58080_0 .net "A", 0 0, L_0x561fd6e5a780;  alias, 1 drivers
v0x561fd6e58190_0 .net "B", 0 0, L_0x561fd6e5bbc0;  alias, 1 drivers
v0x561fd6e582a0_0 .net "Y", 0 0, L_0x561fd6e5c170;  1 drivers
v0x561fd6e58340_0 .net *"_s0", 0 0, L_0x561fd6e5c100;  1 drivers
S_0x561fd6e59300 .scope module, "probador" "probador" 3 34, 6 1 0, S_0x561fd6e1c7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reset"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 12 "muxout"
    .port_info 3 /OUTPUT 1 "emptyFIFO"
    .port_info 4 /OUTPUT 4 "almost_fullFIFO"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "popSynth"
    .port_info 7 /INPUT 4 "push"
    .port_info 8 /INPUT 4 "pushSynth"
v0x561fd6e59620_0 .var "almost_fullFIFO", 3 0;
v0x561fd6e59750_0 .var "clk", 0 0;
v0x561fd6e59860_0 .var "emptyFIFO", 0 0;
v0x561fd6e59900_0 .var "muxout", 11 0;
v0x561fd6e599f0_0 .net "pop", 0 0, v0x561fd6e42f40_0;  alias, 1 drivers
v0x561fd6e59ae0_0 .net "popSynth", 0 0, L_0x561fd6e5b6e0;  alias, 1 drivers
v0x561fd6e59b80_0 .net "push", 3 0, v0x561fd6e43050_0;  alias, 1 drivers
v0x561fd6e59c20_0 .net "pushSynth", 3 0, L_0x561fd6e5c250;  alias, 1 drivers
v0x561fd6e59cc0_0 .var "reset", 0 0;
E_0x561fd6e53700 .event posedge, v0x561fd6e42d00_0;
    .scope S_0x561fd6e1e5c0;
T_0 ;
    %wait E_0x561fd6e14210;
    %load/vec4 v0x561fd6e27940_0;
    %assign/vec4 v0x561fd6e27c80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561fd6e1dc70;
T_1 ;
    %wait E_0x561fd6e10cf0;
    %load/vec4 v0x561fd6e42760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e42600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561fd6e426a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd6e42600_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x561fd6e281d0_0;
    %assign/vec4 v0x561fd6e42600_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561fd6e42910;
T_2 ;
    %wait E_0x561fd6e28460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fd6e42f40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561fd6e43050_0, 0, 4;
    %load/vec4 v0x561fd6e43130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fd6e42f40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561fd6e42c00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x561fd6e42dc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561fd6e42f40_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561fd6e42f40_0, 0, 1;
    %load/vec4 v0x561fd6e42e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
T_2.5 ;
    %load/vec4 v0x561fd6e42e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
T_2.7 ;
    %load/vec4 v0x561fd6e42e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
T_2.9 ;
    %load/vec4 v0x561fd6e42e60_0;
    %parti/s 2, 10, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561fd6e43050_0, 4, 1;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561fd6e59300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd6e59750_0, 0;
    %end;
    .thread T_3;
    .scope S_0x561fd6e59300;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x561fd6e59750_0;
    %inv;
    %assign/vec4 v0x561fd6e59750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561fd6e59300;
T_5 ;
    %vpi_call 6 13 "$dumpfile", "verificacion.vcd" {0 0 0};
    %vpi_call 6 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd6e59cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561fd6e59620_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561fd6e59860_0, 0;
    %pushi/vec4 18, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1110, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 2257, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 3289, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 18, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 1110, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 2257, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 3289, 0, 12;
    %assign/vec4 v0x561fd6e59900_0, 0;
    %wait E_0x561fd6e53700;
    %wait E_0x561fd6e53700;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561fd6e59620_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x561fd6e59620_0, 0;
    %wait E_0x561fd6e53700;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x561fd6e59620_0, 0;
    %delay 10, 0;
    %vpi_call 6 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./arbitro2.v";
    "./arbitro2Synth.v";
    "./probador.v";
