#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 22 12:15:04 2024
# Process ID         : 180118
# Current directory  : /home/lukas/fpga_vivado/projects/Divider/execution
# Command line       : vivado -mode batch -source ../tcl_scripts/run_simulation.tcl
# Log file           : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3934.967 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 22126 MB
#-----------------------------------------------------------
source ../tcl_scripts/run_simulation.tcl
# open_project /home/lukas/fpga_vivado/projects/Divider/Divider.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lukas/fpga_vivado/projects/Divider/Divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
# add_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v
# add_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v
WARNING: [filemgmt 56-12] File '/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v' cannot be added to the project because it already exists in the project, skipping this file
# set_property top Divider_tb [current_fileset -simset]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
execute_script: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1497.957 ; gain = 8.000 ; free physical = 6590 ; free virtual = 20639
INFO: [Common 17-344] 'execute_script' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1497.957 ; gain = 12.973 ; free physical = 6590 ; free virtual = 20639
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 12:16:07 2024...
