<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ST1H (scalar plus scalar, tile slice) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ST1H (scalar plus scalar, tile slice)</h2><p>Contiguous store of halfwords from 16-bit element ZA tile slice</p>
      <p class="aml">This instruction performs a contiguous store of halfwords from a 16-bit element ZA tile slice. The slice number within the tile is selected by
the sum of the slice index register and immediate offset,
modulo the number of 16-bit elements in a vector.
The immediate offset is in the range 0 to 7.
The memory address is generated by a 64-bit scalar base and an optional 64-bit scalar offset
that is multiplied by 2 and added to the base address.
Inactive elements are not written to memory.</p>
    
    <h3 class="classheading"><a id="iclass_sme"/>SME<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td class="lr">ZAt</td><td colspan="3" class="lr">off3</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">msz</td><td/><td colspan="5"/><td/><td colspan="2"/><td colspan="3"/><td colspan="5"/><td/><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="st1h_za_p_rrr_"/><p class="asm-code">ST1H  { <a href="#ZAt__2" title="Is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the &quot;ZAt&quot; field.">&lt;ZAt&gt;</a><a href="#HV" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.H[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__4" title="For the &quot;16-bit&quot; variant: is the slice index offset, in the range 0 to 7, encoded in the &quot;off3&quot; field.">&lt;offs&gt;</a>] }, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, <a href="#Xm__5" title="Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, LSL #1}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let g : integer = UInt('0'::Pg);
let s : integer = UInt('011'::Rs);
let t : integer = UInt(ZAt);
let offset : integer = UInt(off3);
let esize : integer{} = 16;
let vertical : boolean = V == '1';</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAt&gt;</td><td><a id="ZAt__2"/>
        
          <p class="aml">Is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the "ZAt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;HV&gt;</td><td><a id="HV"/>
        <p>Is the horizontal or vertical slice indicator, 
          encoded in
          <q>V</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">V</th>
                <th class="symbol">&lt;HV&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">V</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ws&gt;</td><td><a id="Ws__3"/>
        
          <p class="aml">Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs&gt;</td><td><a id="offs__4"/>
        
          <p class="aml">Is the slice index offset, in the range 0 to 7, encoded in the "off3" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__5"/>
        
          <p class="aml">Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let dim : integer = VL DIV esize;
var base : bits(64);
var addr : bits(64);
let mask : bits(PL) = P{}(g);
var moffs : bits(64) = X{}(m);
let index : bits(32) = X{}(s);
let slice : integer = (UInt(index) + offset) MOD dim;
var src : bits(VL);
let mbytes : integer{} = esize DIV 8;
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = TRUE;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSME(MemOp_STORE, nontemporal, contiguous,
                                                     tagchecked);

if n == 31 then
    if (<a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) ||
          <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_CHECKSPNONEACTIVE" title="">Unpredictable_CHECKSPNONEACTIVE</a>)) then
        CheckSPAlignment();
    end;
    base = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    base = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

src = ZAslice{VL}(t, esize, vertical, slice);
for e = 0 to dim-1 do
    addr = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(base, UInt(moffs) * mbytes, accdesc);
    if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
        <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(addr, accdesc) = src[e*:esize];
    end;
    moffs = moffs + 1;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
