============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  02:00:12 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-22 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-    1522                  
             Slack:=     -22                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g35/Y           
     77     857    64      1  0.5  INVX0_RVT   rptr_empty/g50/Y           
    153    1010    91      4  2.9  OA22X1_RVT  rptr_empty/g4406/Y         
     51    1060    55      5  2.4  INVX2_RVT   rptr_empty/g4407/Y         
     75    1135    68      1  0.5  NAND2X0_RVT rptr_empty/g215_0/Y        
    133    1268    55      1  0.5  AND3X1_RVT  rptr_empty/g4350/Y         
     91    1360    57      1  0.7  AO21X1_RVT  rptr_empty/g4349/Y         
     87    1446   103      1  0.6  NAND4X0_RVT rptr_empty/g4354/Y         
     73    1520    60      1  0.5  INVX0_RVT   rptr_empty/g34/Y           
    102    1622    40      1  0.5  AND2X1_RVT  rptr_empty/g33/Y           
      0    1622     -      1    -  DFFASX2_RVT rptr_empty/rempty_reg/D    
#-------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-    1500                  
             Slack:=       0                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_9_/CLK 
    247     347    82      2  1.3  DFFARX1_RVT wptr_full/wbin_reg_9_/QN  
    119     466   124     10  5.6  INVX1_RVT   wptr_full/g2420/Y         
    186     653    74      1  0.6  AND4X1_RVT  wptr_full/g4339__8428/Y   
    115     768   131      1  1.6  NAND3X0_RVT wptr_full/g4317__4733/Y   
    217     984    71      4  2.2  XNOR2X2_RVT wptr_full/g4303__1705/Y   
     53    1038    49      2  1.0  INVX0_RVT   wptr_full/g2448/Y         
    159    1197    75      1  0.4  MUX21X2_RVT wptr_full/g2/Y            
    155    1352    56      1  0.6  AND3X1_RVT  wptr_full/g4582/Y         
    101    1453    40      1  0.5  AND2X1_RVT  wptr_full/g2389__2398/Y   
    147    1600    78      1  0.5  AND4X1_RVT  wptr_full/g4569/Y         
      0    1600     -      1    -  DFFARX2_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------



Path 3: MET (7 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1903                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             -300            ou_del_33_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7    5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    118     591   120      1   21.8  INVX4_RVT   rptr_empty/fopt4101/Y     
   1412    2003   878      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    2003     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (25 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1885                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             -300            ou_del_34_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    374     474    60      1    1.4  DFFARX2_RVT wptr_full/wfull_reg/Q   
    120     593    63      1   21.8  NBUFFX8_RVT fopt20/Y                
   1392    1985   888      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1985     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (210 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=    1609                  
      Launch Clock:-     100                  
         Data Path:-    1299                  
             Slack:=     210                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g98/Y           
     77     857    64      1  0.5  INVX0_RVT   rptr_empty/g4290/Y         
    132     989    67      2  1.3  OA22X1_RVT  rptr_empty/g121/Y          
     48    1037    46      2  1.3  INVX1_RVT   rptr_empty/fopt123/Y       
     64    1102    62      3  2.4  INVX1_RVT   rptr_empty/fopt122/Y       
     43    1144    42      3  2.0  INVX2_RVT   rptr_empty/fopt/Y          
     50    1194    43      2  1.3  INVX1_RVT   rptr_empty/g640/Y          
     37    1231    34      2  1.0  INVX1_RVT   rptr_empty/g639/Y          
    168    1399    77      1  0.5  MUX21X1_RVT rptr_empty/g2/Y            
      0    1399     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D   
#-------------------------------------------------------------------------



Path 6: MET (214 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_32_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1796     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (214 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_31_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1796     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (214 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_30_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1796     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (214 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_29_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1796     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (214 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_28_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1796     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (214 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_27_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1796     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (214 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del_26_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1796     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (214 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     214                  

Exceptions/Constraints:
  output_delay             -300            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g196/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1796     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (292 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_21_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[2]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (292 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_18_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[5]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (292 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_22_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[1]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (292 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_20_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[3]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (292 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[7]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (292 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_19_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[4]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (292 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_23_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[0]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (292 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_17_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[6]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (373 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     119                  
       Uncertainty:-      90                  
     Required Time:=    1591                  
      Launch Clock:-     100                  
         Data Path:-    1118                  
             Slack:=     373                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g35/Y           
    212     992    86      4  2.8  OA22X1_RVT  rptr_empty/g4406/Y         
     70    1061    58      5  2.5  INVX2_RVT   rptr_empty/g4407/Y         
     73    1134    62      2  0.8  NAND2X0_RVT rptr_empty/g15/Y           
     84    1218    72      1  0.5  NAND2X0_RVT rptr_empty/g4351/Y         
      0    1218     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D   
#-------------------------------------------------------------------------



Path 23: MET (374 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=    1590                  
      Launch Clock:-     100                  
         Data Path:-    1116                  
             Slack:=     374                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     46     407    46      2  1.0  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     532    61      5  2.4  AND2X1_RVT  rptr_empty/g4261/Y         
    157     689    82      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    139     828    55      1  0.5  AND3X1_RVT  rptr_empty/g4046__5122/Y   
    160     988    73      4  2.6  OA21X1_RVT  rptr_empty/g4026__8428/Y   
     63    1051    50      2  1.0  INVX1_RVT   rptr_empty/fopt4100/Y      
    165    1216    73      3  1.6  AO22X1_RVT  rptr_empty/g117/Y          
      0    1216     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D   
#-------------------------------------------------------------------------



Path 24: MET (376 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-    1188                  
             Slack:=     376                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                    
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT          
    238     664    86      3    1.7  AND4X1_RVT  wptr_full/g4575/Y       
    157     821    45      2    2.3  NAND2X2_RVT wptr_full/g4579/Y       
    191    1012    83      2    1.3  MUX21X2_RVT wptr_full/g138/Y        
     67    1079    54      2    1.0  INVX1_RVT   wptr_full/g137/Y        
    134    1213    76      3    1.8  AO22X1_RVT  wptr_full/g4296__6783/Y 
      0    1213     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (382 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     103                  
       Uncertainty:-      90                  
     Required Time:=    1607                  
      Launch Clock:-     100                  
         Data Path:-    1125                  
             Slack:=     382                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g98/Y           
    192     972    70      2  1.3  OA22X1_RVT  rptr_empty/g121/Y          
     65    1037    52      2  1.3  INVX1_RVT   rptr_empty/fopt123/Y       
     54    1091    52      3  2.4  INVX1_RVT   rptr_empty/fopt122/Y       
     51    1142    41      3  2.0  INVX2_RVT   rptr_empty/fopt/Y          
     39    1181    36      2  1.3  INVX1_RVT   rptr_empty/g640/Y          
     43    1225    37      2  1.0  INVX1_RVT   rptr_empty/g639/Y          
      0    1225     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D   
#-------------------------------------------------------------------------



Path 26: MET (395 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=    1609                  
      Launch Clock:-     100                  
         Data Path:-    1114                  
             Slack:=     395                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    251     351    84      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     81     432    69     16  4.4  INVX2_RVT   wptr_full/g4577/Y         
    123     555    63      3  1.8  AND2X1_RVT  wptr_full/g4349__8246/Y   
    138     693   124      2  1.0  NAND4X0_RVT wptr_full/g4581/Y         
    138     831    50      2  1.9  NBUFFX2_RVT wptr_full/g108/Y          
    171    1002    87      5  3.8  OA21X1_RVT  wptr_full/g104/Y          
    213    1214    78      1  0.5  MUX21X1_RVT wptr_full/g102/Y          
      0    1214     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_4_/D   
#------------------------------------------------------------------------



Path 27: MET (404 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=    1590                  
      Launch Clock:-     100                  
         Data Path:-    1086                  
             Slack:=     404                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    157     630    77      4  2.2  AND2X1_RVT  rptr_empty/g4069__5107/Y  
    118     748   104      2  1.1  NAND3X0_RVT rptr_empty/g4058__9945/Y  
     74     822    61      1  0.5  INVX0_RVT   rptr_empty/g46/Y          
    135     957    75      2  1.7  AO22X1_RVT  rptr_empty/g45/Y          
     54    1011    52      3  1.6  INVX1_RVT   rptr_empty/g44/Y          
     50    1061    38      1  0.5  INVX0_RVT   rptr_empty/g43/Y          
    125    1186    73      3  1.6  AO22X1_RVT  rptr_empty/g4023__4319/Y  
      0    1186     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#------------------------------------------------------------------------



Path 28: MET (409 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     116                  
       Uncertainty:-      90                  
     Required Time:=    1594                  
      Launch Clock:-     100                  
         Data Path:-    1085                  
             Slack:=     409                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g35/Y           
    212     992    86      4  2.8  OA22X1_RVT  rptr_empty/g4406/Y         
     70    1061    58      5  2.5  INVX2_RVT   rptr_empty/g4407/Y         
    124    1185    64      2  1.0  AO22X1_RVT  rptr_empty/g4408/Y         
      0    1185     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 29: MET (418 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-    1071                  
             Slack:=     418                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_9_/CLK 
    247     347    82      2  1.3  DFFARX1_RVT wptr_full/wbin_reg_9_/QN  
    119     466   124     10  5.6  INVX1_RVT   wptr_full/g2420/Y         
    186     653    74      1  0.6  AND4X1_RVT  wptr_full/g4339__8428/Y   
    115     768   131      1  1.6  NAND3X0_RVT wptr_full/g4317__4733/Y   
    198     966    68      4  2.1  XNOR2X2_RVT wptr_full/g4303__1705/Y   
     70    1036    56      2  1.1  INVX0_RVT   wptr_full/g2448/Y         
    134    1171    76      3  1.8  AO22X1_RVT  wptr_full/g28/Y           
      0    1171     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 30: MET (426 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     282                  
       Uncertainty:-      90                  
     Required Time:=    1428                  
      Launch Clock:-     100                  
         Data Path:-     902                  
             Slack:=     426                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    251     351    84      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     81     432    69     16  4.4  INVX2_RVT    wptr_full/g4577/Y         
    123     555    63      3  1.8  AND2X1_RVT   wptr_full/g4349__8246/Y   
    138     693   124      2  1.0  NAND4X0_RVT  wptr_full/g4581/Y         
    138     831    50      2  1.9  NBUFFX2_RVT  wptr_full/g108/Y          
    171    1002    87      5  3.8  OA21X1_RVT   wptr_full/g104/Y          
      0    1002     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE  
#-------------------------------------------------------------------------



Path 31: MET (442 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     257                  
       Uncertainty:-      90                  
     Required Time:=    1453                  
      Launch Clock:-     100                  
         Data Path:-     911                  
             Slack:=     442                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT  rptr_empty/rempty_reg/QN  
    173     646    64      2  1.0  AND3X1_RVT   rptr_empty/g42/Y          
    116     762    50      1  0.5  AND3X1_RVT   rptr_empty/g4281/Y        
    104     866    76      3  1.9  AO21X1_RVT   rptr_empty/g39/Y          
     47     912    47      2  1.0  INVX1_RVT    rptr_empty/g4038/Y        
     99    1011    48      3  2.8  NBUFFX2_RVT  rptr_empty/g4273/Y        
      0    1011     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#-------------------------------------------------------------------------



Path 32: MET (442 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=    1587                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-    1120                  
             Slack:=     442                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                    
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT          
    165     591    70      4    2.1  AND2X1_RVT  wptr_full/g4350__7098/Y 
    116     707   106      2    1.1  NAND3X0_RVT wptr_full/g4321__9315/Y 
     74     782    61      1    0.5  INVX0_RVT   wptr_full/g307/Y        
    158     939    70      2    1.4  AO22X1_RVT  wptr_full/g140/Y        
     56     996    53      3    1.9  INVX1_RVT   wptr_full/g139/Y        
    150    1145    81      3    1.8  XOR3X2_RVT  wptr_full/g136/Y        
      0    1145     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (444 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-    1045                  
             Slack:=     444                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_4_/QN  
     76     424    63     15  3.5  INVX2_RVT   wptr_full/fopt4384/Y      
    136     560    52      1  0.6  AND3X1_RVT  wptr_full/g4344__1617/Y   
     93     653    41      1  0.6  AND2X1_RVT  wptr_full/g4324__9945/Y   
     89     742   107      2  1.1  NAND3X0_RVT wptr_full/g4307__8246/Y   
    197     938    75      3  1.8  OA22X1_RVT  wptr_full/g30/Y           
     71    1010    59      3  1.6  INVX1_RVT   wptr_full/g29/Y           
    136    1145    76      3  1.8  AO22X1_RVT  wptr_full/g4284__5107/Y   
      0    1145     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_8_/D   
#------------------------------------------------------------------------



Path 34: MET (449 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-    1040                  
             Slack:=     449                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_6_/QN  
     50     423    52     13  2.5  INVX2_RVT   wptr_full/g145/Y          
    195     617    79      1  0.6  AND4X1_RVT  wptr_full/g4333__2398/Y   
     93     710    85      2  1.1  NAND3X0_RVT wptr_full/g4321__9315/Y   
     46     756    47      1  0.5  INVX0_RVT   wptr_full/g307/Y          
    157     913    56      2  1.4  AO22X1_RVT  wptr_full/g140/Y          
     65     978    56      3  1.9  INVX1_RVT   wptr_full/g139/Y          
    162    1140    76      3  1.8  AO22X1_RVT  wptr_full/g299/Y          
      0    1140     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_7_/D   
#------------------------------------------------------------------------



Path 35: MET (457 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     274                  
       Uncertainty:-      90                  
     Required Time:=    1436                  
      Launch Clock:-     100                  
         Data Path:-     879                  
             Slack:=     457                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     51     412    49     11  1.4  INVX1_RVT    rptr_empty/g2445/Y         
    134     546    69      6  3.1  AND2X1_RVT   rptr_empty/g4342/Y         
    242     788    83      2  2.8  NAND4X1_RVT  rptr_empty/g4055__4733/Y   
    191     979    72      3  2.8  XNOR2X2_RVT  rptr_empty/g4353/Y         
      0     979     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE  
#--------------------------------------------------------------------------



Path 36: MET (474 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     113                  
       Uncertainty:-      90                  
     Required Time:=    1597                  
      Launch Clock:-     100                  
         Data Path:-    1024                  
             Slack:=     474                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    157     630    77      4  2.2  AND2X1_RVT  rptr_empty/g4069__5107/Y  
    118     748   104      2  1.1  NAND3X0_RVT rptr_empty/g4058__9945/Y  
     74     822    61      1  0.5  INVX0_RVT   rptr_empty/g46/Y          
    135     957    75      2  1.7  AO22X1_RVT  rptr_empty/g45/Y          
    167    1124    98      3  1.8  XOR3X2_RVT  rptr_empty/g4352/Y        
      0    1124     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#------------------------------------------------------------------------



Path 37: MET (478 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     118                  
       Uncertainty:-      90                  
     Required Time:=    1592                  
      Launch Clock:-     100                  
         Data Path:-    1015                  
             Slack:=     478                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g4048__4225/Y   
    228    1008    49      2  1.9  OAI22X2_RVT rptr_empty/g637/Y          
     42    1050    40      5  2.8  INVX2_RVT   rptr_empty/g636/Y          
     65    1115    68      4  2.8  INVX1_RVT   rptr_empty/g634/Y          
      0    1115     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 38: MET (487 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-    1011                  
             Slack:=     487                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_0_/QN  
     47     408    47     10  1.1  INVX1_RVT   rptr_empty/g4262/Y         
     96     505    45      4  2.4  NBUFFX2_RVT rptr_empty/g4078/Y         
    137     642    62      2  1.1  AND3X1_RVT  rptr_empty/g4064__6417/Y   
     56     698    42      1  0.5  INVX0_RVT   rptr_empty/g4044/Y         
    151     849   105      5  3.6  AO22X1_RVT  rptr_empty/g16/Y           
    114     963    52      3  1.8  NBUFFX2_RVT rptr_empty/g4274/Y         
    148    1111    56      1  0.5  AO22X1_RVT  rptr_empty/g1653/Y         
      0    1111     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D   
#-------------------------------------------------------------------------



Path 39: MET (487 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-    1011                  
             Slack:=     487                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_0_/QN  
     47     408    47     10  1.1  INVX1_RVT   rptr_empty/g4262/Y         
     96     505    45      4  2.4  NBUFFX2_RVT rptr_empty/g4078/Y         
    137     642    62      2  1.1  AND3X1_RVT  rptr_empty/g4064__6417/Y   
     56     698    42      1  0.5  INVX0_RVT   rptr_empty/g4044/Y         
    151     849   105      5  3.6  AO22X1_RVT  rptr_empty/g16/Y           
    114     963    52      3  1.8  NBUFFX2_RVT rptr_empty/g4274/Y         
    148    1111    56      1  0.5  AO22X1_RVT  rptr_empty/g668/Y          
      0    1111     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D   
#-------------------------------------------------------------------------



Path 40: MET (500 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-     989                  
             Slack:=     500                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     46     407    46      2  1.0  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     532    61      5  2.4  AND2X1_RVT  rptr_empty/g4261/Y         
    134     666    64      2  1.0  AND3X1_RVT  rptr_empty/g4062__1666/Y   
     78     744    62      1  0.4  NAND2X0_RVT rptr_empty/g4053__5115/Y   
    161     904    88      5  3.6  OA21X2_RVT  rptr_empty/g1659/Y         
    185    1089    76      3  1.8  AO22X1_RVT  rptr_empty/g1654/Y         
      0    1089     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D   
#-------------------------------------------------------------------------



Path 41: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (519 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     111                  
       Uncertainty:-      90                  
     Required Time:=    1599                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-    1054                  
             Slack:=     519                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                    
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT          
    238     664    86      3    1.7  AND4X1_RVT  wptr_full/g4575/Y       
    157     821    45      2    2.3  NAND2X2_RVT wptr_full/g4579/Y       
    191    1012    83      2    1.3  MUX21X2_RVT wptr_full/g138/Y        
     67    1079    54      2    1.0  INVX1_RVT   wptr_full/g137/Y        
      0    1079     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (536 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     113                  
       Uncertainty:-      90                  
     Required Time:=    1597                  
      Launch Clock:-     100                  
         Data Path:-     961                  
             Slack:=     536                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    152     678    89      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    102     780   112      2  1.1  NAND3X0_RVT rptr_empty/g35/Y           
    212     992    86      4  2.8  OA22X1_RVT  rptr_empty/g4406/Y         
     70    1061    58      5  2.5  INVX2_RVT   rptr_empty/g4407/Y         
      0    1061     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D   
#-------------------------------------------------------------------------



Path 107: MET (537 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-    1026                  
             Slack:=     537                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                    
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT          
    238     664    86      3    1.7  AND4X1_RVT  wptr_full/g4575/Y       
     46     710    47      1    0.5  INVX0_RVT   wptr_full/g37/Y         
    123     833    66      4    2.3  AO22X1_RVT  wptr_full/g36/Y         
     60     894    47      2    1.0  INVX1_RVT   wptr_full/g4318/Y       
    158    1052    76      3    1.8  AO22X1_RVT  wptr_full/g4298__1617/Y 
      0    1052     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (545 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=    1590                  
      Launch Clock:-     100                  
         Data Path:-     945                  
             Slack:=     545                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    272     372    77      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     58     430    56     16  3.9  INVX2_RVT   wptr_full/g4577/Y         
    122     552    52      3  1.6  AND2X1_RVT  wptr_full/g4349__8246/Y   
    132     683    58      1  0.5  AND3X1_RVT  wptr_full/g42/Y           
    159     842    71      3  2.4  OA21X1_RVT  wptr_full/g41/Y           
     64     906    52      4  2.6  INVX2_RVT   wptr_full/g40/Y           
    140    1045    73      3  1.6  AO22X1_RVT  wptr_full/g4295__5526/Y   
      0    1045     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D   
#------------------------------------------------------------------------



Path 109: MET (546 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=    1609                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-    1038                  
             Slack:=     546                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT           
    119     546   138      1    1.0  NAND3X0_RVT wptr_full/g4336__4319/Y  
    284     830    89      4    3.3  HADDX1_RVT  wptr_full/g4367__4584/SO 
     56     886    58      3    1.5  INVX1_RVT   wptr_full/g4561/Y        
    178    1064    77      1    0.5  MUX21X1_RVT wptr_full/g4580/Y        
      0    1064     -      1      -  DFFARX1_RVT wptr_full/wptr_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (550 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     109                  
       Uncertainty:-      90                  
     Required Time:=    1601                  
      Launch Clock:-     100                  
         Data Path:-     951                  
             Slack:=     550                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     46     407    46      2  1.0  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     532    61      5  2.4  AND2X1_RVT  rptr_empty/g4261/Y         
    157     689    82      5  2.9  AND3X1_RVT  rptr_empty/g37/Y           
    139     828    55      1  0.5  AND3X1_RVT  rptr_empty/g4046__5122/Y   
    160     988    73      4  2.6  OA21X1_RVT  rptr_empty/g4026__8428/Y   
     63    1051    50      2  1.0  INVX1_RVT   rptr_empty/fopt4100/Y      
      0    1051     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D  
#-------------------------------------------------------------------------



Path 111: MET (565 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     259                  
       Uncertainty:-      90                  
     Required Time:=    1451                  
      Launch Clock:-     100                  
         Data Path:-     787                  
             Slack:=     565                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    251     351    84      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     81     432    69     16  4.4  INVX2_RVT    wptr_full/g4577/Y         
    123     555    63      3  1.8  AND2X1_RVT   wptr_full/g4349__8246/Y   
    133     688    56      1  0.6  AND3X1_RVT   wptr_full/g42/Y           
    149     837    79      3  2.4  OA21X1_RVT   wptr_full/g41/Y           
     50     887    51      4  2.6  INVX2_RVT    wptr_full/g40/Y           
      0     887     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D   
#-------------------------------------------------------------------------



Path 112: MET (573 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     926                  
             Slack:=     573                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    173     646    64      2  1.0  AND3X1_RVT  rptr_empty/g42/Y          
     60     705    56      1  0.5  NAND2X0_RVT rptr_empty/g41/Y          
    165     870    64      3  1.9  AO21X1_RVT  rptr_empty/g39/Y          
     60     930    47      2  1.1  INVX1_RVT   rptr_empty/g4038/Y        
     95    1026    55      3  2.9  NBUFFX2_RVT rptr_empty/g4273/Y        
      0    1026     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 113: MET (575 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     264                  
       Uncertainty:-      90                  
     Required Time:=    1446                  
      Launch Clock:-     100                  
         Data Path:-     770                  
             Slack:=     575                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT  rptr_empty/rempty_reg/QN  
    173     646    64      2  1.0  AND3X1_RVT   rptr_empty/g42/Y          
     60     705    56      1  0.5  NAND2X0_RVT  rptr_empty/g41/Y          
    165     870    64      3  1.9  AO21X1_RVT   rptr_empty/g39/Y          
      0     870     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#-------------------------------------------------------------------------



Path 114: MET (580 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-     920                  
             Slack:=     580                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    157     630    77      4  2.2  AND2X1_RVT  rptr_empty/g4069__5107/Y  
    115     745   106      2  1.1  NAND3X0_RVT rptr_empty/g4054__7482/Y  
    212     957    76      4  3.1  AO22X1_RVT  rptr_empty/g4405/Y        
     63    1020    51      4  2.1  INVX2_RVT   rptr_empty/g4404/Y        
      0    1020     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#------------------------------------------------------------------------



Path 115: MET (587 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     113                  
       Uncertainty:-      90                  
     Required Time:=    1597                  
      Launch Clock:-     100                  
         Data Path:-     910                  
             Slack:=     587                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_4_/QN  
     76     424    63     15  3.5  INVX2_RVT   wptr_full/fopt4384/Y      
    136     560    52      1  0.6  AND3X1_RVT  wptr_full/g4344__1617/Y   
     93     653    41      1  0.6  AND2X1_RVT  wptr_full/g4324__9945/Y   
     89     742   107      2  1.1  NAND3X0_RVT wptr_full/g4307__8246/Y   
    197     938    75      3  1.8  OA22X1_RVT  wptr_full/g30/Y           
     71    1010    59      3  1.6  INVX1_RVT   wptr_full/g29/Y           
      0    1010     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 116: MET (591 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-     908                  
             Slack:=     591                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    157     630    77      4  2.2  AND2X1_RVT  rptr_empty/g4069__5107/Y  
    118     748   104      2  1.1  NAND3X0_RVT rptr_empty/g4058__9945/Y  
    196     945    59      2  1.7  AO22X1_RVT  rptr_empty/g45/Y          
     64    1008    53      3  1.6  INVX1_RVT   rptr_empty/g44/Y          
      0    1008     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 117: MET (599 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-     890                  
             Slack:=     599                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
     51     412    49     11  1.4  INVX1_RVT   rptr_empty/g2445/Y         
    134     546    69      6  3.1  AND2X1_RVT  rptr_empty/g4342/Y         
    242     788    83      2  2.8  NAND4X1_RVT rptr_empty/g4055__4733/Y   
    202     990    75      3  2.8  XNOR2X2_RVT rptr_empty/g4353/Y         
      0     990     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D   
#-------------------------------------------------------------------------



Path 118: MET (601 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     268                  
       Uncertainty:-      90                  
     Required Time:=    1442                  
      Launch Clock:-     100                  
         Data Path:-     742                  
             Slack:=     601                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    272     372    77      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     58     430    56     16  3.9  INVX2_RVT    wptr_full/g4577/Y         
    122     552    52      3  1.6  AND2X1_RVT   wptr_full/g4349__8246/Y   
    132     683    58      1  0.5  AND3X1_RVT   wptr_full/g42/Y           
    159     842    71      3  2.4  OA21X1_RVT   wptr_full/g41/Y           
      0     842     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI  
#-------------------------------------------------------------------------



Path 119: MET (602 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     132                  
       Uncertainty:-      90                  
     Required Time:=    1578                  
      Launch Clock:-     100                  
         Data Path:-     876                  
             Slack:=     602                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    251     351    84      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     81     432    69     16  4.4  INVX2_RVT   wptr_full/g4577/Y         
    123     555    63      3  1.8  AND2X1_RVT  wptr_full/g4349__8246/Y   
    138     693   124      2  1.0  NAND4X0_RVT wptr_full/g4581/Y         
    116     809    82      1  0.5  NAND2X0_RVT wptr_full/g107/Y          
    166     976   103      5  3.9  OA21X1_RVT  wptr_full/g104/Y          
      0     976     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 120: MET (607 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     119                  
       Uncertainty:-      90                  
     Required Time:=    1591                  
      Launch Clock:-     100                  
         Data Path:-     884                  
             Slack:=     607                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_9_/CLK 
    247     347    82      2  1.3  DFFARX1_RVT wptr_full/wbin_reg_9_/QN  
    119     466   124     10  5.6  INVX1_RVT   wptr_full/g2420/Y         
    186     653    74      1  0.6  AND4X1_RVT  wptr_full/g4339__8428/Y   
    115     768   131      1  1.6  NAND3X0_RVT wptr_full/g4317__4733/Y   
    217     984    71      4  2.2  XNOR2X2_RVT wptr_full/g4303__1705/Y   
      0     984     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 121: MET (620 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     878                  
             Slack:=     620                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_6_/QN  
     50     423    52     13  2.5  INVX2_RVT   wptr_full/g145/Y          
    195     617    79      1  0.6  AND4X1_RVT  wptr_full/g4333__2398/Y   
     93     710    85      2  1.1  NAND3X0_RVT wptr_full/g4321__9315/Y   
     46     756    47      1  0.5  INVX0_RVT   wptr_full/g307/Y          
    157     913    56      2  1.4  AO22X1_RVT  wptr_full/g140/Y          
     65     978    56      3  1.9  INVX1_RVT   wptr_full/g139/Y          
      0     978     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D   
#------------------------------------------------------------------------



Path 122: MET (639 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     131                  
       Uncertainty:-      90                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-     840                  
             Slack:=     639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_2_/QN  
     91     440    81     17  6.1  INVX2_RVT   wptr_full/g43/Y           
     99     539   124      1  0.6  NAND3X0_RVT wptr_full/g4342__6783/Y   
    170     709    51      1  1.2  OR2X1_RVT   wptr_full/g4328__1666/Y   
    231     940   100      5  2.8  XNOR2X1_RVT wptr_full/g106/Y          
      0     940     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 123: MET (643 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-      90                  
     Required Time:=    1414                  
      Launch Clock:-     100                  
         Data Path:-     671                  
             Slack:=     643                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     78     416    67      4  2.2  INVX1_RVT      wptr_full/fopt4386/Y      
    109     524    61      6  3.6  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     565    40      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
    100     665   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
     45     710    57      1  0.5  INVX1_RVT      fifomem/g245/Y            
     61     771    60      1  0.0  NAND2X0_RVT    fifomem/g240__6783/Y      
      0     771     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (644 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     678                  
             Slack:=     644                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     78     416    67      4  2.2  INVX1_RVT      wptr_full/fopt4386/Y      
    109     524    61      6  3.6  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     565    40      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
    100     665   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
    113     778    38      1  0.0  OR2X1_RVT      fifomem/g238__8428/Y      
      0     778     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (650 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     672                  
             Slack:=     650                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     78     416    67      4  2.2  INVX1_RVT      wptr_full/fopt4386/Y      
    109     524    61      6  3.6  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     565    40      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
     97     662   113      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    110     772    38      1  0.0  OR2X1_RVT      fifomem/g237__4319/Y      
      0     772     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (650 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     105                  
       Uncertainty:-      90                  
     Required Time:=    1605                  
      Launch Clock:-     100                  
         Data Path:-     855                  
             Slack:=     650                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_0_/QN  
     47     408    47     10  1.1  INVX1_RVT   rptr_empty/g4262/Y         
     96     505    45      4  2.4  NBUFFX2_RVT rptr_empty/g4078/Y         
    137     642    62      2  1.1  AND3X1_RVT  rptr_empty/g4064__6417/Y   
     56     698    42      1  0.5  INVX0_RVT   rptr_empty/g4044/Y         
    151     849   105      5  3.6  AO22X1_RVT  rptr_empty/g16/Y           
     52     901    59      4  2.2  INVX2_RVT   rptr_empty/fopt4095/Y      
     54     955    41      1  0.5  INVX0_RVT   rptr_empty/fopt4094/Y      
      0     955     -      1    -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D   
#-------------------------------------------------------------------------



Path 127: MET (650 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     287                  
       Uncertainty:-      90                  
     Required Time:=    1423                  
      Launch Clock:-     100                  
         Data Path:-     672                  
             Slack:=     650                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     78     416    67      4  2.2  INVX1_RVT      wptr_full/fopt4386/Y      
    109     524    61      6  3.6  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     565    40      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
     97     662   113      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    110     772    36      1  0.0  OR2X1_RVT      fifomem/g239__5526/Y      
      0     772     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (658 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     111                  
       Uncertainty:-      90                  
     Required Time:=    1599                  
      Launch Clock:-     100                  
         Data Path:-     842                  
             Slack:=     658                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT   rptr_empty/fopt4359/Y      
    124     526    71      5  2.5  AND2X1_RVT  rptr_empty/g4261/Y         
    128     654    64      2  1.1  AND3X1_RVT  rptr_empty/g4062__1666/Y   
     57     711    54      1  0.4  NAND2X0_RVT rptr_empty/g4053__5115/Y   
    166     877    83      5  3.6  OA21X2_RVT  rptr_empty/g1659/Y         
     65     942    53      4  2.0  INVX2_RVT   rptr_empty/g1658/Y         
      0     942     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D   
#-------------------------------------------------------------------------



Path 129: MET (666 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-      90                  
     Required Time:=    1414                  
      Launch Clock:-     100                  
         Data Path:-     648                  
             Slack:=     666                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/g11/Y           
    100     502    59      6  3.4  NBUFFX2_RVT    rptr_empty/g10/Y           
     40     542    39      2  0.8  INVX1_RVT      fifomem/g266/Y             
    100     642   118      2  1.5  NAND2X0_RVT    fifomem/g263__2883/Y       
     45     687    57      1  0.5  INVX1_RVT      fifomem/g262/Y             
     61     748    60      1  0.0  NAND2X0_RVT    fifomem/g257__4733/Y       
      0     748     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (666 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     124                  
       Uncertainty:-      90                  
     Required Time:=    1586                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     894                  
             Slack:=     666                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                    
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT          
    165     591    70      4    2.1  AND2X1_RVT  wptr_full/g4350__7098/Y 
     98     689    41      1    0.5  AND2X1_RVT  wptr_full/g306/Y        
    122     811    52      1    0.5  AND3X1_RVT  wptr_full/g302/Y        
    109     920    82      4    2.3  AO21X1_RVT  wptr_full/g301/Y        
      0     920     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (667 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     655                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/g11/Y           
    100     502    59      6  3.4  NBUFFX2_RVT    rptr_empty/g10/Y           
     40     542    39      2  0.8  INVX1_RVT      fifomem/g266/Y             
    100     642   118      2  1.5  NAND2X0_RVT    fifomem/g263__2883/Y       
    113     755    38      1  0.0  OR2X1_RVT      fifomem/g255__5115/Y       
      0     755     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (672 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     650                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/g11/Y           
    100     502    59      6  3.4  NBUFFX2_RVT    rptr_empty/g10/Y           
     40     542    39      2  0.8  INVX1_RVT      fifomem/g266/Y             
     97     639   113      2  1.4  NAND2X0_RVT    fifomem/g261__9945/Y       
    110     750    38      1  0.0  OR2X1_RVT      fifomem/g254__1881/Y       
      0     750     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (673 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     287                  
       Uncertainty:-      90                  
     Required Time:=    1423                  
      Launch Clock:-     100                  
         Data Path:-     650                  
             Slack:=     673                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/g11/Y           
    100     502    59      6  3.4  NBUFFX2_RVT    rptr_empty/g10/Y           
     40     542    39      2  0.8  INVX1_RVT      fifomem/g266/Y             
     97     639   113      2  1.4  NAND2X0_RVT    fifomem/g261__9945/Y       
    110     750    36      1  0.0  OR2X1_RVT      fifomem/g256__7482/Y       
      0     750     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (675 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-      90                  
     Required Time:=    1414                  
      Launch Clock:-     100                  
         Data Path:-     639                  
             Slack:=     675                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     58     419    55      4  2.0  INVX1_RVT      wptr_full/fopt4386/Y      
    106     526    51      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
    107     633   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
     45     678    57      1  0.5  INVX1_RVT      fifomem/g242/Y            
     61     739    60      1  0.0  NAND2X0_RVT    fifomem/g234__2398/Y      
      0     739     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (676 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     646                  
             Slack:=     676                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     58     419    55      4  2.0  INVX1_RVT      wptr_full/fopt4386/Y      
    106     526    51      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
    107     633   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
    113     746    38      1  0.0  OR2X1_RVT      fifomem/g236__6260/Y      
      0     746     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (694 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-     806                  
             Slack:=     694                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    272     372    77      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     58     430    56     16  3.9  INVX2_RVT   wptr_full/g4577/Y         
    122     552    52      3  1.6  AND2X1_RVT  wptr_full/g4349__8246/Y   
    132     683    58      1  0.5  AND3X1_RVT  wptr_full/g42/Y           
    159     842    71      3  2.4  OA21X1_RVT  wptr_full/g41/Y           
     64     906    52      4  2.6  INVX2_RVT   wptr_full/g40/Y           
      0     906     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 137: MET (696 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-      90                  
     Required Time:=    1414                  
      Launch Clock:-     100                  
         Data Path:-     619                  
             Slack:=     696                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46     407    46      2  1.0  INVX1_RVT      rptr_empty/g11/Y           
     99     506    49      6  3.1  NBUFFX2_RVT    rptr_empty/g10/Y           
    106     612   118      2  1.5  NAND2X0_RVT    fifomem/g260__9315/Y       
     45     657    57      1  0.5  INVX1_RVT      fifomem/g259/Y             
     61     719    60      1  0.0  NAND2X0_RVT    fifomem/g251__8246/Y       
      0     719     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (697 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     625                  
             Slack:=     697                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46     407    46      2  1.0  INVX1_RVT      rptr_empty/g11/Y           
     99     506    49      6  3.1  NBUFFX2_RVT    rptr_empty/g10/Y           
    106     612   118      2  1.5  NAND2X0_RVT    fifomem/g260__9315/Y       
    113     725    38      1  0.0  OR2X1_RVT      fifomem/g253__6131/Y       
      0     725     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (718 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     604                  
             Slack:=     718                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     58     419    55      4  2.0  INVX1_RVT      wptr_full/fopt4386/Y      
    106     526    51      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     83     609    79      1  0.7  NAND2X0_RVT    fifomem/g247__5122/Y      
     96     704    38      1  0.0  OR2X1_RVT      fifomem/g235__5107/Y      
      0     704     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (735 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-      89                  
       Uncertainty:-      90                  
     Required Time:=    1621                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     861                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT           
    119     546   138      1    1.0  NAND3X0_RVT wptr_full/g4336__4319/Y  
    284     830    89      4    3.3  HADDX1_RVT  wptr_full/g4367__4584/SO 
     56     886    58      3    1.5  INVX1_RVT   wptr_full/g4561/Y        
      0     886     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (738 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     584                  
             Slack:=     738                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46     407    46      2  1.0  INVX1_RVT      rptr_empty/g11/Y           
     99     506    49      6  3.1  NBUFFX2_RVT    rptr_empty/g10/Y           
     82     588    78      1  0.7  NAND2X0_RVT    fifomem/g264__2346/Y       
     96     684    38      1  0.0  OR2X1_RVT      fifomem/g252__7098/Y       
      0     684     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (740 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=    1585                  
      Launch Clock:-     100                  
         Data Path:-     745                  
             Slack:=     740                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    272     372    77      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     58     430    56     16  3.9  INVX2_RVT   wptr_full/g4577/Y         
    206     636    93      3  1.7  AND4X1_RVT  wptr_full/g4575/Y         
     69     704    55      1  0.5  INVX0_RVT   wptr_full/g37/Y           
    141     845    84      4  2.3  AO22X1_RVT  wptr_full/g36/Y           
      0     845     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_2_/D   
#------------------------------------------------------------------------



Path 143: MET (755 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     133                  
       Uncertainty:-      90                  
     Required Time:=    1577                  
      Launch Clock:-     100                  
         Data Path:-     722                  
             Slack:=     755                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    373     473   151      7  5.7  DFFASX2_RVT rptr_empty/rempty_reg/QN  
    157     630    77      4  2.2  AND2X1_RVT  rptr_empty/g4069__5107/Y  
    192     822   103      5  3.5  AO22X1_RVT  rptr_empty/g4059__2883/Y  
      0     822     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 144: MET (797 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     119                  
       Uncertainty:-      90                  
     Required Time:=    1591                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     768                  
             Slack:=     797                  

Exceptions/Constraints:
  input_delay             -100            in_del_24_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    4.9  I1025_NS    io_b_winc/DOUT           
    134     560    61      1    1.0  AND2X1_RVT  wptr_full/g4348__5122/Y  
    233     793    94      3    3.5  HADDX1_RVT  wptr_full/g4369__4586/SO 
      0     793     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (828 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     295                  
       Uncertainty:-      90                  
     Required Time:=    1415                  
      Launch Clock:-     100                  
         Data Path:-     487                  
             Slack:=     828                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     58     419    55      4  2.0  INVX1_RVT      wptr_full/fopt4386/Y      
    106     526    51      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     61     587    58      1  0.0  NAND3X0_RVT    fifomem/g241__3680/Y      
      0     587     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (849 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     295                  
       Uncertainty:-      90                  
     Required Time:=    1415                  
      Launch Clock:-     100                  
         Data Path:-     466                  
             Slack:=     849                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     46     407    46      2  1.0  INVX1_RVT      rptr_empty/g11/Y           
     99     506    49      6  3.1  NBUFFX2_RVT    rptr_empty/g10/Y           
     60     566    58      1  0.0  NAND3X0_RVT    fifomem/g258__6161/Y       
      0     566     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 148: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 149: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 150: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 151: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 152: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 153: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 154: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 155: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 156: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 157: MET (1132 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 158: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 159: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 160: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 161: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 162: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 163: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 164: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 165: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 166: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 167: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 168: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 169: MET (1254 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (1254 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (1254 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1254 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1254 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1254 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1254 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1254 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -114                  
       Uncertainty:-      90                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     470                  
             Slack:=    1254                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     65     402    52      2  1.1  INVX1_RVT      rptr_empty/fopt4359/Y      
     88     490    43      2  1.3  NBUFFX2_RVT    rptr_empty/fopt4358/Y      
     38     528    35      2  1.1  INVX1_RVT      rptr_empty/fopt4357/Y      
     42     570    35      9  0.6  INVX0_RVT      rptr_empty/fopt4356/Y      
      0     570     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (1335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=    1335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    376     476    64     10  1.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0     476     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (1364 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (1364 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (1364 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (1364 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (1364 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (1364 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (1364 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (1364 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -94                  
       Uncertainty:-      90                  
     Required Time:=    1804                  
      Launch Clock:-     100                  
         Data Path:-     340                  
             Slack:=    1364                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     91     440    81     17  6.1  INVX2_RVT      wptr_full/g43/Y            
      0     440     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (1368 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1368 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1368 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (1368 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1368 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1368 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1368 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1368 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -90                  
       Uncertainty:-      90                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     94     432    90     15  3.7  INVX1_RVT      rptr_empty/g4224/Y         
      0     432     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1370 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1370 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1370 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1370 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1370 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1370 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1370 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1370 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -96                  
       Uncertainty:-      90                  
     Required Time:=    1806                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1370                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     87     436    76     15  5.4  INVX2_RVT      wptr_full/fopt4397/Y       
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1376 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1376 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1376 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1376 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1376 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1376 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1376 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1376 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     83     432    71     16  4.7  INVX2_RVT      wptr_full/g4576/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1376 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1376 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1376 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1376 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1376 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1376 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1376 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1376 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -99                  
       Uncertainty:-      90                  
     Required Time:=    1809                  
      Launch Clock:-     100                  
         Data Path:-     332                  
             Slack:=    1376                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    251     351    84      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     81     432    69     16  4.4  INVX2_RVT      wptr_full/g4577/Y          
      0     432     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1387 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1387 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1387 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1387 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1387 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1387 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1387 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1387 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-      90                  
     Required Time:=    1811                  
      Launch Clock:-     100                  
         Data Path:-     324                  
             Slack:=    1387                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     76     424    63     15  3.5  INVX2_RVT      wptr_full/fopt4384/Y       
      0     424     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1391 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1391 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1391 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1391 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1391 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1391 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1391 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1391 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1394 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1394 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1394 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1394 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1394 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1394 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1394 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1394 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     319                  
             Slack:=    1394                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     70     419    58     13  2.7  INVX2_RVT      wptr_full/g145/Y           
      0     419     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1403 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1403 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1403 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1403 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1403 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1403 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1403 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1403 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1403 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1403 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1403 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4280/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1403 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     310                  
             Slack:=    1403                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     72     410    60     11  1.7  INVX1_RVT      rptr_empty/g4465/Y         
      0     410     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1405 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1405 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1405 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1405 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1405 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1405 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1405 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1405 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-      90                  
     Required Time:=    1813                  
      Launch Clock:-     100                  
         Data Path:-     308                  
             Slack:=    1405                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     71     408    58     11  1.6  INVX1_RVT      rptr_empty/g2445/Y         
      0     408     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1412 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1412 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1412 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1412 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1412 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1412 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1412 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1412 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -106                  
       Uncertainty:-      90                  
     Required Time:=    1816                  
      Launch Clock:-     100                  
         Data Path:-     303                  
             Slack:=    1412                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     66     403    53     10  1.2  INVX1_RVT      rptr_empty/g4262/Y         
      0     403     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

