
Project-Temprature.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000135e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cdc  08013770  08013770  00023770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801444c  0801444c  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  0801444c  0801444c  0002444c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014454  08014454  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08014454  08014454  00024454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   0000000c  08014460  08014460  00024460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0801446c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000032f4  20000220  08014688  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003514  08014688  00033514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030760  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006eea  00000000  00000000  000609ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000026e8  00000000  00000000  00067898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002450  00000000  00000000  00069f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003027f  00000000  00000000  0006c3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fa16  00000000  00000000  0009c64f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010afc5  00000000  00000000  000cc065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d702a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000baac  00000000  00000000  001d707c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013758 	.word	0x08013758

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08013758 	.word	0x08013758

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <_ZN3BUZC1E9_buzState>:

BUZ::BUZ() {
	// TODO Auto-generated constructor stub

}
BUZ::BUZ(BUZ_STATE state)
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	70fb      	strb	r3, [r7, #3]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <_ZN3BUZC1E9_buzState+0x2c>)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	711a      	strb	r2, [r3, #4]
{
	State = state;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	78fa      	ldrb	r2, [r7, #3]
 8000ee8:	711a      	strb	r2, [r3, #4]
}
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4618      	mov	r0, r3
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	08013cec 	.word	0x08013cec

08000efc <_ZN3BUZD1Ev>:

BUZ::~BUZ() {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <_ZN3BUZD1Ev+0x1c>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	08013cec 	.word	0x08013cec

08000f1c <_ZN3BUZD0Ev>:
BUZ::~BUZ() {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
}
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff ffe9 	bl	8000efc <_ZN3BUZD1Ev>
 8000f2a:	2108      	movs	r1, #8
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f00e fc75 	bl	800f81c <_ZdlPvj>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <_ZN3BUZ9buzzStartEv>:

void BUZ::buzzStart()
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	State = BUZ_ON;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2201      	movs	r2, #1
 8000f48:	711a      	strb	r2, [r3, #4]
	HAL_TIM_Base_Start(&htim3);
 8000f4a:	4805      	ldr	r0, [pc, #20]	; (8000f60 <_ZN3BUZ9buzzStartEv+0x24>)
 8000f4c:	f006 f892 	bl	8007074 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f50:	2100      	movs	r1, #0
 8000f52:	4803      	ldr	r0, [pc, #12]	; (8000f60 <_ZN3BUZ9buzzStartEv+0x24>)
 8000f54:	f006 f974 	bl	8007240 <HAL_TIM_PWM_Start>
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	2000069c 	.word	0x2000069c

08000f64 <_ZN3BUZ8buzzStopEv>:

void BUZ::buzzStop()
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	State = BUZ_OFF;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	711a      	strb	r2, [r3, #4]
	HAL_TIM_Base_Stop(&htim3);
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <_ZN3BUZ8buzzStopEv+0x24>)
 8000f74:	f006 f8e6 	bl	8007144 <HAL_TIM_Base_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4803      	ldr	r0, [pc, #12]	; (8000f88 <_ZN3BUZ8buzzStopEv+0x24>)
 8000f7c:	f006 fa66 	bl	800744c <HAL_TIM_PWM_Stop>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	2000069c 	.word	0x2000069c

08000f8c <_ZN6ButtonD1Ev>:


Button::Button() {
	// TODO Auto-generated constructor stub
}
Button::~Button() {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <_ZN6ButtonD1Ev+0x1c>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	08013cfc 	.word	0x08013cfc

08000fac <_ZN6ButtonD0Ev>:
Button::~Button() {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
}
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ffe9 	bl	8000f8c <_ZN6ButtonD1Ev>
 8000fba:	210c      	movs	r1, #12
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f00e fc2d 	bl	800f81c <_ZdlPvj>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <_ZN6ButtonC1EP12GPIO_TypeDeft>:
Button::Button(GPIO_TypeDef* gpiox, uint16_t gpio_pin)
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <_ZN6ButtonC1EP12GPIO_TypeDeft+0x30>)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	601a      	str	r2, [r3, #0]
{
	GPIOx = gpiox;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	68ba      	ldr	r2, [r7, #8]
 8000fe4:	605a      	str	r2, [r3, #4]
	GPIO_Pin = gpio_pin;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	88fa      	ldrh	r2, [r7, #6]
 8000fea:	811a      	strh	r2, [r3, #8]
}
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3714      	adds	r7, #20
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	08013cfc 	.word	0x08013cfc

08001000 <_ZN10CliCommandC1Ev>:
{


public:

	CliCommand(){};
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <_ZN10CliCommandC1Ev+0x1c>)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4618      	mov	r0, r3
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	08013e20 	.word	0x08013e20

08001020 <_ZN10CliCommandD1Ev>:
	virtual ~CliCommand(){};
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <_ZN10CliCommandD1Ev+0x1c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	08013e20 	.word	0x08013e20

08001040 <_ZN10CliCommandD0Ev>:
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ffe9 	bl	8001020 <_ZN10CliCommandD1Ev>
 800104e:	2104      	movs	r1, #4
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f00e fbe3 	bl	800f81c <_ZdlPvj>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <_ZN3CLIC1Ev>:
extern SdCard* LogSdCard;
extern char RecordsArr[50][100];

extern int numOfRecords;

CLI::CLI() {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	4a06      	ldr	r2, [pc, #24]	; (8001084 <_ZN3CLIC1Ev+0x24>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	605a      	str	r2, [r3, #4]
	// TODO Auto-generated constructor stub
}
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	08013e10 	.word	0x08013e10

08001088 <_ZN3CLID1Ev>:

CLI::~CLI() {
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	4a04      	ldr	r2, [pc, #16]	; (80010a4 <_ZN3CLID1Ev+0x1c>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4618      	mov	r0, r3
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	08013e10 	.word	0x08013e10

080010a8 <_ZN3CLID0Ev>:
CLI::~CLI() {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
}
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ffe9 	bl	8001088 <_ZN3CLID1Ev>
 80010b6:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f00e fbae 	bl	800f81c <_ZdlPvj>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <_ZN8BuzOnCmdC1EP3BUZ>:

class BuzOnCmd : public CliCommand
{
	BUZ * _buz;
public:
	BuzOnCmd(BUZ * buz) : _buz(buz) {}
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff91 	bl	8001000 <_ZN10CliCommandC1Ev>
 80010de:	4a05      	ldr	r2, [pc, #20]	; (80010f4 <_ZN8BuzOnCmdC1EP3BUZ+0x28>)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	08013dfc 	.word	0x08013dfc

080010f8 <_ZN8BuzOnCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
		_buz->buzzStart();
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff18 	bl	8000f3c <_ZN3BUZ9buzzStartEv>
	}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <_ZN9BuzOffCmdC1EP3BUZ>:
};
class BuzOffCmd : public CliCommand
{
	BUZ * _buz;
public:
	BuzOffCmd(BUZ * buz) : _buz(buz) {}
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff6d 	bl	8001000 <_ZN10CliCommandC1Ev>
 8001126:	4a05      	ldr	r2, [pc, #20]	; (800113c <_ZN9BuzOffCmdC1EP3BUZ+0x28>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	08013de8 	.word	0x08013de8

08001140 <_ZN9BuzOffCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
		_buz->buzzStop();
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff08 	bl	8000f64 <_ZN3BUZ8buzzStopEv>
	}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <_ZN8LedOnCmdC1EP3LED>:

class LedOnCmd : public CliCommand
{
	LED * _led;
public:
	LedOnCmd(LED * led) : _led(led) {}
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ff49 	bl	8001000 <_ZN10CliCommandC1Ev>
 800116e:	4a05      	ldr	r2, [pc, #20]	; (8001184 <_ZN8LedOnCmdC1EP3LED+0x28>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	08013dd4 	.word	0x08013dd4

08001188 <_ZN8LedOnCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
		_led->LedOn();
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	f001 f830 	bl	80021fc <_ZN3LED5LedOnEv>
	}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <_ZN9LedOffCmdC1EP3LED>:

class LedOffCmd : public CliCommand
{
	LED * _led;
public:
	LedOffCmd(LED * led) : _led(led) {}
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ff25 	bl	8001000 <_ZN10CliCommandC1Ev>
 80011b6:	4a05      	ldr	r2, [pc, #20]	; (80011cc <_ZN9LedOffCmdC1EP3LED+0x28>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	08013dc0 	.word	0x08013dc0

080011d0 <_ZN9LedOffCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
		_led->LedOFF();
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 f81f 	bl	8002222 <_ZN3LED6LedOFFEv>
	}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_ZN11LedBlinkCmdC1EP3LED>:
};
class LedBlinkCmd : public CliCommand
{
	LED * _led;
public:
	LedBlinkCmd(LED * led) : _led(led) {}
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff01 	bl	8001000 <_ZN10CliCommandC1Ev>
 80011fe:	4a05      	ldr	r2, [pc, #20]	; (8001214 <_ZN11LedBlinkCmdC1EP3LED+0x28>)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	08013dac 	.word	0x08013dac

08001218 <_ZN11LedBlinkCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
		_led->LedBlink();
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	4618      	mov	r0, r3
 8001228:	f001 f80e 	bl	8002248 <_ZN3LED8LedBlinkEv>
	}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <_ZN15LedStopBlinkCmdC1EP3LED>:
// LedStopBlinkCmd may not be used
class LedStopBlinkCmd : public CliCommand
{
	LED * _led;
public:
	LedStopBlinkCmd(LED * led) : _led(led) {}
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fedd 	bl	8001000 <_ZN10CliCommandC1Ev>
 8001246:	4a05      	ldr	r2, [pc, #20]	; (800125c <_ZN15LedStopBlinkCmdC1EP3LED+0x28>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	08013d98 	.word	0x08013d98

08001260 <_ZN15LedStopBlinkCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
		_led->LedStopBlink();
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	4618      	mov	r0, r3
 8001270:	f000 fffd 	bl	800226e <_ZN3LED12LedStopBlinkEv>
	}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_ZN7TempCmdC1EP3DHT>:
// TempCmd will read the temp from dht and print it
class TempCmd : public CliCommand
{
	DHT * _dht;
public:
	TempCmd(DHT * dht) : _dht(dht) {}
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff feb9 	bl	8001000 <_ZN10CliCommandC1Ev>
 800128e:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <_ZN7TempCmdC1EP3DHT+0x28>)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08013d84 	.word	0x08013d84

080012a8 <_ZN7TempCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
//		_dht->Dht_readAsync();
		_dht->DHT_main();
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 fdae 	bl	8001e18 <_ZN3DHT8DHT_mainEv>
	}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <_ZN13SetWarningCmdC1EP5Flash>:
};
class SetWarningCmd : public CliCommand
{
	Flash * _thresholds;
public:
	SetWarningCmd(Flash * thresholds) : _thresholds(thresholds) {}
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fe95 	bl	8001000 <_ZN10CliCommandC1Ev>
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <_ZN13SetWarningCmdC1EP5Flash+0x28>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	08013d70 	.word	0x08013d70

080012f0 <_ZN13SetWarningCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]

	int value = atoi(param);
 80012fa:	6838      	ldr	r0, [r7, #0]
 80012fc:	f00f f9e1 	bl	80106c2 <atoi>
 8001300:	60f8      	str	r0, [r7, #12]
	_thresholds->setWarning(value);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	68f9      	ldr	r1, [r7, #12]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 fe89 	bl	8002020 <_ZN5Flash10setWarningEi>
	}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <_ZN14SetCriticalCmdC1EP5Flash>:
};
class SetCriticalCmd : public CliCommand
{
	Flash * _thresholds;
public:
	SetCriticalCmd(Flash * thresholds) : _thresholds(thresholds) {}
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fe6b 	bl	8001000 <_ZN10CliCommandC1Ev>
 800132a:	4a05      	ldr	r2, [pc, #20]	; (8001340 <_ZN14SetCriticalCmdC1EP5Flash+0x28>)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	08013d5c 	.word	0x08013d5c

08001344 <_ZN14SetCriticalCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]

	int value = atoi(param);
 800134e:	6838      	ldr	r0, [r7, #0]
 8001350:	f00f f9b7 	bl	80106c2 <atoi>
 8001354:	60f8      	str	r0, [r7, #12]
	_thresholds->setCritical(value);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	68f9      	ldr	r1, [r7, #12]
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fe9b 	bl	8002098 <_ZN5Flash11setCriticalEi>
	}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <_ZN18PrintThresholdsCmdC1EP5Flash>:
};
class PrintThresholdsCmd: public CliCommand
{
	Flash * _thresholds;
public:
	PrintThresholdsCmd(Flash * thresholds) : _thresholds(thresholds) {}
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fe41 	bl	8001000 <_ZN10CliCommandC1Ev>
 800137e:	4a05      	ldr	r2, [pc, #20]	; (8001394 <_ZN18PrintThresholdsCmdC1EP5Flash+0x28>)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	08013d48 	.word	0x08013d48

08001398 <_ZN18PrintThresholdsCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]

	_thresholds->printThresHolds();
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 feb2 	bl	8002110 <_ZN5Flash15printThresHoldsEv>
	}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_ZN11PrintLogCmd9doCommandEPKc>:
	}
}
class PrintLogCmd: public CliCommand
{
public:
	void doCommand(const char* param) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
//		printRecords();
		LogSdCard->print("Log.txt");
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <_ZN11PrintLogCmd9doCommandEPKc+0x20>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4905      	ldr	r1, [pc, #20]	; (80013d8 <_ZN11PrintLogCmd9doCommandEPKc+0x24>)
 80013c4:	4618      	mov	r0, r3
 80013c6:	f001 fbd1 	bl	8002b6c <_ZN6SdCard5printEPc>
	}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200003c0 	.word	0x200003c0
 80013d8:	080137b4 	.word	0x080137b4

080013dc <_ZN11ClearLogCmd9doCommandEPKc>:
	}
}
class ClearLogCmd: public CliCommand
{
public:
	void doCommand(const char* param) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
//		clearRecords();
		LogSdCard->clear("Log.txt");
 80013e6:	4b05      	ldr	r3, [pc, #20]	; (80013fc <_ZN11ClearLogCmd9doCommandEPKc+0x20>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4905      	ldr	r1, [pc, #20]	; (8001400 <_ZN11ClearLogCmd9doCommandEPKc+0x24>)
 80013ec:	4618      	mov	r0, r3
 80013ee:	f001 fc03 	bl	8002bf8 <_ZN6SdCard5clearEPc>
	}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200003c0 	.word	0x200003c0
 8001400:	080137b4 	.word	0x080137b4

08001404 <_ZN7HelpCmdC1EP3CLI>:
// HelpCmd will print the commands in the CLI
class HelpCmd : public CliCommand
{
	CLI * _cli;
public:
	HelpCmd(CLI * cli) : _cli(cli) {}
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fdf5 	bl	8001000 <_ZN10CliCommandC1Ev>
 8001416:	4a05      	ldr	r2, [pc, #20]	; (800142c <_ZN7HelpCmdC1EP3CLI+0x28>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08013d0c 	.word	0x08013d0c

08001430 <_ZN7HelpCmd9doCommandEPKc>:
	void doCommand(const char* param) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
		_cli->printCommands();
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	4618      	mov	r0, r3
 8001440:	f000 f864 	bl	800150c <_ZN3CLI13printCommandsEv>
	}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>:
};
void CLI::registerCommand(const char * name, CliCommand * command)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
	if (commandsCount >= MAX_COMMANDS) {
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b31      	cmp	r3, #49	; 0x31
 800145e:	dd03      	ble.n	8001468 <_ZN3CLI15registerCommandEPKcP10CliCommand+0x1c>
			printf("Too many commands, cannot register\r\n");
 8001460:	480d      	ldr	r0, [pc, #52]	; (8001498 <_ZN3CLI15registerCommandEPKcP10CliCommand+0x4c>)
 8001462:	f00f ff53 	bl	801130c <puts>
			return;
 8001466:	e013      	b.n	8001490 <_ZN3CLI15registerCommandEPKcP10CliCommand+0x44>
		}

	container[commandsCount].name = name;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	3201      	adds	r2, #1
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	container[commandsCount].command = command;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	3301      	adds	r3, #1
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	4413      	add	r3, r2
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	605a      	str	r2, [r3, #4]
	commandsCount++;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	605a      	str	r2, [r3, #4]
}
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	080137c0 	.word	0x080137c0

0800149c <_ZN3CLI14performCommandEPcS0_>:
void CLI::performCommand(char* cmd, char * param){
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < commandsCount; i++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	da21      	bge.n	80014fa <_ZN3CLI14performCommandEPcS0_+0x5e>
		if (strcmp(container[i].name, (char *)cmd) == 0) {
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	3201      	adds	r2, #1
 80014bc:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80014c0:	68b9      	ldr	r1, [r7, #8]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe fe84 	bl	80001d0 <strcmp>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d111      	bne.n	80014f2 <_ZN3CLI14performCommandEPcS0_+0x56>
			container[i].command->doCommand(param);
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3301      	adds	r3, #1
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	4413      	add	r3, r2
 80014d8:	6858      	ldr	r0, [r3, #4]
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	3301      	adds	r3, #1
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4413      	add	r3, r2
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3308      	adds	r3, #8
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4798      	blx	r3
			return;
 80014f0:	e006      	b.n	8001500 <_ZN3CLI14performCommandEPcS0_+0x64>
	for (int i = 0; i < commandsCount; i++) {
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	e7d8      	b.n	80014ac <_ZN3CLI14performCommandEPcS0_+0x10>
		}
	}
	printf("Invalid command\r\n");
 80014fa:	4803      	ldr	r0, [pc, #12]	; (8001508 <_ZN3CLI14performCommandEPcS0_+0x6c>)
 80014fc:	f00f ff06 	bl	801130c <puts>
}
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	080137e4 	.word	0x080137e4

0800150c <_ZN3CLI13printCommandsEv>:
void CLI::printCommands()
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	printf("Available commands:\r\n");
 8001514:	480d      	ldr	r0, [pc, #52]	; (800154c <_ZN3CLI13printCommandsEv+0x40>)
 8001516:	f00f fef9 	bl	801130c <puts>
	for (int i = 0; i < commandsCount; i++) {
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	429a      	cmp	r2, r3
 8001526:	da0c      	bge.n	8001542 <_ZN3CLI13printCommandsEv+0x36>
		printf("\t%s\r\n", container[i].name);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	3201      	adds	r2, #1
 800152e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8001532:	4619      	mov	r1, r3
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <_ZN3CLI13printCommandsEv+0x44>)
 8001536:	f00f fe63 	bl	8011200 <iprintf>
	for (int i = 0; i < commandsCount; i++) {
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	3301      	adds	r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	e7ed      	b.n	800151e <_ZN3CLI13printCommandsEv+0x12>
	}
}
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	080137f8 	.word	0x080137f8
 8001550:	08013810 	.word	0x08013810

08001554 <_ZN11PrintLogCmdC1Ev>:
class PrintLogCmd: public CliCommand
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fd4e 	bl	8001000 <_ZN10CliCommandC1Ev>
 8001564:	4a03      	ldr	r2, [pc, #12]	; (8001574 <_ZN11PrintLogCmdC1Ev+0x20>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	08013d34 	.word	0x08013d34

08001578 <_ZN11ClearLogCmdC1Ev>:
class ClearLogCmd: public CliCommand
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fd3c 	bl	8001000 <_ZN10CliCommandC1Ev>
 8001588:	4a03      	ldr	r2, [pc, #12]	; (8001598 <_ZN11ClearLogCmdC1Ev+0x20>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	08013d20 	.word	0x08013d20

0800159c <_ZN3CLI7CliInitEv>:




void CLI::CliInit()
{
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]

	registerCommand("redon", new LedOnCmd(&redLed));
 80015a4:	2008      	movs	r0, #8
 80015a6:	f00e f93b 	bl	800f820 <_Znwj>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461c      	mov	r4, r3
 80015ae:	495b      	ldr	r1, [pc, #364]	; (800171c <_ZN3CLI7CliInitEv+0x180>)
 80015b0:	4620      	mov	r0, r4
 80015b2:	f7ff fdd3 	bl	800115c <_ZN8LedOnCmdC1EP3LED>
 80015b6:	4622      	mov	r2, r4
 80015b8:	4959      	ldr	r1, [pc, #356]	; (8001720 <_ZN3CLI7CliInitEv+0x184>)
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ff46 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("redoff", new LedOffCmd(&redLed));
 80015c0:	2008      	movs	r0, #8
 80015c2:	f00e f92d 	bl	800f820 <_Znwj>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461c      	mov	r4, r3
 80015ca:	4954      	ldr	r1, [pc, #336]	; (800171c <_ZN3CLI7CliInitEv+0x180>)
 80015cc:	4620      	mov	r0, r4
 80015ce:	f7ff fde9 	bl	80011a4 <_ZN9LedOffCmdC1EP3LED>
 80015d2:	4622      	mov	r2, r4
 80015d4:	4953      	ldr	r1, [pc, #332]	; (8001724 <_ZN3CLI7CliInitEv+0x188>)
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff38 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("redblink", new LedBlinkCmd(&redLed));
 80015dc:	2008      	movs	r0, #8
 80015de:	f00e f91f 	bl	800f820 <_Znwj>
 80015e2:	4603      	mov	r3, r0
 80015e4:	461c      	mov	r4, r3
 80015e6:	494d      	ldr	r1, [pc, #308]	; (800171c <_ZN3CLI7CliInitEv+0x180>)
 80015e8:	4620      	mov	r0, r4
 80015ea:	f7ff fdff 	bl	80011ec <_ZN11LedBlinkCmdC1EP3LED>
 80015ee:	4622      	mov	r2, r4
 80015f0:	494d      	ldr	r1, [pc, #308]	; (8001728 <_ZN3CLI7CliInitEv+0x18c>)
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ff2a 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("redstop", new LedStopBlinkCmd(&redLed));
 80015f8:	2008      	movs	r0, #8
 80015fa:	f00e f911 	bl	800f820 <_Znwj>
 80015fe:	4603      	mov	r3, r0
 8001600:	461c      	mov	r4, r3
 8001602:	4946      	ldr	r1, [pc, #280]	; (800171c <_ZN3CLI7CliInitEv+0x180>)
 8001604:	4620      	mov	r0, r4
 8001606:	f7ff fe15 	bl	8001234 <_ZN15LedStopBlinkCmdC1EP3LED>
 800160a:	4622      	mov	r2, r4
 800160c:	4947      	ldr	r1, [pc, #284]	; (800172c <_ZN3CLI7CliInitEv+0x190>)
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff1c 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>

	registerCommand("buzon", new BuzOnCmd(&buz));
 8001614:	2008      	movs	r0, #8
 8001616:	f00e f903 	bl	800f820 <_Znwj>
 800161a:	4603      	mov	r3, r0
 800161c:	461c      	mov	r4, r3
 800161e:	4944      	ldr	r1, [pc, #272]	; (8001730 <_ZN3CLI7CliInitEv+0x194>)
 8001620:	4620      	mov	r0, r4
 8001622:	f7ff fd53 	bl	80010cc <_ZN8BuzOnCmdC1EP3BUZ>
 8001626:	4622      	mov	r2, r4
 8001628:	4942      	ldr	r1, [pc, #264]	; (8001734 <_ZN3CLI7CliInitEv+0x198>)
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ff0e 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("buzoff", new BuzOffCmd(&buz));
 8001630:	2008      	movs	r0, #8
 8001632:	f00e f8f5 	bl	800f820 <_Znwj>
 8001636:	4603      	mov	r3, r0
 8001638:	461c      	mov	r4, r3
 800163a:	493d      	ldr	r1, [pc, #244]	; (8001730 <_ZN3CLI7CliInitEv+0x194>)
 800163c:	4620      	mov	r0, r4
 800163e:	f7ff fd69 	bl	8001114 <_ZN9BuzOffCmdC1EP3BUZ>
 8001642:	4622      	mov	r2, r4
 8001644:	493c      	ldr	r1, [pc, #240]	; (8001738 <_ZN3CLI7CliInitEv+0x19c>)
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff ff00 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>

	registerCommand("temp", new TempCmd(&dht));
 800164c:	2008      	movs	r0, #8
 800164e:	f00e f8e7 	bl	800f820 <_Znwj>
 8001652:	4603      	mov	r3, r0
 8001654:	461c      	mov	r4, r3
 8001656:	4939      	ldr	r1, [pc, #228]	; (800173c <_ZN3CLI7CliInitEv+0x1a0>)
 8001658:	4620      	mov	r0, r4
 800165a:	f7ff fe0f 	bl	800127c <_ZN7TempCmdC1EP3DHT>
 800165e:	4622      	mov	r2, r4
 8001660:	4937      	ldr	r1, [pc, #220]	; (8001740 <_ZN3CLI7CliInitEv+0x1a4>)
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fef2 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("setW", new SetWarningCmd(&Thresholds));
 8001668:	2008      	movs	r0, #8
 800166a:	f00e f8d9 	bl	800f820 <_Znwj>
 800166e:	4603      	mov	r3, r0
 8001670:	461c      	mov	r4, r3
 8001672:	4934      	ldr	r1, [pc, #208]	; (8001744 <_ZN3CLI7CliInitEv+0x1a8>)
 8001674:	4620      	mov	r0, r4
 8001676:	f7ff fe25 	bl	80012c4 <_ZN13SetWarningCmdC1EP5Flash>
 800167a:	4622      	mov	r2, r4
 800167c:	4932      	ldr	r1, [pc, #200]	; (8001748 <_ZN3CLI7CliInitEv+0x1ac>)
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff fee4 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("setC", new SetCriticalCmd(&Thresholds));
 8001684:	2008      	movs	r0, #8
 8001686:	f00e f8cb 	bl	800f820 <_Znwj>
 800168a:	4603      	mov	r3, r0
 800168c:	461c      	mov	r4, r3
 800168e:	492d      	ldr	r1, [pc, #180]	; (8001744 <_ZN3CLI7CliInitEv+0x1a8>)
 8001690:	4620      	mov	r0, r4
 8001692:	f7ff fe41 	bl	8001318 <_ZN14SetCriticalCmdC1EP5Flash>
 8001696:	4622      	mov	r2, r4
 8001698:	492c      	ldr	r1, [pc, #176]	; (800174c <_ZN3CLI7CliInitEv+0x1b0>)
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff fed6 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("thresholds", new PrintThresholdsCmd(&Thresholds));
 80016a0:	2008      	movs	r0, #8
 80016a2:	f00e f8bd 	bl	800f820 <_Znwj>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461c      	mov	r4, r3
 80016aa:	4926      	ldr	r1, [pc, #152]	; (8001744 <_ZN3CLI7CliInitEv+0x1a8>)
 80016ac:	4620      	mov	r0, r4
 80016ae:	f7ff fe5d 	bl	800136c <_ZN18PrintThresholdsCmdC1EP5Flash>
 80016b2:	4622      	mov	r2, r4
 80016b4:	4926      	ldr	r1, [pc, #152]	; (8001750 <_ZN3CLI7CliInitEv+0x1b4>)
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff fec8 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>

	registerCommand("printLog", new PrintLogCmd());
 80016bc:	2004      	movs	r0, #4
 80016be:	f00e f8af 	bl	800f820 <_Znwj>
 80016c2:	4603      	mov	r3, r0
 80016c4:	461c      	mov	r4, r3
 80016c6:	2300      	movs	r3, #0
 80016c8:	6023      	str	r3, [r4, #0]
 80016ca:	4620      	mov	r0, r4
 80016cc:	f7ff ff42 	bl	8001554 <_ZN11PrintLogCmdC1Ev>
 80016d0:	4622      	mov	r2, r4
 80016d2:	4920      	ldr	r1, [pc, #128]	; (8001754 <_ZN3CLI7CliInitEv+0x1b8>)
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff feb9 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>
	registerCommand("clearLog", new ClearLogCmd());
 80016da:	2004      	movs	r0, #4
 80016dc:	f00e f8a0 	bl	800f820 <_Znwj>
 80016e0:	4603      	mov	r3, r0
 80016e2:	461c      	mov	r4, r3
 80016e4:	2300      	movs	r3, #0
 80016e6:	6023      	str	r3, [r4, #0]
 80016e8:	4620      	mov	r0, r4
 80016ea:	f7ff ff45 	bl	8001578 <_ZN11ClearLogCmdC1Ev>
 80016ee:	4622      	mov	r2, r4
 80016f0:	4919      	ldr	r1, [pc, #100]	; (8001758 <_ZN3CLI7CliInitEv+0x1bc>)
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff feaa 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>

	registerCommand("help", new HelpCmd(this));
 80016f8:	2008      	movs	r0, #8
 80016fa:	f00e f891 	bl	800f820 <_Znwj>
 80016fe:	4603      	mov	r3, r0
 8001700:	461c      	mov	r4, r3
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	4620      	mov	r0, r4
 8001706:	f7ff fe7d 	bl	8001404 <_ZN7HelpCmdC1EP3CLI>
 800170a:	4622      	mov	r2, r4
 800170c:	4913      	ldr	r1, [pc, #76]	; (800175c <_ZN3CLI7CliInitEv+0x1c0>)
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff fe9c 	bl	800144c <_ZN3CLI15registerCommandEPKcP10CliCommand>

}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bd90      	pop	{r4, r7, pc}
 800171c:	20000370 	.word	0x20000370
 8001720:	08013818 	.word	0x08013818
 8001724:	08013820 	.word	0x08013820
 8001728:	08013828 	.word	0x08013828
 800172c:	08013834 	.word	0x08013834
 8001730:	20000368 	.word	0x20000368
 8001734:	0801383c 	.word	0x0801383c
 8001738:	08013844 	.word	0x08013844
 800173c:	20000398 	.word	0x20000398
 8001740:	0801384c 	.word	0x0801384c
 8001744:	200003c4 	.word	0x200003c4
 8001748:	08013854 	.word	0x08013854
 800174c:	0801385c 	.word	0x0801385c
 8001750:	08013864 	.word	0x08013864
 8001754:	08013870 	.word	0x08013870
 8001758:	0801387c 	.word	0x0801387c
 800175c:	08013888 	.word	0x08013888

08001760 <_ZN7HelpCmdD1Ev>:
class HelpCmd : public CliCommand
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	4a05      	ldr	r2, [pc, #20]	; (8001780 <_ZN7HelpCmdD1Ev+0x20>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fc55 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	08013d0c 	.word	0x08013d0c

08001784 <_ZN7HelpCmdD0Ev>:
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ffe7 	bl	8001760 <_ZN7HelpCmdD1Ev>
 8001792:	2108      	movs	r1, #8
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f00e f841 	bl	800f81c <_ZdlPvj>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <_ZN11ClearLogCmdD1Ev>:
class ClearLogCmd: public CliCommand
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <_ZN11ClearLogCmdD1Ev+0x20>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fc33 	bl	8001020 <_ZN10CliCommandD1Ev>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4618      	mov	r0, r3
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	08013d20 	.word	0x08013d20

080017c8 <_ZN11ClearLogCmdD0Ev>:
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ffe7 	bl	80017a4 <_ZN11ClearLogCmdD1Ev>
 80017d6:	2104      	movs	r1, #4
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f00e f81f 	bl	800f81c <_ZdlPvj>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_ZN11PrintLogCmdD1Ev>:
class PrintLogCmd: public CliCommand
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	4a05      	ldr	r2, [pc, #20]	; (8001808 <_ZN11PrintLogCmdD1Ev+0x20>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fc11 	bl	8001020 <_ZN10CliCommandD1Ev>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	08013d34 	.word	0x08013d34

0800180c <_ZN11PrintLogCmdD0Ev>:
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_ZN11PrintLogCmdD1Ev>
 800181a:	2104      	movs	r1, #4
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f00d fffd 	bl	800f81c <_ZdlPvj>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <_ZN18PrintThresholdsCmdD1Ev>:
class PrintThresholdsCmd: public CliCommand
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	4a05      	ldr	r2, [pc, #20]	; (800184c <_ZN18PrintThresholdsCmdD1Ev+0x20>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fbef 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	08013d48 	.word	0x08013d48

08001850 <_ZN18PrintThresholdsCmdD0Ev>:
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7ff ffe7 	bl	800182c <_ZN18PrintThresholdsCmdD1Ev>
 800185e:	2108      	movs	r1, #8
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f00d ffdb 	bl	800f81c <_ZdlPvj>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <_ZN14SetCriticalCmdD1Ev>:
class SetCriticalCmd : public CliCommand
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	4a05      	ldr	r2, [pc, #20]	; (8001890 <_ZN14SetCriticalCmdD1Ev+0x20>)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fbcd 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	08013d5c 	.word	0x08013d5c

08001894 <_ZN14SetCriticalCmdD0Ev>:
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff ffe7 	bl	8001870 <_ZN14SetCriticalCmdD1Ev>
 80018a2:	2108      	movs	r1, #8
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f00d ffb9 	bl	800f81c <_ZdlPvj>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <_ZN13SetWarningCmdD1Ev>:
class SetWarningCmd : public CliCommand
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <_ZN13SetWarningCmdD1Ev+0x20>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fbab 	bl	8001020 <_ZN10CliCommandD1Ev>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4618      	mov	r0, r3
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	08013d70 	.word	0x08013d70

080018d8 <_ZN13SetWarningCmdD0Ev>:
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ffe7 	bl	80018b4 <_ZN13SetWarningCmdD1Ev>
 80018e6:	2108      	movs	r1, #8
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f00d ff97 	bl	800f81c <_ZdlPvj>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_ZN7TempCmdD1Ev>:
class TempCmd : public CliCommand
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	4a05      	ldr	r2, [pc, #20]	; (8001918 <_ZN7TempCmdD1Ev+0x20>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fb89 	bl	8001020 <_ZN10CliCommandD1Ev>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	08013d84 	.word	0x08013d84

0800191c <_ZN7TempCmdD0Ev>:
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ffe7 	bl	80018f8 <_ZN7TempCmdD1Ev>
 800192a:	2108      	movs	r1, #8
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f00d ff75 	bl	800f81c <_ZdlPvj>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4618      	mov	r0, r3
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <_ZN15LedStopBlinkCmdD1Ev>:
class LedStopBlinkCmd : public CliCommand
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	4a05      	ldr	r2, [pc, #20]	; (800195c <_ZN15LedStopBlinkCmdD1Ev+0x20>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fb67 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	08013d98 	.word	0x08013d98

08001960 <_ZN15LedStopBlinkCmdD0Ev>:
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ffe7 	bl	800193c <_ZN15LedStopBlinkCmdD1Ev>
 800196e:	2108      	movs	r1, #8
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f00d ff53 	bl	800f81c <_ZdlPvj>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_ZN11LedBlinkCmdD1Ev>:
class LedBlinkCmd : public CliCommand
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	4a05      	ldr	r2, [pc, #20]	; (80019a0 <_ZN11LedBlinkCmdD1Ev+0x20>)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fb45 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	08013dac 	.word	0x08013dac

080019a4 <_ZN11LedBlinkCmdD0Ev>:
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff ffe7 	bl	8001980 <_ZN11LedBlinkCmdD1Ev>
 80019b2:	2108      	movs	r1, #8
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f00d ff31 	bl	800f81c <_ZdlPvj>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <_ZN9LedOffCmdD1Ev>:
class LedOffCmd : public CliCommand
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <_ZN9LedOffCmdD1Ev+0x20>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fb23 	bl	8001020 <_ZN10CliCommandD1Ev>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	08013dc0 	.word	0x08013dc0

080019e8 <_ZN9LedOffCmdD0Ev>:
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ffe7 	bl	80019c4 <_ZN9LedOffCmdD1Ev>
 80019f6:	2108      	movs	r1, #8
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f00d ff0f 	bl	800f81c <_ZdlPvj>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4618      	mov	r0, r3
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_ZN8LedOnCmdD1Ev>:
class LedOnCmd : public CliCommand
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <_ZN8LedOnCmdD1Ev+0x20>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fb01 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	08013dd4 	.word	0x08013dd4

08001a2c <_ZN8LedOnCmdD0Ev>:
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ffe7 	bl	8001a08 <_ZN8LedOnCmdD1Ev>
 8001a3a:	2108      	movs	r1, #8
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f00d feed 	bl	800f81c <_ZdlPvj>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_ZN9BuzOffCmdD1Ev>:
class BuzOffCmd : public CliCommand
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <_ZN9BuzOffCmdD1Ev+0x20>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff fadf 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	08013de8 	.word	0x08013de8

08001a70 <_ZN9BuzOffCmdD0Ev>:
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff ffe7 	bl	8001a4c <_ZN9BuzOffCmdD1Ev>
 8001a7e:	2108      	movs	r1, #8
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f00d fecb 	bl	800f81c <_ZdlPvj>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_ZN8BuzOnCmdD1Ev>:
class BuzOnCmd : public CliCommand
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <_ZN8BuzOnCmdD1Ev+0x20>)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fabd 	bl	8001020 <_ZN10CliCommandD1Ev>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	08013dfc 	.word	0x08013dfc

08001ab4 <_ZN8BuzOnCmdD0Ev>:
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ffe7 	bl	8001a90 <_ZN8BuzOnCmdD1Ev>
 8001ac2:	2108      	movs	r1, #8
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f00d fea9 	bl	800f81c <_ZdlPvj>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_ZN3DHTD1Ev>:

DHT::DHT() {
	// TODO Auto-generated constructor stub

}
DHT::~DHT() {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <_ZN3DHTD1Ev+0x1c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	08013e34 	.word	0x08013e34

08001af4 <_ZN3DHTD0Ev>:
DHT::~DHT() {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
}
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ffe9 	bl	8001ad4 <_ZN3DHTD1Ev>
 8001b02:	2120      	movs	r1, #32
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f00d fe89 	bl	800f81c <_ZdlPvj>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <_ZN3DHTC1EP12GPIO_TypeDeft>:
DHT::DHT(GPIO_TypeDef* gpiox, uint16_t gpio_pin)
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	80fb      	strh	r3, [r7, #6]
 8001b22:	4a0e      	ldr	r2, [pc, #56]	; (8001b5c <_ZN3DHTC1EP12GPIO_TypeDeft+0x48>)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	601a      	str	r2, [r3, #0]
{
	GPIOx = gpiox;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	609a      	str	r2, [r3, #8]
	GPIO_Pin = gpio_pin;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	88fa      	ldrh	r2, [r7, #6]
 8001b32:	819a      	strh	r2, [r3, #12]
	state = AWAITING_RESPONSE_START;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	711a      	strb	r2, [r3, #4]
	counter = 0;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
	temperature = 0.0;
 8001b40:	68f9      	ldr	r1, [r7, #12]
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	08013e34 	.word	0x08013e34

08001b60 <_ZN3DHT13calculateTempEi>:
int DHT::calculateTemp(int index)
{
 8001b60:	b590      	push	{r4, r7, lr}
 8001b62:	b087      	sub	sp, #28
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
	int i , sum=0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
	int x = index;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	60fb      	str	r3, [r7, #12]
	for(i=0; i<8; i++ ){
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	2b07      	cmp	r3, #7
 8001b7a:	dc1d      	bgt.n	8001bb8 <_ZN3DHT13calculateTempEi+0x58>
		sum += ( dataBuff[x] *(int)( pow(2, 7-i) ) );
 8001b7c:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <_ZN3DHT13calculateTempEi+0x64>)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f1c3 0307 	rsb	r3, r3, #7
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	f000 f9ad 	bl	8001eec <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b92:	ec53 2b10 	vmov	r2, r3, d0
 8001b96:	4610      	mov	r0, r2
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f7fe ffed 	bl	8000b78 <__aeabi_d2iz>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	fb04 f303 	mul.w	r3, r4, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
		x++;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	3301      	adds	r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
	for(i=0; i<8; i++ ){
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e7de      	b.n	8001b76 <_ZN3DHT13calculateTempEi+0x16>
	}
	return sum;
 8001bb8:	693b      	ldr	r3, [r7, #16]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	371c      	adds	r7, #28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd90      	pop	{r4, r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000250 	.word	0x20000250

08001bc8 <_ZN3DHT4waitEm>:
void DHT::wait(uint32_t _time)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
	uint32_t ms_time ;
	__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <_ZN3DHT4waitEm+0x30>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	; 0x24
	while(1){
		ms_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <_ZN3DHT4waitEm+0x30>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be0:	60fb      	str	r3, [r7, #12]
		if(ms_time >= _time){
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d200      	bcs.n	8001bec <_ZN3DHT4waitEm+0x24>
		ms_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001bea:	e7f6      	b.n	8001bda <_ZN3DHT4waitEm+0x12>
			return;
 8001bec:	bf00      	nop
		}
	}
}
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	20000734 	.word	0x20000734

08001bfc <_ZN3DHT13calculateTimeEm>:
int DHT::calculateTime(uint32_t _time)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
	return _time > 50;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	2b32      	cmp	r3, #50	; 0x32
 8001c0a:	bf8c      	ite	hi
 8001c0c:	2301      	movhi	r3, #1
 8001c0e:	2300      	movls	r3, #0
 8001c10:	b2db      	uxtb	r3, r3
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <_ZN3DHT18startCommunicationEv>:
void DHT::startCommunication()
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	899b      	ldrh	r3, [r3, #12]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4b44      	ldr	r3, [pc, #272]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c30:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c32:	4b43      	ldr	r3, [pc, #268]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	4b41      	ldr	r3, [pc, #260]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3e:	4940      	ldr	r1, [pc, #256]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c40:	4840      	ldr	r0, [pc, #256]	; (8001d44 <_ZN3DHT18startCommunicationEv+0x124>)
 8001c42:	f002 fbe5 	bl	8004410 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET );
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6898      	ldr	r0, [r3, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	899b      	ldrh	r3, [r3, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4619      	mov	r1, r3
 8001c52:	f002 fd9f 	bl	8004794 <HAL_GPIO_WritePin>
	wait(20000);
 8001c56:	f644 6120 	movw	r1, #20000	; 0x4e20
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff ffb4 	bl	8001bc8 <_ZN3DHT4waitEm>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET );
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6898      	ldr	r0, [r3, #8]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	899b      	ldrh	r3, [r3, #12]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f002 fd92 	bl	8004794 <HAL_GPIO_WritePin>
	//wait(40);

	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c70:	4b33      	ldr	r3, [pc, #204]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	605a      	str	r2, [r3, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	4932      	ldr	r1, [pc, #200]	; (8001d40 <_ZN3DHT18startCommunicationEv+0x120>)
 8001c78:	4832      	ldr	r0, [pc, #200]	; (8001d44 <_ZN3DHT18startCommunicationEv+0x124>)
 8001c7a:	f002 fbc9 	bl	8004410 <HAL_GPIO_Init>

	uint32_t _time;
	__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001c7e:	4b32      	ldr	r3, [pc, #200]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2200      	movs	r2, #0
 8001c84:	625a      	str	r2, [r3, #36]	; 0x24
	while (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == 1){
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	899b      	ldrh	r3, [r3, #12]
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4610      	mov	r0, r2
 8001c92:	f002 fd67 	bl	8004764 <HAL_GPIO_ReadPin>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	bf0c      	ite	eq
 8001c9c:	2301      	moveq	r3, #1
 8001c9e:	2300      	movne	r3, #0
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00a      	beq.n	8001cbc <_ZN3DHT18startCommunicationEv+0x9c>
		_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001ca6:	4b28      	ldr	r3, [pc, #160]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cac:	60fb      	str	r3, [r7, #12]
		if(_time > 100){
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b64      	cmp	r3, #100	; 0x64
 8001cb2:	d9e8      	bls.n	8001c86 <_ZN3DHT18startCommunicationEv+0x66>
			printf("\r\n TIMEOUT1\r\n");
 8001cb4:	4825      	ldr	r0, [pc, #148]	; (8001d4c <_ZN3DHT18startCommunicationEv+0x12c>)
 8001cb6:	f00f fb29 	bl	801130c <puts>
			return;
 8001cba:	e03e      	b.n	8001d3a <_ZN3DHT18startCommunicationEv+0x11a>
		}
	}

	__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001cbc:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	625a      	str	r2, [r3, #36]	; 0x24
	while (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == 0){
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	899b      	ldrh	r3, [r3, #12]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4610      	mov	r0, r2
 8001cd0:	f002 fd48 	bl	8004764 <HAL_GPIO_ReadPin>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	bf0c      	ite	eq
 8001cda:	2301      	moveq	r3, #1
 8001cdc:	2300      	movne	r3, #0
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d00a      	beq.n	8001cfa <_ZN3DHT18startCommunicationEv+0xda>
		_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001ce4:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cea:	60fb      	str	r3, [r7, #12]
			if(_time > 100){
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2b64      	cmp	r3, #100	; 0x64
 8001cf0:	d9e8      	bls.n	8001cc4 <_ZN3DHT18startCommunicationEv+0xa4>
				printf("\r\n TIMEOUT2");
 8001cf2:	4817      	ldr	r0, [pc, #92]	; (8001d50 <_ZN3DHT18startCommunicationEv+0x130>)
 8001cf4:	f00f fa84 	bl	8011200 <iprintf>
				return;
 8001cf8:	e01f      	b.n	8001d3a <_ZN3DHT18startCommunicationEv+0x11a>
			}
	}

	__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	625a      	str	r2, [r3, #36]	; 0x24
	while (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == 1){
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	899b      	ldrh	r3, [r3, #12]
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	f002 fd29 	bl	8004764 <HAL_GPIO_ReadPin>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	bf0c      	ite	eq
 8001d18:	2301      	moveq	r3, #1
 8001d1a:	2300      	movne	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00a      	beq.n	8001d38 <_ZN3DHT18startCommunicationEv+0x118>
		_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <_ZN3DHT18startCommunicationEv+0x128>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	60fb      	str	r3, [r7, #12]
			if(_time > 100){
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b64      	cmp	r3, #100	; 0x64
 8001d2e:	d9e8      	bls.n	8001d02 <_ZN3DHT18startCommunicationEv+0xe2>
				printf("\r\n TIMEOUT3");
 8001d30:	4808      	ldr	r0, [pc, #32]	; (8001d54 <_ZN3DHT18startCommunicationEv+0x134>)
 8001d32:	f00f fa65 	bl	8011200 <iprintf>
				return;
 8001d36:	e000      	b.n	8001d3a <_ZN3DHT18startCommunicationEv+0x11a>
			}
	}
	// start data transmission
	return;
 8001d38:	bf00      	nop
}
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	2000023c 	.word	0x2000023c
 8001d44:	48000400 	.word	0x48000400
 8001d48:	20000734 	.word	0x20000734
 8001d4c:	08013890 	.word	0x08013890
 8001d50:	080138a0 	.word	0x080138a0
 8001d54:	080138ac 	.word	0x080138ac

08001d58 <_ZN3DHT16dataTransmissionEv>:
void DHT::dataTransmission()
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	uint32_t _time;
	for(int i=0; i<40; i++){
 8001d60:	2300      	movs	r3, #0
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b27      	cmp	r3, #39	; 0x27
 8001d68:	dc4a      	bgt.n	8001e00 <_ZN3DHT16dataTransmissionEv+0xa8>

		__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001d6a:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <_ZN3DHT16dataTransmissionEv+0xb0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	; 0x24
		while( HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == 0  ){ // while(0)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	689a      	ldr	r2, [r3, #8]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	899b      	ldrh	r3, [r3, #12]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	f002 fcf1 	bl	8004764 <HAL_GPIO_ReadPin>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf0c      	ite	eq
 8001d88:	2301      	moveq	r3, #1
 8001d8a:	2300      	movne	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <_ZN3DHT16dataTransmissionEv+0x50>
			_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001d92:	4b1d      	ldr	r3, [pc, #116]	; (8001e08 <_ZN3DHT16dataTransmissionEv+0xb0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	60fb      	str	r3, [r7, #12]
			if(_time > 100){
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2b64      	cmp	r3, #100	; 0x64
 8001d9e:	d9e8      	bls.n	8001d72 <_ZN3DHT16dataTransmissionEv+0x1a>
				printf("\r\n TIMEOUT4");
 8001da0:	481a      	ldr	r0, [pc, #104]	; (8001e0c <_ZN3DHT16dataTransmissionEv+0xb4>)
 8001da2:	f00f fa2d 	bl	8011200 <iprintf>
				return;
 8001da6:	e02b      	b.n	8001e00 <_ZN3DHT16dataTransmissionEv+0xa8>
			}
		}
		__HAL_TIM_SET_COUNTER(&htim7, 0);
 8001da8:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <_ZN3DHT16dataTransmissionEv+0xb0>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2200      	movs	r2, #0
 8001dae:	625a      	str	r2, [r3, #36]	; 0x24
		while( HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == 1  ){ // while(1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	899b      	ldrh	r3, [r3, #12]
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f002 fcd2 	bl	8004764 <HAL_GPIO_ReadPin>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	bf0c      	ite	eq
 8001dc6:	2301      	moveq	r3, #1
 8001dc8:	2300      	movne	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00a      	beq.n	8001de6 <_ZN3DHT16dataTransmissionEv+0x8e>
			_time = __HAL_TIM_GET_COUNTER(&htim7);
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <_ZN3DHT16dataTransmissionEv+0xb0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd6:	60fb      	str	r3, [r7, #12]
			if(_time > 100){
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b64      	cmp	r3, #100	; 0x64
 8001ddc:	d9e8      	bls.n	8001db0 <_ZN3DHT16dataTransmissionEv+0x58>
				printf("\r\n TIMEOUT5");
 8001dde:	480c      	ldr	r0, [pc, #48]	; (8001e10 <_ZN3DHT16dataTransmissionEv+0xb8>)
 8001de0:	f00f fa0e 	bl	8011200 <iprintf>
				return;
 8001de4:	e00c      	b.n	8001e00 <_ZN3DHT16dataTransmissionEv+0xa8>
			}
		}
		dataBuff[i] = calculateTime(  _time);
 8001de6:	68f9      	ldr	r1, [r7, #12]
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff07 	bl	8001bfc <_ZN3DHT13calculateTimeEm>
 8001dee:	4602      	mov	r2, r0
 8001df0:	4908      	ldr	r1, [pc, #32]	; (8001e14 <_ZN3DHT16dataTransmissionEv+0xbc>)
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<40; i++){
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	e7b1      	b.n	8001d64 <_ZN3DHT16dataTransmissionEv+0xc>
	}
}
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000734 	.word	0x20000734
 8001e0c:	080138b8 	.word	0x080138b8
 8001e10:	080138c4 	.word	0x080138c4
 8001e14:	20000250 	.word	0x20000250

08001e18 <_ZN3DHT8DHT_mainEv>:
void DHT::DHT_main()
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim7);
 8001e20:	4807      	ldr	r0, [pc, #28]	; (8001e40 <_ZN3DHT8DHT_mainEv+0x28>)
 8001e22:	f005 f927 	bl	8007074 <HAL_TIM_Base_Start>
	startCommunication();
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff fefa 	bl	8001c20 <_ZN3DHT18startCommunicationEv>
	dataTransmission();
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ff93 	bl	8001d58 <_ZN3DHT16dataTransmissionEv>
	Dht_read();
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 f806 	bl	8001e44 <_ZN3DHT8Dht_readEv>
//	printTheTemprature();
}
 8001e38:	bf00      	nop
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000734 	.word	0x20000734

08001e44 <_ZN3DHT8Dht_readEv>:
		printf(	"checkSum = %d \r\n", checkSum);
	}
//	printf("\r\n ------------------------------------------------ \r\n");
}
void DHT::Dht_read()
{
 8001e44:	b5b0      	push	{r4, r5, r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	integralRH = calculateTemp(0);
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff fe86 	bl	8001b60 <_ZN3DHT13calculateTempEi>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4a1f      	ldr	r2, [pc, #124]	; (8001ed4 <_ZN3DHT8Dht_readEv+0x90>)
 8001e58:	6013      	str	r3, [r2, #0]
	decimalRH =  calculateTemp(8);
 8001e5a:	2108      	movs	r1, #8
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff fe7f 	bl	8001b60 <_ZN3DHT13calculateTempEi>
 8001e62:	4603      	mov	r3, r0
 8001e64:	4a1c      	ldr	r2, [pc, #112]	; (8001ed8 <_ZN3DHT8Dht_readEv+0x94>)
 8001e66:	6013      	str	r3, [r2, #0]
	integralT = calculateTemp(16);
 8001e68:	2110      	movs	r1, #16
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff fe78 	bl	8001b60 <_ZN3DHT13calculateTempEi>
 8001e70:	4603      	mov	r3, r0
 8001e72:	4a1a      	ldr	r2, [pc, #104]	; (8001edc <_ZN3DHT8Dht_readEv+0x98>)
 8001e74:	6013      	str	r3, [r2, #0]
	decimalT =  calculateTemp(24);
 8001e76:	2118      	movs	r1, #24
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff fe71 	bl	8001b60 <_ZN3DHT13calculateTempEi>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	4a17      	ldr	r2, [pc, #92]	; (8001ee0 <_ZN3DHT8Dht_readEv+0x9c>)
 8001e82:	6013      	str	r3, [r2, #0]
	checkSum =  calculateTemp(32);
 8001e84:	2120      	movs	r1, #32
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff fe6a 	bl	8001b60 <_ZN3DHT13calculateTempEi>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	4a15      	ldr	r2, [pc, #84]	; (8001ee4 <_ZN3DHT8Dht_readEv+0xa0>)
 8001e90:	6013      	str	r3, [r2, #0]
	temperature = (double)integralT +  (double)decimalT/100 ;
 8001e92:	4b12      	ldr	r3, [pc, #72]	; (8001edc <_ZN3DHT8Dht_readEv+0x98>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fb54 	bl	8000544 <__aeabi_i2d>
 8001e9c:	4604      	mov	r4, r0
 8001e9e:	460d      	mov	r5, r1
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <_ZN3DHT8Dht_readEv+0x9c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fb4d 	bl	8000544 <__aeabi_i2d>
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <_ZN3DHT8Dht_readEv+0xa4>)
 8001eb0:	f7fe fcdc 	bl	800086c <__aeabi_ddiv>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4620      	mov	r0, r4
 8001eba:	4629      	mov	r1, r5
 8001ebc:	f7fe f9f6 	bl	80002ac <__adddf3>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	e9c1 2306 	strd	r2, r3, [r1, #24]

//	printf("integralT = %d\r\n", integralT);
//	printf("decimalT = %d\r\n", decimalT);
//	printf("Temp = %f\r\n", temperature);

}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200002f0 	.word	0x200002f0
 8001ed8:	200002f4 	.word	0x200002f4
 8001edc:	200002f8 	.word	0x200002f8
 8001ee0:	200002fc 	.word	0x200002fc
 8001ee4:	20000300 	.word	0x20000300
 8001ee8:	40590000 	.word	0x40590000

08001eec <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8001eec:	b5b0      	push	{r4, r5, r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7fe fb24 	bl	8000544 <__aeabi_i2d>
 8001efc:	4604      	mov	r4, r0
 8001efe:	460d      	mov	r5, r1
 8001f00:	6838      	ldr	r0, [r7, #0]
 8001f02:	f7fe fb1f 	bl	8000544 <__aeabi_i2d>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	ec43 2b11 	vmov	d1, r2, r3
 8001f0e:	ec45 4b10 	vmov	d0, r4, r5
 8001f12:	f00d fcb5 	bl	800f880 <pow>
 8001f16:	eeb0 7a40 	vmov.f32	s14, s0
 8001f1a:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001f1e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f22:	eef0 0a67 	vmov.f32	s1, s15
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bdb0      	pop	{r4, r5, r7, pc}

08001f2c <_ZN5FlashD1Ev>:
Flash::Flash() {
	// TODO Auto-generated constructor stub

}

Flash::~Flash() {
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	4a04      	ldr	r2, [pc, #16]	; (8001f48 <_ZN5FlashD1Ev+0x1c>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	08013e44 	.word	0x08013e44

08001f4c <_ZN5FlashD0Ev>:
Flash::~Flash() {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
}
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7ff ffe9 	bl	8001f2c <_ZN5FlashD1Ev>
 8001f5a:	211c      	movs	r1, #28
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f00d fc5d 	bl	800f81c <_ZdlPvj>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_ZN5Flash9erasePageEv>:

HAL_StatusTypeDef Flash :: erasePage()
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8001f74:	f002 f824 	bl	8003fc0 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef flashErase;
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	613b      	str	r3, [r7, #16]
	flashErase.Banks = _bank;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	617b      	str	r3, [r7, #20]
	flashErase.Page = _pageAddr;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	61bb      	str	r3, [r7, #24]
	flashErase.NbPages = _nbPages;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	61fb      	str	r3, [r7, #28]

	uint32_t pageError;
	HAL_FLASHEx_Erase(&flashErase, &pageError);
 8001f8e:	f107 020c 	add.w	r2, r7, #12
 8001f92:	f107 0310 	add.w	r3, r7, #16
 8001f96:	4611      	mov	r1, r2
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f002 f8f5 	bl	8004188 <HAL_FLASHEx_Erase>
	if(pageError == 0xFFFFFFFF)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa4:	d103      	bne.n	8001fae <_ZN5Flash9erasePageEv+0x42>
	{
		HAL_FLASH_Lock();
 8001fa6:	f002 f82d 	bl	8004004 <HAL_FLASH_Lock>
		return HAL_OK;
 8001faa:	2300      	movs	r3, #0
 8001fac:	e002      	b.n	8001fb4 <_ZN5Flash9erasePageEv+0x48>
	}
	else
	{
		HAL_FLASH_Lock();
 8001fae:	f002 f829 	bl	8004004 <HAL_FLASH_Lock>
		return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
	}

}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3720      	adds	r7, #32
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZN5Flash11writeToPageEPvi>:

HAL_StatusTypeDef Flash :: writeToPage(void* data, int dataSize)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status;
	HAL_FLASH_Unlock();
 8001fc8:	f001 fffa 	bl	8003fc0 <HAL_FLASH_Unlock>
	int index = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
	while (index < dataSize)
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	da1b      	bge.n	8002010 <_ZN5Flash11writeToPageEPvi+0x54>
	{
		uint64_t Data =*(uint64_t*)(data+index); // add template
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	4413      	add	r3, r2
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		status = HAL_FLASH_Program(_typeProgram, _pageAddr+index, Data);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6918      	ldr	r0, [r3, #16]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	18d1      	adds	r1, r2, r3
 8001ff2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ff6:	f001 ff77 	bl	8003ee8 <HAL_FLASH_Program>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	77fb      	strb	r3, [r7, #31]
		if(status != HAL_OK)
 8001ffe:	7ffb      	ldrb	r3, [r7, #31]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <_ZN5Flash11writeToPageEPvi+0x4c>
		{
			return status;
 8002004:	7ffb      	ldrb	r3, [r7, #31]
 8002006:	e006      	b.n	8002016 <_ZN5Flash11writeToPageEPvi+0x5a>
		}
		index += sizeof(uint64_t);
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3308      	adds	r3, #8
 800200c:	61bb      	str	r3, [r7, #24]
	while (index < dataSize)
 800200e:	e7df      	b.n	8001fd0 <_ZN5Flash11writeToPageEPvi+0x14>
	}
	HAL_FLASH_Lock();
 8002010:	f001 fff8 	bl	8004004 <HAL_FLASH_Lock>
	return status;
 8002014:	7ffb      	ldrb	r3, [r7, #31]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3720      	adds	r7, #32
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <_ZN5Flash10setWarningEi>:


void Flash :: setWarning(int warning)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
	_thresholds.warningUsed = DATA_IN_USED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	829a      	strh	r2, [r3, #20]
	_thresholds.warning = warning;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	b29a      	uxth	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	82da      	strh	r2, [r3, #22]
	HAL_StatusTypeDef status;
	status = erasePage();
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff ff97 	bl	8001f6c <_ZN5Flash9erasePageEv>
 800203e:	4603      	mov	r3, r0
 8002040:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d004      	beq.n	8002052 <_ZN5Flash10setWarningEi+0x32>
	{
		printf("error in erase page in line %d in file %s\r\n", __LINE__, __FILE__);
 8002048:	4a0f      	ldr	r2, [pc, #60]	; (8002088 <_ZN5Flash10setWarningEi+0x68>)
 800204a:	2149      	movs	r1, #73	; 0x49
 800204c:	480f      	ldr	r0, [pc, #60]	; (800208c <_ZN5Flash10setWarningEi+0x6c>)
 800204e:	f00f f8d7 	bl	8011200 <iprintf>
	}
	status = writeToPage( &_thresholds, (sizeof(THRESHOLDS)));
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3314      	adds	r3, #20
 8002056:	2208      	movs	r2, #8
 8002058:	4619      	mov	r1, r3
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ffae 	bl	8001fbc <_ZN5Flash11writeToPageEPvi>
 8002060:	4603      	mov	r3, r0
 8002062:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <_ZN5Flash10setWarningEi+0x56>
	{
		printf("error in write to page in line %d in file %s\r\n", __LINE__, __FILE__);
 800206a:	4a07      	ldr	r2, [pc, #28]	; (8002088 <_ZN5Flash10setWarningEi+0x68>)
 800206c:	214e      	movs	r1, #78	; 0x4e
 800206e:	4808      	ldr	r0, [pc, #32]	; (8002090 <_ZN5Flash10setWarningEi+0x70>)
 8002070:	f00f f8c6 	bl	8011200 <iprintf>
	}
	else
	{
		printf("saved in flash in line %d in file %s \r\n", __LINE__, __FILE__);
	}
}
 8002074:	e004      	b.n	8002080 <_ZN5Flash10setWarningEi+0x60>
		printf("saved in flash in line %d in file %s \r\n", __LINE__, __FILE__);
 8002076:	4a04      	ldr	r2, [pc, #16]	; (8002088 <_ZN5Flash10setWarningEi+0x68>)
 8002078:	2152      	movs	r1, #82	; 0x52
 800207a:	4806      	ldr	r0, [pc, #24]	; (8002094 <_ZN5Flash10setWarningEi+0x74>)
 800207c:	f00f f8c0 	bl	8011200 <iprintf>
}
 8002080:	bf00      	nop
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	08013920 	.word	0x08013920
 800208c:	08013938 	.word	0x08013938
 8002090:	08013964 	.word	0x08013964
 8002094:	08013994 	.word	0x08013994

08002098 <_ZN5Flash11setCriticalEi>:

void Flash :: setCritical(int critical)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
	_thresholds.criticalUsed = DATA_IN_USED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2201      	movs	r2, #1
 80020a6:	831a      	strh	r2, [r3, #24]
	_thresholds.critical = critical;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	835a      	strh	r2, [r3, #26]
	HAL_StatusTypeDef status;
	status = erasePage();
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff5b 	bl	8001f6c <_ZN5Flash9erasePageEv>
 80020b6:	4603      	mov	r3, r0
 80020b8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d004      	beq.n	80020ca <_ZN5Flash11setCriticalEi+0x32>
	{
		printf("error in erase page in line %d in file %s\r\n", __LINE__, __FILE__);
 80020c0:	4a0f      	ldr	r2, [pc, #60]	; (8002100 <_ZN5Flash11setCriticalEi+0x68>)
 80020c2:	215e      	movs	r1, #94	; 0x5e
 80020c4:	480f      	ldr	r0, [pc, #60]	; (8002104 <_ZN5Flash11setCriticalEi+0x6c>)
 80020c6:	f00f f89b 	bl	8011200 <iprintf>
	}
	status = writeToPage( &_thresholds, (sizeof(THRESHOLDS)));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	3314      	adds	r3, #20
 80020ce:	2208      	movs	r2, #8
 80020d0:	4619      	mov	r1, r3
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7ff ff72 	bl	8001fbc <_ZN5Flash11writeToPageEPvi>
 80020d8:	4603      	mov	r3, r0
 80020da:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d005      	beq.n	80020ee <_ZN5Flash11setCriticalEi+0x56>
	{
		printf("error in write to page in line %d in file %s\r\n", __LINE__, __FILE__);
 80020e2:	4a07      	ldr	r2, [pc, #28]	; (8002100 <_ZN5Flash11setCriticalEi+0x68>)
 80020e4:	2163      	movs	r1, #99	; 0x63
 80020e6:	4808      	ldr	r0, [pc, #32]	; (8002108 <_ZN5Flash11setCriticalEi+0x70>)
 80020e8:	f00f f88a 	bl	8011200 <iprintf>
	}
	else
	{
		printf("saved in flash in line %d in file %s \r\n", __LINE__, __FILE__);
	}
}
 80020ec:	e004      	b.n	80020f8 <_ZN5Flash11setCriticalEi+0x60>
		printf("saved in flash in line %d in file %s \r\n", __LINE__, __FILE__);
 80020ee:	4a04      	ldr	r2, [pc, #16]	; (8002100 <_ZN5Flash11setCriticalEi+0x68>)
 80020f0:	2167      	movs	r1, #103	; 0x67
 80020f2:	4806      	ldr	r0, [pc, #24]	; (800210c <_ZN5Flash11setCriticalEi+0x74>)
 80020f4:	f00f f884 	bl	8011200 <iprintf>
}
 80020f8:	bf00      	nop
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	08013920 	.word	0x08013920
 8002104:	08013938 	.word	0x08013938
 8002108:	08013964 	.word	0x08013964
 800210c:	08013994 	.word	0x08013994

08002110 <_ZN5Flash15printThresHoldsEv>:

void Flash :: printThresHolds()
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	THRESHOLDS* data = (THRESHOLDS *)(_pageAddr);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	60fb      	str	r3, [r7, #12]
	memcpy(&_thresholds, data, sizeof(THRESHOLDS));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3314      	adds	r3, #20
 8002122:	2208      	movs	r2, #8
 8002124:	68f9      	ldr	r1, [r7, #12]
 8002126:	4618      	mov	r0, r3
 8002128:	f00e fb0a 	bl	8010740 <memcpy>
	_thresholds.criticalUsed == DATA_IN_USED? printf("critical = %d \r\n", _thresholds.critical):
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	8b1b      	ldrh	r3, [r3, #24]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d106      	bne.n	8002142 <_ZN5Flash15printThresHoldsEv+0x32>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	8b5b      	ldrh	r3, [r3, #26]
 8002138:	4619      	mov	r1, r3
 800213a:	480c      	ldr	r0, [pc, #48]	; (800216c <_ZN5Flash15printThresHoldsEv+0x5c>)
 800213c:	f00f f860 	bl	8011200 <iprintf>
 8002140:	e002      	b.n	8002148 <_ZN5Flash15printThresHoldsEv+0x38>
											  printf("Please insert critical temp\r\n");
 8002142:	480b      	ldr	r0, [pc, #44]	; (8002170 <_ZN5Flash15printThresHoldsEv+0x60>)
 8002144:	f00f f8e2 	bl	801130c <puts>

	_thresholds.warningUsed == DATA_IN_USED? printf("warning = %d \r\n", _thresholds.warning):
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	8a9b      	ldrh	r3, [r3, #20]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d106      	bne.n	800215e <_ZN5Flash15printThresHoldsEv+0x4e>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	8adb      	ldrh	r3, [r3, #22]
 8002154:	4619      	mov	r1, r3
 8002156:	4807      	ldr	r0, [pc, #28]	; (8002174 <_ZN5Flash15printThresHoldsEv+0x64>)
 8002158:	f00f f852 	bl	8011200 <iprintf>
			  	  	  	  	  	  	  	  	 printf("Please insert warning temp\r\n");
}
 800215c:	e002      	b.n	8002164 <_ZN5Flash15printThresHoldsEv+0x54>
			  	  	  	  	  	  	  	  	 printf("Please insert warning temp\r\n");
 800215e:	4806      	ldr	r0, [pc, #24]	; (8002178 <_ZN5Flash15printThresHoldsEv+0x68>)
 8002160:	f00f f8d4 	bl	801130c <puts>
}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	080139bc 	.word	0x080139bc
 8002170:	080139d0 	.word	0x080139d0
 8002174:	080139f0 	.word	0x080139f0
 8002178:	08013a00 	.word	0x08013a00

0800217c <_ZN3LEDD1Ev>:
LED::LED() {
	// TODO Auto-generated constructor stub

}

LED::~LED() {
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	4a04      	ldr	r2, [pc, #16]	; (8002198 <_ZN3LEDD1Ev+0x1c>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	08013e54 	.word	0x08013e54

0800219c <_ZN3LEDD0Ev>:
LED::~LED() {
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
}
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff ffe9 	bl	800217c <_ZN3LEDD1Ev>
 80021aa:	210c      	movs	r1, #12
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f00d fb35 	bl	800f81c <_ZdlPvj>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <_ZN3LEDC1EP12GPIO_TypeDeft9_ledState>:

LED::LED(GPIO_TypeDef* gpiox, uint16_t gpio_pin, LED_STATE state){
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	4611      	mov	r1, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	460b      	mov	r3, r1
 80021cc:	80fb      	strh	r3, [r7, #6]
 80021ce:	4613      	mov	r3, r2
 80021d0:	717b      	strb	r3, [r7, #5]
 80021d2:	4a09      	ldr	r2, [pc, #36]	; (80021f8 <_ZN3LEDC1EP12GPIO_TypeDeft9_ledState+0x3c>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	601a      	str	r2, [r3, #0]
	GPIOx = gpiox;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	605a      	str	r2, [r3, #4]
	GPIO_Pin = gpio_pin;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	88fa      	ldrh	r2, [r7, #6]
 80021e2:	811a      	strh	r2, [r3, #8]
	State = state;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	797a      	ldrb	r2, [r7, #5]
 80021e8:	729a      	strb	r2, [r3, #10]
}
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	08013e54 	.word	0x08013e54

080021fc <_ZN3LED5LedOnEv>:
{
	State = _state;
}

void LED::LedOn()
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	State = LED_ON;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	729a      	strb	r2, [r3, #10]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6858      	ldr	r0, [r3, #4]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	891b      	ldrh	r3, [r3, #8]
 8002212:	2201      	movs	r2, #1
 8002214:	4619      	mov	r1, r3
 8002216:	f002 fabd 	bl	8004794 <HAL_GPIO_WritePin>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <_ZN3LED6LedOFFEv>:
void LED::LedOFF()
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
	State = LED_OFF;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	729a      	strb	r2, [r3, #10]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6858      	ldr	r0, [r3, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	891b      	ldrh	r3, [r3, #8]
 8002238:	2200      	movs	r2, #0
 800223a:	4619      	mov	r1, r3
 800223c:	f002 faaa 	bl	8004794 <HAL_GPIO_WritePin>
}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <_ZN3LED8LedBlinkEv>:
void LED::LedBlink()
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
	State = LED_BLINK;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	729a      	strb	r2, [r3, #10]
	HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	891b      	ldrh	r3, [r3, #8]
 800225e:	4619      	mov	r1, r3
 8002260:	4610      	mov	r0, r2
 8002262:	f002 faaf 	bl	80047c4 <HAL_GPIO_TogglePin>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <_ZN3LED12LedStopBlinkEv>:
void LED::LedStopBlink()
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
	State = LED_ON;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	729a      	strb	r2, [r3, #10]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <_ZN3LED8getStateEv>:
	void LedOFF();
	void LedToggle(int delay);
	void LedBlink();
	void LedStopBlink();

	LED_STATE getState(){return State;}
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	7a9b      	ldrb	r3, [r3, #10]
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <_ZN6Button7getGpioEv>:

	Button();
	Button(GPIO_TypeDef* gpiox, uint16_t gpio_pin);
	virtual ~Button();

	GPIO_TypeDef* getGpio(){return GPIOx;}
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <_ZN6Button6getPinEv>:
	uint16_t getPin(){return GPIO_Pin;}
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	891b      	ldrh	r3, [r3, #8]
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <_ZN3DHT7getTempEv>:
	DHT_STATE getState(){return state;}
	GPIO_TypeDef* getGpio(){return GPIOx;}
	uint16_t getPin(){return GPIO_Pin;}
	int getCounter(){return counter;}
	uint32_t getLastFalling(){return lastFalling;}
	double getTemp(){return temperature;}
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022de:	ec43 2b17 	vmov	d7, r2, r3
 80022e2:	eeb0 0a47 	vmov.f32	s0, s14
 80022e6:	eef0 0a67 	vmov.f32	s1, s15
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <_ZN5FlashC1Emmmm>:

public:
	Flash();
	virtual ~Flash();

	Flash(uint32_t bank, uint32_t pageAddr, uint32_t nbPage, uint32_t typeProgram)
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
	{
 8002302:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <_ZN5FlashC1Emmmm+0x3c>)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	601a      	str	r2, [r3, #0]
		_bank = bank;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	605a      	str	r2, [r3, #4]
		_pageAddr = pageAddr;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	609a      	str	r2, [r3, #8]
		_nbPages = nbPage;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	60da      	str	r2, [r3, #12]
		_typeProgram = typeProgram;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	611a      	str	r2, [r3, #16]
	}
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4618      	mov	r0, r3
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	08013e44 	.word	0x08013e44

08002334 <_ZN5Flash10getWarningEv>:
	uint32_t getBank(){return _bank;}
	uint32_t getPageAddr(){return _pageAddr;}
	uint32_t getNbPages(){return _nbPages;}
	uint32_t getTypeProgram(){return _typeProgram;}

	int getWarning(){return _thresholds.warning;}
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	8adb      	ldrh	r3, [r3, #22]
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_ZN5Flash11getCriticalEv>:
	int getCritical(){return _thresholds.critical;}
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	8b5b      	ldrh	r3, [r3, #26]
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <_ZN3RtcC1EP19__I2C_HandleTypeDefh>:

public:
	Rtc();
	virtual ~Rtc();

	Rtc (I2C_HandleTypeDef * hi2c, uint8_t devAddr)
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	4613      	mov	r3, r2
 8002370:	71fb      	strb	r3, [r7, #7]
		{
 8002372:	4a08      	ldr	r2, [pc, #32]	; (8002394 <_ZN3RtcC1EP19__I2C_HandleTypeDefh+0x30>)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	601a      	str	r2, [r3, #0]
			_hi2c = hi2c;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	605a      	str	r2, [r3, #4]
			_devAddr = devAddr;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	79fa      	ldrb	r2, [r7, #7]
 8002382:	721a      	strb	r2, [r3, #8]
		}
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	08013e64 	.word	0x08013e64

08002398 <_ZN7ManagerC1E13_system_state>:
	SYSTEM_STATE State;

public:

	Manager();
	Manager(SYSTEM_STATE _state)
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	70fb      	strb	r3, [r7, #3]
	{
		State = _state;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	78fa      	ldrb	r2, [r7, #3]
 80023a8:	701a      	strb	r2, [r3, #0]
	}
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <_ZN7Manager8getStateEv>:

	SYSTEM_STATE getState(){return State;}
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <_ZN7Manager8setStateE13_system_state>:
	void setState(SYSTEM_STATE _state)
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	460b      	mov	r3, r1
 80023da:	70fb      	strb	r3, [r7, #3]
	{
		State = _state;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	701a      	strb	r2, [r3, #0]
	}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <_ZN6SdCard11getFileNameEv>:
public:
	SdCard(){}
	virtual ~SdCard(){}
	SdCard(const char* name, const char* errorName);

	char* getFileName(){return _fileName;}
 80023ee:	b480      	push	{r7}
 80023f0:	b083      	sub	sp, #12
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3304      	adds	r3, #4
 80023fa:	4618      	mov	r0, r3
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <_ZN6SdCard16getErrorFileNameEv>:
	char* getErrorFileName(){return _errorFileName;}
 8002406:	b480      	push	{r7}
 8002408:	b083      	sub	sp, #12
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3336      	adds	r3, #54	; 0x36
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
	...

08002420 <_Z15updateLogBufferv>:
Flash Thresholds(2, 0x08080000, 1, FLASH_TYPEPROGRAM_DOUBLEWORD);

//--------------------------------

void updateLogBuffer()
{
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b090      	sub	sp, #64	; 0x40
 8002424:	af06      	add	r7, sp, #24
	DateTime dateTime;
	rtc->rtcGetTime(&dateTime);
 8002426:	4b25      	ldr	r3, [pc, #148]	; (80024bc <_Z15updateLogBufferv+0x9c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	463a      	mov	r2, r7
 800242c:	4611      	mov	r1, r2
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fb07 	bl	8002a42 <_ZN3Rtc10rtcGetTimeEP9DateTime_>
	double currentTemp = dht.getTemp();
 8002434:	4822      	ldr	r0, [pc, #136]	; (80024c0 <_Z15updateLogBufferv+0xa0>)
 8002436:	f7ff ff4b 	bl	80022d0 <_ZN3DHT7getTempEv>
 800243a:	ed87 0b08 	vstr	d0, [r7, #32]
	SYSTEM_STATE monitorState = Monitor->getState() ;
 800243e:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <_Z15updateLogBufferv+0xa4>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ffb8 	bl	80023b8 <_ZN7Manager8getStateEv>
 8002448:	4603      	mov	r3, r0
 800244a:	77fb      	strb	r3, [r7, #31]
	memset(logBuffer, 0, sizeof(logBuffer));
 800244c:	2264      	movs	r2, #100	; 0x64
 800244e:	2100      	movs	r1, #0
 8002450:	481d      	ldr	r0, [pc, #116]	; (80024c8 <_Z15updateLogBufferv+0xa8>)
 8002452:	f00e f983 	bl	801075c <memset>
	if( monitorState == OK   ){
 8002456:	7ffb      	ldrb	r3, [r7, #31]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d02a      	beq.n	80024b2 <_Z15updateLogBufferv+0x92>
//		sprintf(logBuffer, "OK! [%.2f] | %d:%d:%d - %d/%d/%d", currentTemp,
//					dateTime.hours, dateTime.min    , dateTime.sec ,
//					dateTime.day  , dateTime.month  , dateTime.year );
	}
	else if(monitorState == WARNING   ){
 800245c:	7ffb      	ldrb	r3, [r7, #31]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d112      	bne.n	8002488 <_Z15updateLogBufferv+0x68>
		sprintf(logBuffer, "Warning! [%.2f] | %d:%d:%d - %d/%d/%d\r", currentTemp,
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	6839      	ldr	r1, [r7, #0]
 8002468:	6938      	ldr	r0, [r7, #16]
 800246a:	697c      	ldr	r4, [r7, #20]
 800246c:	69bd      	ldr	r5, [r7, #24]
 800246e:	9505      	str	r5, [sp, #20]
 8002470:	9404      	str	r4, [sp, #16]
 8002472:	9003      	str	r0, [sp, #12]
 8002474:	9102      	str	r1, [sp, #8]
 8002476:	9201      	str	r2, [sp, #4]
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800247e:	4913      	ldr	r1, [pc, #76]	; (80024cc <_Z15updateLogBufferv+0xac>)
 8002480:	4811      	ldr	r0, [pc, #68]	; (80024c8 <_Z15updateLogBufferv+0xa8>)
 8002482:	f00e ff9f 	bl	80113c4 <siprintf>
					dateTime.day  , dateTime.month  , dateTime.year );

	}


}
 8002486:	e014      	b.n	80024b2 <_Z15updateLogBufferv+0x92>
	else if(monitorState == CRITICAL){
 8002488:	7ffb      	ldrb	r3, [r7, #31]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d111      	bne.n	80024b2 <_Z15updateLogBufferv+0x92>
		sprintf(logBuffer, "Critical! [%.2f] | %d:%d:%d - %d/%d/%d\r", currentTemp,
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6839      	ldr	r1, [r7, #0]
 8002494:	6938      	ldr	r0, [r7, #16]
 8002496:	697c      	ldr	r4, [r7, #20]
 8002498:	69bd      	ldr	r5, [r7, #24]
 800249a:	9505      	str	r5, [sp, #20]
 800249c:	9404      	str	r4, [sp, #16]
 800249e:	9003      	str	r0, [sp, #12]
 80024a0:	9102      	str	r1, [sp, #8]
 80024a2:	9201      	str	r2, [sp, #4]
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024aa:	4909      	ldr	r1, [pc, #36]	; (80024d0 <_Z15updateLogBufferv+0xb0>)
 80024ac:	4806      	ldr	r0, [pc, #24]	; (80024c8 <_Z15updateLogBufferv+0xa8>)
 80024ae:	f00e ff89 	bl	80113c4 <siprintf>
}
 80024b2:	bf00      	nop
 80024b4:	3728      	adds	r7, #40	; 0x28
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bdb0      	pop	{r4, r5, r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200003bc 	.word	0x200003bc
 80024c0:	20000398 	.word	0x20000398
 80024c4:	200003b8 	.word	0x200003b8
 80024c8:	20000304 	.word	0x20000304
 80024cc:	08013a1c 	.word	0x08013a1c
 80024d0:	08013a44 	.word	0x08013a44

080024d4 <my_main>:
void my_main()
{
 80024d4:	b598      	push	{r3, r4, r7, lr}
 80024d6:	af00      	add	r7, sp, #0
	Monitor = new Manager(OK);
 80024d8:	2001      	movs	r0, #1
 80024da:	f00d f9a1 	bl	800f820 <_Znwj>
 80024de:	4603      	mov	r3, r0
 80024e0:	461c      	mov	r4, r3
 80024e2:	2100      	movs	r1, #0
 80024e4:	4620      	mov	r0, r4
 80024e6:	f7ff ff57 	bl	8002398 <_ZN7ManagerC1E13_system_state>
 80024ea:	4b16      	ldr	r3, [pc, #88]	; (8002544 <my_main+0x70>)
 80024ec:	601c      	str	r4, [r3, #0]
	rtc = new Rtc(&hi2c1, 0xD0);
 80024ee:	200c      	movs	r0, #12
 80024f0:	f00d f996 	bl	800f820 <_Znwj>
 80024f4:	4603      	mov	r3, r0
 80024f6:	461c      	mov	r4, r3
 80024f8:	22d0      	movs	r2, #208	; 0xd0
 80024fa:	4913      	ldr	r1, [pc, #76]	; (8002548 <my_main+0x74>)
 80024fc:	4620      	mov	r0, r4
 80024fe:	f7ff ff31 	bl	8002364 <_ZN3RtcC1EP19__I2C_HandleTypeDefh>
 8002502:	4b12      	ldr	r3, [pc, #72]	; (800254c <my_main+0x78>)
 8002504:	601c      	str	r4, [r3, #0]
	LogSdCard = new SdCard("Log.txt", "ErrorLog.txt");
 8002506:	f44f 609a 	mov.w	r0, #1232	; 0x4d0
 800250a:	f00d f989 	bl	800f820 <_Znwj>
 800250e:	4603      	mov	r3, r0
 8002510:	461c      	mov	r4, r3
 8002512:	4a0f      	ldr	r2, [pc, #60]	; (8002550 <my_main+0x7c>)
 8002514:	490f      	ldr	r1, [pc, #60]	; (8002554 <my_main+0x80>)
 8002516:	4620      	mov	r0, r4
 8002518:	f000 fb08 	bl	8002b2c <_ZN6SdCardC1EPKcS1_>
 800251c:	4b0e      	ldr	r3, [pc, #56]	; (8002558 <my_main+0x84>)
 800251e:	601c      	str	r4, [r3, #0]
//	initTime.year    = 22 ;
//	initTime.weekDay =  1 ;
//	rtc->rtcSetTime(&initTime);
//  --------------------------

	HAL_TIM_Base_Init(&htim6);
 8002520:	480e      	ldr	r0, [pc, #56]	; (800255c <my_main+0x88>)
 8002522:	f004 fd4f 	bl	8006fc4 <HAL_TIM_Base_Init>
	cli.CliInit();
 8002526:	480e      	ldr	r0, [pc, #56]	; (8002560 <my_main+0x8c>)
 8002528:	f7ff f838 	bl	800159c <_ZN3CLI7CliInitEv>
	Thresholds.printThresHolds();
 800252c:	480d      	ldr	r0, [pc, #52]	; (8002564 <my_main+0x90>)
 800252e:	f7ff fdef 	bl	8002110 <_ZN5Flash15printThresHoldsEv>
	bluLed.LedOn();
 8002532:	480d      	ldr	r0, [pc, #52]	; (8002568 <my_main+0x94>)
 8002534:	f7ff fe62 	bl	80021fc <_ZN3LED5LedOnEv>
	printf("CHECK from my main\r\n");
 8002538:	480c      	ldr	r0, [pc, #48]	; (800256c <my_main+0x98>)
 800253a:	f00e fee7 	bl	801130c <puts>

}
 800253e:	bf00      	nop
 8002540:	bd98      	pop	{r3, r4, r7, pc}
 8002542:	bf00      	nop
 8002544:	200003b8 	.word	0x200003b8
 8002548:	200005e4 	.word	0x200005e4
 800254c:	200003bc 	.word	0x200003bc
 8002550:	08013a6c 	.word	0x08013a6c
 8002554:	08013a7c 	.word	0x08013a7c
 8002558:	200003c0 	.word	0x200003c0
 800255c:	200006e8 	.word	0x200006e8
 8002560:	2000044c 	.word	0x2000044c
 8002564:	200003c4 	.word	0x200003c4
 8002568:	2000037c 	.word	0x2000037c
 800256c:	08013a84 	.word	0x08013a84

08002570 <dhtTask>:

void dhtTask()
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
	dht.DHT_main();
 8002574:	4802      	ldr	r0, [pc, #8]	; (8002580 <dhtTask+0x10>)
 8002576:	f7ff fc4f 	bl	8001e18 <_ZN3DHT8DHT_mainEv>

}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000398 	.word	0x20000398

08002584 <mainTask>:

void mainTask()
{
 8002584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002586:	b0b1      	sub	sp, #196	; 0xc4
 8002588:	af06      	add	r7, sp, #24
	double currentTemp = dht.getTemp();
 800258a:	488e      	ldr	r0, [pc, #568]	; (80027c4 <mainTask+0x240>)
 800258c:	f7ff fea0 	bl	80022d0 <_ZN3DHT7getTempEv>
 8002590:	ed87 0b28 	vstr	d0, [r7, #160]	; 0xa0

	if(currentTemp < Thresholds.getWarning() ){
 8002594:	488c      	ldr	r0, [pc, #560]	; (80027c8 <mainTask+0x244>)
 8002596:	f7ff fecd 	bl	8002334 <_ZN5Flash10getWarningEv>
 800259a:	4603      	mov	r3, r0
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffd1 	bl	8000544 <__aeabi_i2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	2101      	movs	r1, #1
 80025a8:	460c      	mov	r4, r1
 80025aa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80025ae:	f7fe faa5 	bl	8000afc <__aeabi_dcmplt>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <mainTask+0x38>
 80025b8:	2300      	movs	r3, #0
 80025ba:	461c      	mov	r4, r3
 80025bc:	b2e3      	uxtb	r3, r4
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d020      	beq.n	8002604 <mainTask+0x80>
		if( Monitor->getState() != OK){
 80025c2:	4b82      	ldr	r3, [pc, #520]	; (80027cc <mainTask+0x248>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff fef6 	bl	80023b8 <_ZN7Manager8getStateEv>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	bf14      	ite	ne
 80025d2:	2301      	movne	r3, #1
 80025d4:	2300      	moveq	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 80ef 	beq.w	80027bc <mainTask+0x238>
			/* Transition to [OK] State:
			 * 		Blue led on, Red led off
			 * 		Buzzer off
			 * 		no need to write to log
			 */
			printf("State = [OK] \r\n");
 80025de:	487c      	ldr	r0, [pc, #496]	; (80027d0 <mainTask+0x24c>)
 80025e0:	f00e fe94 	bl	801130c <puts>
			Monitor->setState(OK);
 80025e4:	4b79      	ldr	r3, [pc, #484]	; (80027cc <mainTask+0x248>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2100      	movs	r1, #0
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fef0 	bl	80023d0 <_ZN7Manager8setStateE13_system_state>
			bluLed.LedOn();
 80025f0:	4878      	ldr	r0, [pc, #480]	; (80027d4 <mainTask+0x250>)
 80025f2:	f7ff fe03 	bl	80021fc <_ZN3LED5LedOnEv>
			redLed.LedOFF();
 80025f6:	4878      	ldr	r0, [pc, #480]	; (80027d8 <mainTask+0x254>)
 80025f8:	f7ff fe13 	bl	8002222 <_ZN3LED6LedOFFEv>
			buz.buzzStop();
 80025fc:	4877      	ldr	r0, [pc, #476]	; (80027dc <mainTask+0x258>)
 80025fe:	f7fe fcb1 	bl	8000f64 <_ZN3BUZ8buzzStopEv>
			}

	}


}
 8002602:	e0db      	b.n	80027bc <mainTask+0x238>
	else if(currentTemp >= Thresholds.getWarning() &&
 8002604:	4870      	ldr	r0, [pc, #448]	; (80027c8 <mainTask+0x244>)
 8002606:	f7ff fe95 	bl	8002334 <_ZN5Flash10getWarningEv>
 800260a:	4603      	mov	r3, r0
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd ff99 	bl	8000544 <__aeabi_i2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800261a:	f7fe fa83 	bl	8000b24 <__aeabi_dcmpge>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d011      	beq.n	8002648 <mainTask+0xc4>
				currentTemp < Thresholds.getCritical() ){
 8002624:	4868      	ldr	r0, [pc, #416]	; (80027c8 <mainTask+0x244>)
 8002626:	f7ff fe91 	bl	800234c <_ZN5Flash11getCriticalEv>
 800262a:	4603      	mov	r3, r0
 800262c:	4618      	mov	r0, r3
 800262e:	f7fd ff89 	bl	8000544 <__aeabi_i2d>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
	else if(currentTemp >= Thresholds.getWarning() &&
 8002636:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800263a:	f7fe fa5f 	bl	8000afc <__aeabi_dcmplt>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <mainTask+0xc4>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <mainTask+0xc6>
 8002648:	2300      	movs	r3, #0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d050      	beq.n	80026f0 <mainTask+0x16c>
			if( Monitor->getState() != WARNING   ){
 800264e:	4b5f      	ldr	r3, [pc, #380]	; (80027cc <mainTask+0x248>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff feb0 	bl	80023b8 <_ZN7Manager8getStateEv>
 8002658:	4603      	mov	r3, r0
 800265a:	2b01      	cmp	r3, #1
 800265c:	bf14      	ite	ne
 800265e:	2301      	movne	r3, #1
 8002660:	2300      	moveq	r3, #0
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 80a9 	beq.w	80027bc <mainTask+0x238>
				printf("State = [WARNING] \r\n");
 800266a:	485d      	ldr	r0, [pc, #372]	; (80027e0 <mainTask+0x25c>)
 800266c:	f00e fe4e 	bl	801130c <puts>
				Monitor->setState(WARNING);
 8002670:	4b56      	ldr	r3, [pc, #344]	; (80027cc <mainTask+0x248>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2101      	movs	r1, #1
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff feaa 	bl	80023d0 <_ZN7Manager8setStateE13_system_state>
				bluLed.LedOFF();
 800267c:	4855      	ldr	r0, [pc, #340]	; (80027d4 <mainTask+0x250>)
 800267e:	f7ff fdd0 	bl	8002222 <_ZN3LED6LedOFFEv>
				redLed.LedOn();
 8002682:	4855      	ldr	r0, [pc, #340]	; (80027d8 <mainTask+0x254>)
 8002684:	f7ff fdba 	bl	80021fc <_ZN3LED5LedOnEv>
				buz.buzzStop();
 8002688:	4854      	ldr	r0, [pc, #336]	; (80027dc <mainTask+0x258>)
 800268a:	f7fe fc6b 	bl	8000f64 <_ZN3BUZ8buzzStopEv>
				rtc->rtcGetTime(&warningTime);
 800268e:	4b55      	ldr	r3, [pc, #340]	; (80027e4 <mainTask+0x260>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f000 f9d2 	bl	8002a42 <_ZN3Rtc10rtcGetTimeEP9DateTime_>
				sprintf(warningRecord, "Warning! [%.2f] | %d:%d:%d - %d/%d/%d", currentTemp,
 800269e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80026a6:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80026aa:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80026ae:	f8d7 4098 	ldr.w	r4, [r7, #152]	; 0x98
 80026b2:	f8d7 509c 	ldr.w	r5, [r7, #156]	; 0x9c
 80026b6:	1d3e      	adds	r6, r7, #4
 80026b8:	9505      	str	r5, [sp, #20]
 80026ba:	9404      	str	r4, [sp, #16]
 80026bc:	9003      	str	r0, [sp, #12]
 80026be:	9102      	str	r1, [sp, #8]
 80026c0:	9201      	str	r2, [sp, #4]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80026c8:	4947      	ldr	r1, [pc, #284]	; (80027e8 <mainTask+0x264>)
 80026ca:	4630      	mov	r0, r6
 80026cc:	f00e fe7a 	bl	80113c4 <siprintf>
					updateLogBuffer();
 80026d0:	f7ff fea6 	bl	8002420 <_Z15updateLogBufferv>
					LogSdCard->write(LogSdCard->getErrorFileName(), logBuffer);
 80026d4:	4b45      	ldr	r3, [pc, #276]	; (80027ec <mainTask+0x268>)
 80026d6:	681c      	ldr	r4, [r3, #0]
 80026d8:	4b44      	ldr	r3, [pc, #272]	; (80027ec <mainTask+0x268>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fe92 	bl	8002406 <_ZN6SdCard16getErrorFileNameEv>
 80026e2:	4603      	mov	r3, r0
 80026e4:	4a42      	ldr	r2, [pc, #264]	; (80027f0 <mainTask+0x26c>)
 80026e6:	4619      	mov	r1, r3
 80026e8:	4620      	mov	r0, r4
 80026ea:	f000 fab1 	bl	8002c50 <_ZN6SdCard5writeEPcS0_>
}
 80026ee:	e065      	b.n	80027bc <mainTask+0x238>
	else if(currentTemp >= Thresholds.getCritical() ){
 80026f0:	4835      	ldr	r0, [pc, #212]	; (80027c8 <mainTask+0x244>)
 80026f2:	f7ff fe2b 	bl	800234c <_ZN5Flash11getCriticalEv>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fd ff23 	bl	8000544 <__aeabi_i2d>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	2101      	movs	r1, #1
 8002704:	460c      	mov	r4, r1
 8002706:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800270a:	f7fe fa0b 	bl	8000b24 <__aeabi_dcmpge>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <mainTask+0x194>
 8002714:	2300      	movs	r3, #0
 8002716:	461c      	mov	r4, r3
 8002718:	b2e3      	uxtb	r3, r4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d04e      	beq.n	80027bc <mainTask+0x238>
			if( Monitor->getState() != CRITICAL &&
 800271e:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <mainTask+0x248>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fe48 	bl	80023b8 <_ZN7Manager8getStateEv>
 8002728:	4603      	mov	r3, r0
 800272a:	2b02      	cmp	r3, #2
 800272c:	d009      	beq.n	8002742 <mainTask+0x1be>
					Monitor->getState() != CRITICAL_NO_BUZZER   ){
 800272e:	4b27      	ldr	r3, [pc, #156]	; (80027cc <mainTask+0x248>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fe40 	bl	80023b8 <_ZN7Manager8getStateEv>
 8002738:	4603      	mov	r3, r0
			if( Monitor->getState() != CRITICAL &&
 800273a:	2b03      	cmp	r3, #3
 800273c:	d001      	beq.n	8002742 <mainTask+0x1be>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <mainTask+0x1c0>
 8002742:	2300      	movs	r3, #0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d039      	beq.n	80027bc <mainTask+0x238>
				printf("State = [CRITICAL] \r\n");
 8002748:	482a      	ldr	r0, [pc, #168]	; (80027f4 <mainTask+0x270>)
 800274a:	f00e fddf 	bl	801130c <puts>
				Monitor->setState(CRITICAL);
 800274e:	4b1f      	ldr	r3, [pc, #124]	; (80027cc <mainTask+0x248>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2102      	movs	r1, #2
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fe3b 	bl	80023d0 <_ZN7Manager8setStateE13_system_state>
				redLed.LedBlink();
 800275a:	481f      	ldr	r0, [pc, #124]	; (80027d8 <mainTask+0x254>)
 800275c:	f7ff fd74 	bl	8002248 <_ZN3LED8LedBlinkEv>
				buz.buzzStart();
 8002760:	481e      	ldr	r0, [pc, #120]	; (80027dc <mainTask+0x258>)
 8002762:	f7fe fbeb 	bl	8000f3c <_ZN3BUZ9buzzStartEv>
				rtc->rtcGetTime(&criticalTime);
 8002766:	4b1f      	ldr	r3, [pc, #124]	; (80027e4 <mainTask+0x260>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f000 f966 	bl	8002a42 <_ZN3Rtc10rtcGetTimeEP9DateTime_>
				sprintf(criticalRecord, "Critical! [%.2f] | %d:%d:%d - %d/%d/%d", currentTemp,
 8002776:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002778:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800277a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800277c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800277e:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8002780:	f8d7 5080 	ldr.w	r5, [r7, #128]	; 0x80
 8002784:	1d3e      	adds	r6, r7, #4
 8002786:	9505      	str	r5, [sp, #20]
 8002788:	9404      	str	r4, [sp, #16]
 800278a:	9003      	str	r0, [sp, #12]
 800278c:	9102      	str	r1, [sp, #8]
 800278e:	9201      	str	r2, [sp, #4]
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002796:	4918      	ldr	r1, [pc, #96]	; (80027f8 <mainTask+0x274>)
 8002798:	4630      	mov	r0, r6
 800279a:	f00e fe13 	bl	80113c4 <siprintf>
				updateLogBuffer();
 800279e:	f7ff fe3f 	bl	8002420 <_Z15updateLogBufferv>
				LogSdCard->write(LogSdCard->getErrorFileName(), logBuffer);
 80027a2:	4b12      	ldr	r3, [pc, #72]	; (80027ec <mainTask+0x268>)
 80027a4:	681c      	ldr	r4, [r3, #0]
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <mainTask+0x268>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fe2b 	bl	8002406 <_ZN6SdCard16getErrorFileNameEv>
 80027b0:	4603      	mov	r3, r0
 80027b2:	4a0f      	ldr	r2, [pc, #60]	; (80027f0 <mainTask+0x26c>)
 80027b4:	4619      	mov	r1, r3
 80027b6:	4620      	mov	r0, r4
 80027b8:	f000 fa4a 	bl	8002c50 <_ZN6SdCard5writeEPcS0_>
}
 80027bc:	bf00      	nop
 80027be:	37ac      	adds	r7, #172	; 0xac
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027c4:	20000398 	.word	0x20000398
 80027c8:	200003c4 	.word	0x200003c4
 80027cc:	200003b8 	.word	0x200003b8
 80027d0:	08013a98 	.word	0x08013a98
 80027d4:	2000037c 	.word	0x2000037c
 80027d8:	20000370 	.word	0x20000370
 80027dc:	20000368 	.word	0x20000368
 80027e0:	08013aa8 	.word	0x08013aa8
 80027e4:	200003bc 	.word	0x200003bc
 80027e8:	08013abc 	.word	0x08013abc
 80027ec:	200003c0 	.word	0x200003c0
 80027f0:	20000304 	.word	0x20000304
 80027f4:	08013ae4 	.word	0x08013ae4
 80027f8:	08013afc 	.word	0x08013afc

080027fc <LogWriteTask>:

void LogWriteTask()
{
 80027fc:	b598      	push	{r3, r4, r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	osDelay(1000);
 8002800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002804:	f009 fe32 	bl	800c46c <osDelay>
//	LogSdCard->mount();
// 	*no need for mount(), in the constructor I do mount().
	while(1){
		updateLogBuffer();
 8002808:	f7ff fe0a 	bl	8002420 <_Z15updateLogBufferv>
		LogSdCard->write(LogSdCard->getFileName(), logBuffer);
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <LogWriteTask+0x34>)
 800280e:	681c      	ldr	r4, [r3, #0]
 8002810:	4b07      	ldr	r3, [pc, #28]	; (8002830 <LogWriteTask+0x34>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fdea 	bl	80023ee <_ZN6SdCard11getFileNameEv>
 800281a:	4603      	mov	r3, r0
 800281c:	4a05      	ldr	r2, [pc, #20]	; (8002834 <LogWriteTask+0x38>)
 800281e:	4619      	mov	r1, r3
 8002820:	4620      	mov	r0, r4
 8002822:	f000 fa15 	bl	8002c50 <_ZN6SdCard5writeEPcS0_>
		osDelay(60000);
 8002826:	f64e 2060 	movw	r0, #60000	; 0xea60
 800282a:	f009 fe1f 	bl	800c46c <osDelay>
		updateLogBuffer();
 800282e:	e7eb      	b.n	8002808 <LogWriteTask+0xc>
 8002830:	200003c0 	.word	0x200003c0
 8002834:	20000304 	.word	0x20000304

08002838 <LedTask>:
	}
}

void LedTask()
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	if(redLed.getState() == LED_BLINK){
 800283c:	4807      	ldr	r0, [pc, #28]	; (800285c <LedTask+0x24>)
 800283e:	f7ff fd23 	bl	8002288 <_ZN3LED8getStateEv>
 8002842:	4603      	mov	r3, r0
 8002844:	2b02      	cmp	r3, #2
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <LedTask+0x20>
		redLed.LedBlink();
 8002852:	4802      	ldr	r0, [pc, #8]	; (800285c <LedTask+0x24>)
 8002854:	f7ff fcf8 	bl	8002248 <_ZN3LED8LedBlinkEv>
	}
}
 8002858:	bf00      	nop
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20000370 	.word	0x20000370

08002860 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	80fb      	strh	r3, [r7, #6]
	if (pin == btn1.getPin()){
 800286a:	481d      	ldr	r0, [pc, #116]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x80>)
 800286c:	f7ff fd24 	bl	80022b8 <_ZN6Button6getPinEv>
 8002870:	4603      	mov	r3, r0
 8002872:	461a      	mov	r2, r3
 8002874:	88fb      	ldrh	r3, [r7, #6]
 8002876:	4293      	cmp	r3, r2
 8002878:	bf0c      	ite	eq
 800287a:	2301      	moveq	r3, #1
 800287c:	2300      	movne	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	d029      	beq.n	80028d8 <HAL_GPIO_EXTI_Callback+0x78>
		// Buzzer Stop/Start
		if (HAL_GPIO_ReadPin(btn1.getGpio(), btn1.getPin()) == 0) {
 8002884:	4816      	ldr	r0, [pc, #88]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x80>)
 8002886:	f7ff fd0b 	bl	80022a0 <_ZN6Button7getGpioEv>
 800288a:	4604      	mov	r4, r0
 800288c:	4814      	ldr	r0, [pc, #80]	; (80028e0 <HAL_GPIO_EXTI_Callback+0x80>)
 800288e:	f7ff fd13 	bl	80022b8 <_ZN6Button6getPinEv>
 8002892:	4603      	mov	r3, r0
 8002894:	4619      	mov	r1, r3
 8002896:	4620      	mov	r0, r4
 8002898:	f001 ff64 	bl	8004764 <HAL_GPIO_ReadPin>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d015      	beq.n	80028d8 <HAL_GPIO_EXTI_Callback+0x78>
			if(Monitor->getState() == CRITICAL){
 80028ac:	4b0d      	ldr	r3, [pc, #52]	; (80028e4 <HAL_GPIO_EXTI_Callback+0x84>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff fd81 	bl	80023b8 <_ZN7Manager8getStateEv>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	bf0c      	ite	eq
 80028bc:	2301      	moveq	r3, #1
 80028be:	2300      	movne	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d008      	beq.n	80028d8 <HAL_GPIO_EXTI_Callback+0x78>
				Monitor->setState(CRITICAL_NO_BUZZER);
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <HAL_GPIO_EXTI_Callback+0x84>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2103      	movs	r1, #3
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fd7f 	bl	80023d0 <_ZN7Manager8setStateE13_system_state>
				buz.buzzStop();
 80028d2:	4805      	ldr	r0, [pc, #20]	; (80028e8 <HAL_GPIO_EXTI_Callback+0x88>)
 80028d4:	f7fe fb46 	bl	8000f64 <_ZN3BUZ8buzzStopEv>
			}
		}
	}
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd90      	pop	{r4, r7, pc}
 80028e0:	20000388 	.word	0x20000388
 80028e4:	200003b8 	.word	0x200003b8
 80028e8:	20000368 	.word	0x20000368

080028ec <_Z41__static_initialization_and_destruction_0ii>:
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af02      	add	r7, sp, #8
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d129      	bne.n	8002950 <_Z41__static_initialization_and_destruction_0ii+0x64>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002902:	4293      	cmp	r3, r2
 8002904:	d124      	bne.n	8002950 <_Z41__static_initialization_and_destruction_0ii+0x64>
BUZ  buz(BUZ_OFF);
 8002906:	2100      	movs	r1, #0
 8002908:	4820      	ldr	r0, [pc, #128]	; (800298c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800290a:	f7fe fadf 	bl	8000ecc <_ZN3BUZC1E9_buzState>
LED redLed(RED_GPIO_Port, RED_Pin, LED_OFF );
 800290e:	2300      	movs	r3, #0
 8002910:	2240      	movs	r2, #64	; 0x40
 8002912:	491f      	ldr	r1, [pc, #124]	; (8002990 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8002914:	481f      	ldr	r0, [pc, #124]	; (8002994 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8002916:	f7ff fc51 	bl	80021bc <_ZN3LEDC1EP12GPIO_TypeDeft9_ledState>
LED  bluLed(BLU_GPIO_Port, BLU_Pin, LED_OFF);
 800291a:	2300      	movs	r3, #0
 800291c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002920:	491b      	ldr	r1, [pc, #108]	; (8002990 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8002922:	481d      	ldr	r0, [pc, #116]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002924:	f7ff fc4a 	bl	80021bc <_ZN3LEDC1EP12GPIO_TypeDeft9_ledState>
Button 	btn1(SW1_GPIO_Port, SW1_Pin);
 8002928:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800292c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002930:	481a      	ldr	r0, [pc, #104]	; (800299c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8002932:	f7fe fb4b 	bl	8000fcc <_ZN6ButtonC1EP12GPIO_TypeDeft>
DHT  dht(DHT11_GPIO_Port, DHT11_Pin);
 8002936:	2220      	movs	r2, #32
 8002938:	4919      	ldr	r1, [pc, #100]	; (80029a0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800293a:	481a      	ldr	r0, [pc, #104]	; (80029a4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800293c:	f7ff f8ea 	bl	8001b14 <_ZN3DHTC1EP12GPIO_TypeDeft>
Flash Thresholds(2, 0x08080000, 1, FLASH_TYPEPROGRAM_DOUBLEWORD);
 8002940:	2300      	movs	r3, #0
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	2301      	movs	r3, #1
 8002946:	4a18      	ldr	r2, [pc, #96]	; (80029a8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8002948:	2102      	movs	r1, #2
 800294a:	4818      	ldr	r0, [pc, #96]	; (80029ac <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800294c:	f7ff fcd2 	bl	80022f4 <_ZN5FlashC1Emmmm>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d116      	bne.n	8002984 <_Z41__static_initialization_and_destruction_0ii+0x98>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800295c:	4293      	cmp	r3, r2
 800295e:	d111      	bne.n	8002984 <_Z41__static_initialization_and_destruction_0ii+0x98>
 8002960:	4812      	ldr	r0, [pc, #72]	; (80029ac <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8002962:	f7ff fae3 	bl	8001f2c <_ZN5FlashD1Ev>
DHT  dht(DHT11_GPIO_Port, DHT11_Pin);
 8002966:	480f      	ldr	r0, [pc, #60]	; (80029a4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002968:	f7ff f8b4 	bl	8001ad4 <_ZN3DHTD1Ev>
Button 	btn1(SW1_GPIO_Port, SW1_Pin);
 800296c:	480b      	ldr	r0, [pc, #44]	; (800299c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800296e:	f7fe fb0d 	bl	8000f8c <_ZN6ButtonD1Ev>
LED  bluLed(BLU_GPIO_Port, BLU_Pin, LED_OFF);
 8002972:	4809      	ldr	r0, [pc, #36]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002974:	f7ff fc02 	bl	800217c <_ZN3LEDD1Ev>
LED redLed(RED_GPIO_Port, RED_Pin, LED_OFF );
 8002978:	4806      	ldr	r0, [pc, #24]	; (8002994 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800297a:	f7ff fbff 	bl	800217c <_ZN3LEDD1Ev>
BUZ  buz(BUZ_OFF);
 800297e:	4803      	ldr	r0, [pc, #12]	; (800298c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8002980:	f7fe fabc 	bl	8000efc <_ZN3BUZD1Ev>
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000368 	.word	0x20000368
 8002990:	48000800 	.word	0x48000800
 8002994:	20000370 	.word	0x20000370
 8002998:	2000037c 	.word	0x2000037c
 800299c:	20000388 	.word	0x20000388
 80029a0:	48000400 	.word	0x48000400
 80029a4:	20000398 	.word	0x20000398
 80029a8:	08080000 	.word	0x08080000
 80029ac:	200003c4 	.word	0x200003c4

080029b0 <_GLOBAL__sub_I_numOfRecords>:
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029b8:	2001      	movs	r0, #1
 80029ba:	f7ff ff97 	bl	80028ec <_Z41__static_initialization_and_destruction_0ii>
 80029be:	bd80      	pop	{r7, pc}

080029c0 <_GLOBAL__sub_D_numOfRecords>:
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029c8:	2000      	movs	r0, #0
 80029ca:	f7ff ff8f 	bl	80028ec <_Z41__static_initialization_and_destruction_0ii>
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <_ZN3RtcD1Ev>:
Rtc::Rtc() {
	// TODO Auto-generated constructor stub

}

Rtc::~Rtc() {
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	4a04      	ldr	r2, [pc, #16]	; (80029ec <_ZN3RtcD1Ev+0x1c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	08013e64 	.word	0x08013e64

080029f0 <_ZN3RtcD0Ev>:
Rtc::~Rtc() {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
}
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ffe9 	bl	80029d0 <_ZN3RtcD1Ev>
 80029fe:	210c      	movs	r1, #12
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f00c ff0b 	bl	800f81c <_ZdlPvj>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <_ZN3Rtc8bcdToIntEh>:
{
	HAL_I2C_Mem_Read(_hi2c, _devAddr, memAddr, 1, buffer, size, 0xFF);
}

int Rtc :: bcdToInt(uint8_t bcd)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]
	return (bcd >> 4) * 10 + (bcd & 0x0F);
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	461a      	mov	r2, r3
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	78fb      	ldrb	r3, [r7, #3]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	4413      	add	r3, r2
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <_ZN3Rtc10rtcGetTimeEP9DateTime_>:
	}

	return ((value / 10) << 4) | (value % 10);
}
void Rtc :: rtcGetTime(DateTime* dateTime)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b088      	sub	sp, #32
 8002a46:	af04      	add	r7, sp, #16
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	6039      	str	r1, [r7, #0]
	uint8_t buffer[RTC_DATE_TIME_SIZE];
	HAL_I2C_Mem_Read(_hi2c, _devAddr, 0, 1, buffer, RTC_DATE_TIME_SIZE, 0xFF);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6858      	ldr	r0, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	7a1b      	ldrb	r3, [r3, #8]
 8002a54:	b299      	uxth	r1, r3
 8002a56:	23ff      	movs	r3, #255	; 0xff
 8002a58:	9302      	str	r3, [sp, #8]
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	f107 0308 	add.w	r3, r7, #8
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2301      	movs	r3, #1
 8002a66:	2200      	movs	r2, #0
 8002a68:	f001 ff6e 	bl	8004948 <HAL_I2C_Mem_Read>

	// remove stop bit if set
	buffer[0] &= ~RTC_START_STOP;
 8002a6c:	7a3b      	ldrb	r3, [r7, #8]
 8002a6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	723b      	strb	r3, [r7, #8]
	dateTime->sec = bcdToInt(buffer[0]);
 8002a76:	7a3b      	ldrb	r3, [r7, #8]
 8002a78:	4619      	mov	r1, r3
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff ffc8 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002a80:	4602      	mov	r2, r0
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	601a      	str	r2, [r3, #0]
	dateTime->min = bcdToInt(buffer[1]);
 8002a86:	7a7b      	ldrb	r3, [r7, #9]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7ff ffc0 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002a90:	4602      	mov	r2, r0
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	605a      	str	r2, [r3, #4]
	dateTime->hours = bcdToInt(buffer[2]);
 8002a96:	7abb      	ldrb	r3, [r7, #10]
 8002a98:	4619      	mov	r1, r3
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ffb8 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	609a      	str	r2, [r3, #8]
	dateTime->weekDay = buffer[3] & 0x07;
 8002aa6:	7afb      	ldrb	r3, [r7, #11]
 8002aa8:	f003 0207 	and.w	r2, r3, #7
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	60da      	str	r2, [r3, #12]
	dateTime->day = bcdToInt(buffer[4]);
 8002ab0:	7b3b      	ldrb	r3, [r7, #12]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ffab 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002aba:	4602      	mov	r2, r0
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	611a      	str	r2, [r3, #16]
	dateTime->month = bcdToInt(buffer[5]);
 8002ac0:	7b7b      	ldrb	r3, [r7, #13]
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ffa3 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002aca:	4602      	mov	r2, r0
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	615a      	str	r2, [r3, #20]
	dateTime->year = bcdToInt(buffer[6]);
 8002ad0:	7bbb      	ldrb	r3, [r7, #14]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff9b 	bl	8002a10 <_ZN3Rtc8bcdToIntEh>
 8002ada:	4602      	mov	r2, r0
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	619a      	str	r2, [r3, #24]
}
 8002ae0:	bf00      	nop
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <_ZN6SdCardD1Ev>:
	virtual ~SdCard(){}
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	4a04      	ldr	r2, [pc, #16]	; (8002b04 <_ZN6SdCardD1Ev+0x1c>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	08013e74 	.word	0x08013e74

08002b08 <_ZN6SdCardD0Ev>:
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff ffe9 	bl	8002ae8 <_ZN6SdCardD1Ev>
 8002b16:	f44f 619a 	mov.w	r1, #1232	; 0x4d0
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f00c fe7e 	bl	800f81c <_ZdlPvj>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4618      	mov	r0, r3
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
	...

08002b2c <_ZN6SdCardC1EPKcS1_>:
#include "SdCard.h"
#include "MyMain.h"
#include <stdio.h>
#include "cmsis_os2.h"

SdCard::SdCard(const char* name, const char* errorName)
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
 8002b38:	4a0b      	ldr	r2, [pc, #44]	; (8002b68 <_ZN6SdCardC1EPKcS1_+0x3c>)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	601a      	str	r2, [r3, #0]
{
	strcpy(_fileName, name);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	3304      	adds	r3, #4
 8002b42:	68b9      	ldr	r1, [r7, #8]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f00e fc6a 	bl	801141e <strcpy>
	strcpy(_errorFileName, errorName);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3336      	adds	r3, #54	; 0x36
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f00e fc64 	bl	801141e <strcpy>
	mount();
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 f8ce 	bl	8002cf8 <_ZN6SdCard5mountEv>
}
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	08013e74 	.word	0x08013e74

08002b6c <_ZN6SdCard5printEPc>:

void SdCard::print(char* fileName)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b09c      	sub	sp, #112	; 0x70
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
//	osMutexAcquire(fileMutexHandle,  osWaitForever);
	char line[100];
	_fres = f_open(&_fil, fileName, FA_READ | FA_OPEN_ALWAYS);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002b7c:	2211      	movs	r2, #17
 8002b7e:	6839      	ldr	r1, [r7, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f008 fcf5 	bl	800b570 <f_open>
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
	if(_fres != FR_OK){
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <_ZN6SdCard5printEPc+0x34>
		printf("Error in file open(SdCard::print)\r\n");
 8002b9a:	4814      	ldr	r0, [pc, #80]	; (8002bec <_ZN6SdCard5printEPc+0x80>)
 8002b9c:	f00e fbb6 	bl	801130c <puts>
	}

	while(f_gets(line, sizeof(line), &_fil)){
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f503 7227 	add.w	r2, r3, #668	; 0x29c
 8002ba6:	f107 030c 	add.w	r3, r7, #12
 8002baa:	2164      	movs	r1, #100	; 0x64
 8002bac:	4618      	mov	r0, r3
 8002bae:	f009 fa6e 	bl	800c08e <f_gets>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	bf14      	ite	ne
 8002bb8:	2301      	movne	r3, #1
 8002bba:	2300      	moveq	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d006      	beq.n	8002bd0 <_ZN6SdCard5printEPc+0x64>
		printf("%s\r\n", line);
 8002bc2:	f107 030c 	add.w	r3, r7, #12
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4809      	ldr	r0, [pc, #36]	; (8002bf0 <_ZN6SdCard5printEPc+0x84>)
 8002bca:	f00e fb19 	bl	8011200 <iprintf>
	while(f_gets(line, sizeof(line), &_fil)){
 8002bce:	e7e7      	b.n	8002ba0 <_ZN6SdCard5printEPc+0x34>
	}
	printf("\r\n");
 8002bd0:	4808      	ldr	r0, [pc, #32]	; (8002bf4 <_ZN6SdCard5printEPc+0x88>)
 8002bd2:	f00e fb9b 	bl	801130c <puts>
	f_close(&_fil);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f009 fa27 	bl	800c030 <f_close>
//	osMutexRelease(fileMutexHandle);

}
 8002be2:	bf00      	nop
 8002be4:	3770      	adds	r7, #112	; 0x70
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	08013b24 	.word	0x08013b24
 8002bf0:	08013b48 	.word	0x08013b48
 8002bf4:	08013b50 	.word	0x08013b50

08002bf8 <_ZN6SdCard5clearEPc>:

void SdCard::clear(char* fileName)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
//	osMutexAcquire(fileMutexHandle,  osWaitForever);
	_fres = f_open(&_fil, fileName, FA_CREATE_ALWAYS);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002c08:	2208      	movs	r2, #8
 8002c0a:	6839      	ldr	r1, [r7, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f008 fcaf 	bl	800b570 <f_open>
 8002c12:	4603      	mov	r3, r0
 8002c14:	461a      	mov	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
	if(_fres != FR_OK){
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <_ZN6SdCard5clearEPc+0x36>
		printf("Error in file open(SdCard::clear)\r\n");
 8002c26:	4808      	ldr	r0, [pc, #32]	; (8002c48 <_ZN6SdCard5clearEPc+0x50>)
 8002c28:	f00e fb70 	bl	801130c <puts>
 8002c2c:	e002      	b.n	8002c34 <_ZN6SdCard5clearEPc+0x3c>
	}
	else{
		printf("File cleared\r\n");
 8002c2e:	4807      	ldr	r0, [pc, #28]	; (8002c4c <_ZN6SdCard5clearEPc+0x54>)
 8002c30:	f00e fb6c 	bl	801130c <puts>
	}

	f_close(&_fil);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f009 f9f8 	bl	800c030 <f_close>
//	osMutexRelease(fileMutexHandle);


}
 8002c40:	bf00      	nop
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	08013b54 	.word	0x08013b54
 8002c4c:	08013b78 	.word	0x08013b78

08002c50 <_ZN6SdCard5writeEPcS0_>:

void SdCard::write(char* fileName, char* str)
{
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b087      	sub	sp, #28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
//	osMutexAcquire(fileMutexHandle,  osWaitForever);
	_fres = f_open(&_fil, fileName, FA_WRITE | FA_OPEN_APPEND);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002c62:	2232      	movs	r2, #50	; 0x32
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f008 fc82 	bl	800b570 <f_open>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
	if(_fres!= FR_OK){
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d007      	beq.n	8002c90 <_ZN6SdCard5writeEPcS0_+0x40>
		printf("Error in file open(SdCard::write) %d\r\n", _fres);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002c86:	4619      	mov	r1, r3
 8002c88:	4818      	ldr	r0, [pc, #96]	; (8002cec <_ZN6SdCard5writeEPcS0_+0x9c>)
 8002c8a:	f00e fab9 	bl	8011200 <iprintf>
 8002c8e:	e023      	b.n	8002cd8 <_ZN6SdCard5writeEPcS0_+0x88>
	}
	else{
		UINT bytesWrote;
		_fres = f_write(&_fil, str, strlen(str), &bytesWrote);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f503 7427 	add.w	r4, r3, #668	; 0x29c
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fd faa4 	bl	80001e4 <strlen>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	f107 0314 	add.w	r3, r7, #20
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	f008 ff96 	bl	800bbd6 <f_write>
 8002caa:	4603      	mov	r3, r0
 8002cac:	461a      	mov	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
		if(_fres != FR_OK){
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <_ZN6SdCard5writeEPcS0_+0x7e>
			printf("Error in file open(SdCard::write-else) %d\r\n", _fres);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	480a      	ldr	r0, [pc, #40]	; (8002cf0 <_ZN6SdCard5writeEPcS0_+0xa0>)
 8002cc8:	f00e fa9a 	bl	8011200 <iprintf>
 8002ccc:	e004      	b.n	8002cd8 <_ZN6SdCard5writeEPcS0_+0x88>
		}
		else{
			printf("Success to write %i bytes\r\n", bytesWrote);
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	4808      	ldr	r0, [pc, #32]	; (8002cf4 <_ZN6SdCard5writeEPcS0_+0xa4>)
 8002cd4:	f00e fa94 	bl	8011200 <iprintf>
		}
	}
	f_close(&_fil);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f009 f9a6 	bl	800c030 <f_close>

//	osMutexRelease(fileMutexHandle);

}
 8002ce4:	bf00      	nop
 8002ce6:	371c      	adds	r7, #28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd90      	pop	{r4, r7, pc}
 8002cec:	08013b88 	.word	0x08013b88
 8002cf0:	08013bb0 	.word	0x08013bb0
 8002cf4:	08013bdc 	.word	0x08013bdc

08002cf8 <_ZN6SdCard5mountEv>:

void SdCard::mount()
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
	_fres = f_mount(&_FatFs, "", 1);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3368      	adds	r3, #104	; 0x68
 8002d04:	2201      	movs	r2, #1
 8002d06:	490a      	ldr	r1, [pc, #40]	; (8002d30 <_ZN6SdCard5mountEv+0x38>)
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f008 fbcd 	bl	800b4a8 <f_mount>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	461a      	mov	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
	if(_fres != FR_OK){
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <_ZN6SdCard5mountEv+0x30>
		printf("Error in file mount");
 8002d22:	4804      	ldr	r0, [pc, #16]	; (8002d34 <_ZN6SdCard5mountEv+0x3c>)
 8002d24:	f00e fa6c 	bl	8011200 <iprintf>
	}

//_fres = f_mount
//	    f_mount(fs, "", 0);                    /* Mount the default drive */

}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	08013bf8 	.word	0x08013bf8
 8002d34:	08013bfc 	.word	0x08013bfc

08002d38 <communication>:
			handleCommand();
		}
	}
}
int communication()
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
	uint8_t ch;
	HAL_StatusTypeDef Status = HAL_UART_Receive(&huart2, &ch, 1, 10);
 8002d3e:	1db9      	adds	r1, r7, #6
 8002d40:	230a      	movs	r3, #10
 8002d42:	2201      	movs	r2, #1
 8002d44:	4839      	ldr	r0, [pc, #228]	; (8002e2c <communication+0xf4>)
 8002d46:	f005 fb9b 	bl	8008480 <HAL_UART_Receive>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
	if (Status != HAL_OK)
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d025      	beq.n	8002da0 <communication+0x68>
	{
		if ((huart2.Instance->ISR & USART_ISR_ORE) != 0)
 8002d54:	4b35      	ldr	r3, [pc, #212]	; (8002e2c <communication+0xf4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bf14      	ite	ne
 8002d62:	2301      	movne	r3, #1
 8002d64:	2300      	moveq	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <communication+0x3c>
		{
			__HAL_UART_CLEAR_OREFLAG(&huart2);
 8002d6c:	4b2f      	ldr	r3, [pc, #188]	; (8002e2c <communication+0xf4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2208      	movs	r2, #8
 8002d72:	621a      	str	r2, [r3, #32]
		}
		// here we have a time to print the command
		while (cmdprint < cmdcount)
 8002d74:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <communication+0xf8>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b2e      	ldr	r3, [pc, #184]	; (8002e34 <communication+0xfc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	da0d      	bge.n	8002d9c <communication+0x64>
		{
			HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8002d80:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <communication+0xf8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	492a      	ldr	r1, [pc, #168]	; (8002e30 <communication+0xf8>)
 8002d88:	600a      	str	r2, [r1, #0]
 8002d8a:	4a2b      	ldr	r2, [pc, #172]	; (8002e38 <communication+0x100>)
 8002d8c:	1899      	adds	r1, r3, r2
 8002d8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d92:	2201      	movs	r2, #1
 8002d94:	4825      	ldr	r0, [pc, #148]	; (8002e2c <communication+0xf4>)
 8002d96:	f005 fadf 	bl	8008358 <HAL_UART_Transmit>
		while (cmdprint < cmdcount)
 8002d9a:	e7eb      	b.n	8002d74 <communication+0x3c>
		}
		return 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	e040      	b.n	8002e22 <communication+0xea>
	}

	if (ch != '\r' && ch != '\n')
 8002da0:	79bb      	ldrb	r3, [r7, #6]
 8002da2:	2b0d      	cmp	r3, #13
 8002da4:	d016      	beq.n	8002dd4 <communication+0x9c>
 8002da6:	79bb      	ldrb	r3, [r7, #6]
 8002da8:	2b0a      	cmp	r3, #10
 8002daa:	d013      	beq.n	8002dd4 <communication+0x9c>
	{
		if (cmdcount >= MAX_BUFFER_LENGTH)
 8002dac:	4b21      	ldr	r3, [pc, #132]	; (8002e34 <communication+0xfc>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b63      	cmp	r3, #99	; 0x63
 8002db2:	dd05      	ble.n	8002dc0 <communication+0x88>
		{
			cmdcount = 0;
 8002db4:	4b1f      	ldr	r3, [pc, #124]	; (8002e34 <communication+0xfc>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
			cmdprint = 0;
 8002dba:	4b1d      	ldr	r3, [pc, #116]	; (8002e30 <communication+0xf8>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
		}
		cmdbuffer[cmdcount++] = ch;
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	; (8002e34 <communication+0xfc>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	491b      	ldr	r1, [pc, #108]	; (8002e34 <communication+0xfc>)
 8002dc8:	600a      	str	r2, [r1, #0]
 8002dca:	79b9      	ldrb	r1, [r7, #6]
 8002dcc:	4a1a      	ldr	r2, [pc, #104]	; (8002e38 <communication+0x100>)
 8002dce:	54d1      	strb	r1, [r2, r3]
		return 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	e026      	b.n	8002e22 <communication+0xea>
	}
	// here we have a time to print the command
	while (cmdprint < cmdcount)
 8002dd4:	4b16      	ldr	r3, [pc, #88]	; (8002e30 <communication+0xf8>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b16      	ldr	r3, [pc, #88]	; (8002e34 <communication+0xfc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	da0d      	bge.n	8002dfc <communication+0xc4>
	{
		HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8002de0:	4b13      	ldr	r3, [pc, #76]	; (8002e30 <communication+0xf8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	4912      	ldr	r1, [pc, #72]	; (8002e30 <communication+0xf8>)
 8002de8:	600a      	str	r2, [r1, #0]
 8002dea:	4a13      	ldr	r2, [pc, #76]	; (8002e38 <communication+0x100>)
 8002dec:	1899      	adds	r1, r3, r2
 8002dee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002df2:	2201      	movs	r2, #1
 8002df4:	480d      	ldr	r0, [pc, #52]	; (8002e2c <communication+0xf4>)
 8002df6:	f005 faaf 	bl	8008358 <HAL_UART_Transmit>
	while (cmdprint < cmdcount)
 8002dfa:	e7eb      	b.n	8002dd4 <communication+0x9c>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 0xFFFF);
 8002dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e00:	2202      	movs	r2, #2
 8002e02:	490e      	ldr	r1, [pc, #56]	; (8002e3c <communication+0x104>)
 8002e04:	4809      	ldr	r0, [pc, #36]	; (8002e2c <communication+0xf4>)
 8002e06:	f005 faa7 	bl	8008358 <HAL_UART_Transmit>
	cmdbuffer[cmdcount] = 0;
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	; (8002e34 <communication+0xfc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a0a      	ldr	r2, [pc, #40]	; (8002e38 <communication+0x100>)
 8002e10:	2100      	movs	r1, #0
 8002e12:	54d1      	strb	r1, [r2, r3]
	cmdcount = 0;
 8002e14:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <communication+0xfc>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
	cmdprint = 0;
 8002e1a:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <communication+0xf8>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
	return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000780 	.word	0x20000780
 8002e30:	20000448 	.word	0x20000448
 8002e34:	20000444 	.word	0x20000444
 8002e38:	200003e0 	.word	0x200003e0
 8002e3c:	08013c1c 	.word	0x08013c1c

08002e40 <handleCommand>:
void handleCommand()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
	char * param = NULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	607b      	str	r3, [r7, #4]

	// find space to split a command to a command name and parameters
	char * delimPtr = strchr((const char*)cmdbuffer, ' ');
 8002e4a:	2120      	movs	r1, #32
 8002e4c:	4813      	ldr	r0, [pc, #76]	; (8002e9c <handleCommand+0x5c>)
 8002e4e:	f00e fad9 	bl	8011404 <strchr>
 8002e52:	6038      	str	r0, [r7, #0]
	if (delimPtr != NULL) {
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d017      	beq.n	8002e8a <handleCommand+0x4a>
		// put null character to split command name and parameters
		*delimPtr = '\0';
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]
		param = delimPtr + 1;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	3301      	adds	r3, #1
 8002e64:	607b      	str	r3, [r7, #4]
		// find first non space character - it's parameters beginning
		while (*param && *param == ' ') {
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <handleCommand+0x3e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d103      	bne.n	8002e7e <handleCommand+0x3e>
			param++;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	607b      	str	r3, [r7, #4]
		while (*param && *param == ' ') {
 8002e7c:	e7f3      	b.n	8002e66 <handleCommand+0x26>
		}
		if (*param == '\0') {
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <handleCommand+0x4a>
			param = NULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
		}
	}
	cli.performCommand((char *)cmdbuffer, param);
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	4903      	ldr	r1, [pc, #12]	; (8002e9c <handleCommand+0x5c>)
 8002e8e:	4804      	ldr	r0, [pc, #16]	; (8002ea0 <handleCommand+0x60>)
 8002e90:	f7fe fb04 	bl	800149c <_ZN3CLI14performCommandEPcS0_>



}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	200003e0 	.word	0x200003e0
 8002ea0:	2000044c 	.word	0x2000044c

08002ea4 <_Z41__static_initialization_and_destruction_0ii>:
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d107      	bne.n	8002ec4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d102      	bne.n	8002ec4 <_Z41__static_initialization_and_destruction_0ii+0x20>
CLI cli;
 8002ebe:	4809      	ldr	r0, [pc, #36]	; (8002ee4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002ec0:	f7fe f8ce 	bl	8001060 <_ZN3CLIC1Ev>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d107      	bne.n	8002eda <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d102      	bne.n	8002eda <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002ed4:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002ed6:	f7fe f8d7 	bl	8001088 <_ZN3CLID1Ev>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	2000044c 	.word	0x2000044c

08002ee8 <_GLOBAL__sub_I_cmdbuffer>:
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	f7ff ffd7 	bl	8002ea4 <_Z41__static_initialization_and_destruction_0ii>
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <_GLOBAL__sub_D_cmdbuffer>:
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f00:	2000      	movs	r0, #0
 8002f02:	f7ff ffcf 	bl	8002ea4 <_Z41__static_initialization_and_destruction_0ii>
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, char* ptr, int len) {
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	4804      	ldr	r0, [pc, #16]	; (8002f30 <_write+0x28>)
 8002f20:	f005 fa1a 	bl	8008358 <HAL_UART_Transmit>
    return len;
 8002f24:	687b      	ldr	r3, [r7, #4]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000780 	.word	0x20000780

08002f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f38:	f000 fe48 	bl	8003bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f3c:	f000 f884 	bl	8003048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f40:	f000 fa48 	bl	80033d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002f44:	f000 fa16 	bl	8003374 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8002f48:	f000 f9a8 	bl	800329c <MX_TIM6_Init>
  MX_TIM7_Init();
 8002f4c:	f000 f9dc 	bl	8003308 <MX_TIM7_Init>
  MX_TIM3_Init();
 8002f50:	f000 f94a 	bl	80031e8 <MX_TIM3_Init>
  MX_I2C1_Init();
 8002f54:	f000 f8ca 	bl	80030ec <MX_I2C1_Init>
  MX_SPI1_Init();
 8002f58:	f000 f908 	bl	800316c <MX_SPI1_Init>
  MX_FATFS_Init();
 8002f5c:	f005 ffca 	bl	8008ef4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  printf("CHECK from main.c\r\n");
 8002f60:	4823      	ldr	r0, [pc, #140]	; (8002ff0 <main+0xbc>)
 8002f62:	f00e f9d3 	bl	801130c <puts>

  HAL_NVIC_EnableIRQ( TIM6_IRQn );
 8002f66:	2036      	movs	r0, #54	; 0x36
 8002f68:	f000 ffa3 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ( TIM3_IRQn  );
 8002f6c:	201d      	movs	r0, #29
 8002f6e:	f000 ffa0 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
//  HAL_TIM_Base_Start(&htim3);
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);



  my_main();
 8002f72:	f7ff faaf 	bl	80024d4 <my_main>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002f76:	f009 f99d 	bl	800c2b4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002f7a:	4a1e      	ldr	r2, [pc, #120]	; (8002ff4 <main+0xc0>)
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	481e      	ldr	r0, [pc, #120]	; (8002ff8 <main+0xc4>)
 8002f80:	f009 f9e2 	bl	800c348 <osThreadNew>
 8002f84:	4603      	mov	r3, r0
 8002f86:	4a1d      	ldr	r2, [pc, #116]	; (8002ffc <main+0xc8>)
 8002f88:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8002f8a:	4a1d      	ldr	r2, [pc, #116]	; (8003000 <main+0xcc>)
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	481d      	ldr	r0, [pc, #116]	; (8003004 <main+0xd0>)
 8002f90:	f009 f9da 	bl	800c348 <osThreadNew>
 8002f94:	4603      	mov	r3, r0
 8002f96:	4a1c      	ldr	r2, [pc, #112]	; (8003008 <main+0xd4>)
 8002f98:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8002f9a:	4a1c      	ldr	r2, [pc, #112]	; (800300c <main+0xd8>)
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	481c      	ldr	r0, [pc, #112]	; (8003010 <main+0xdc>)
 8002fa0:	f009 f9d2 	bl	800c348 <osThreadNew>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	4a1b      	ldr	r2, [pc, #108]	; (8003014 <main+0xe0>)
 8002fa8:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8002faa:	4a1b      	ldr	r2, [pc, #108]	; (8003018 <main+0xe4>)
 8002fac:	2100      	movs	r1, #0
 8002fae:	481b      	ldr	r0, [pc, #108]	; (800301c <main+0xe8>)
 8002fb0:	f009 f9ca 	bl	800c348 <osThreadNew>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4a1a      	ldr	r2, [pc, #104]	; (8003020 <main+0xec>)
 8002fb8:	6013      	str	r3, [r2, #0]

  /* creation of myTask05 */
  myTask05Handle = osThreadNew(StartTask05, NULL, &myTask05_attributes);
 8002fba:	4a1a      	ldr	r2, [pc, #104]	; (8003024 <main+0xf0>)
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	481a      	ldr	r0, [pc, #104]	; (8003028 <main+0xf4>)
 8002fc0:	f009 f9c2 	bl	800c348 <osThreadNew>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4a19      	ldr	r2, [pc, #100]	; (800302c <main+0xf8>)
 8002fc8:	6013      	str	r3, [r2, #0]

  /* creation of myTask06 */
  myTask06Handle = osThreadNew(StartTask06, NULL, &myTask06_attributes);
 8002fca:	4a19      	ldr	r2, [pc, #100]	; (8003030 <main+0xfc>)
 8002fcc:	2100      	movs	r1, #0
 8002fce:	4819      	ldr	r0, [pc, #100]	; (8003034 <main+0x100>)
 8002fd0:	f009 f9ba 	bl	800c348 <osThreadNew>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	4a18      	ldr	r2, [pc, #96]	; (8003038 <main+0x104>)
 8002fd8:	6013      	str	r3, [r2, #0]

  /* creation of myTask07 */
  myTask07Handle = osThreadNew(StartTask07, NULL, &myTask07_attributes);
 8002fda:	4a18      	ldr	r2, [pc, #96]	; (800303c <main+0x108>)
 8002fdc:	2100      	movs	r1, #0
 8002fde:	4818      	ldr	r0, [pc, #96]	; (8003040 <main+0x10c>)
 8002fe0:	f009 f9b2 	bl	800c348 <osThreadNew>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	4a17      	ldr	r2, [pc, #92]	; (8003044 <main+0x110>)
 8002fe8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002fea:	f009 f987 	bl	800c2fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002fee:	e7fe      	b.n	8002fee <main+0xba>
 8002ff0:	08013c74 	.word	0x08013c74
 8002ff4:	08013e7c 	.word	0x08013e7c
 8002ff8:	0800354d 	.word	0x0800354d
 8002ffc:	20000804 	.word	0x20000804
 8003000:	08013ea0 	.word	0x08013ea0
 8003004:	0800355d 	.word	0x0800355d
 8003008:	20000808 	.word	0x20000808
 800300c:	08013ec4 	.word	0x08013ec4
 8003010:	0800357b 	.word	0x0800357b
 8003014:	2000080c 	.word	0x2000080c
 8003018:	08013ee8 	.word	0x08013ee8
 800301c:	08003591 	.word	0x08003591
 8003020:	20000810 	.word	0x20000810
 8003024:	08013f0c 	.word	0x08013f0c
 8003028:	080035a5 	.word	0x080035a5
 800302c:	20000814 	.word	0x20000814
 8003030:	08013f30 	.word	0x08013f30
 8003034:	080035af 	.word	0x080035af
 8003038:	20000818 	.word	0x20000818
 800303c:	08013f54 	.word	0x08013f54
 8003040:	080035c5 	.word	0x080035c5
 8003044:	2000081c 	.word	0x2000081c

08003048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b096      	sub	sp, #88	; 0x58
 800304c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800304e:	f107 0314 	add.w	r3, r7, #20
 8003052:	2244      	movs	r2, #68	; 0x44
 8003054:	2100      	movs	r1, #0
 8003056:	4618      	mov	r0, r3
 8003058:	f00d fb80 	bl	801075c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800305c:	463b      	mov	r3, r7
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800306a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800306e:	f002 f87d 	bl	800516c <HAL_PWREx_ControlVoltageScaling>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003078:	f000 faae 	bl	80035d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800307c:	2302      	movs	r3, #2
 800307e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003080:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003084:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003086:	2310      	movs	r3, #16
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800308a:	2302      	movs	r3, #2
 800308c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800308e:	2302      	movs	r3, #2
 8003090:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003092:	2301      	movs	r3, #1
 8003094:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003096:	230a      	movs	r3, #10
 8003098:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800309a:	2307      	movs	r3, #7
 800309c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800309e:	2302      	movs	r3, #2
 80030a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80030a2:	2302      	movs	r3, #2
 80030a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	4618      	mov	r0, r3
 80030ac:	f002 f8b4 	bl	8005218 <HAL_RCC_OscConfig>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80030b6:	f000 fa8f 	bl	80035d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030ba:	230f      	movs	r3, #15
 80030bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030be:	2303      	movs	r3, #3
 80030c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030c2:	2300      	movs	r3, #0
 80030c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030c6:	2300      	movs	r3, #0
 80030c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030ca:	2300      	movs	r3, #0
 80030cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80030ce:	463b      	mov	r3, r7
 80030d0:	2104      	movs	r1, #4
 80030d2:	4618      	mov	r0, r3
 80030d4:	f002 fc7c 	bl	80059d0 <HAL_RCC_ClockConfig>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80030de:	f000 fa7b 	bl	80035d8 <Error_Handler>
  }
}
 80030e2:	bf00      	nop
 80030e4:	3758      	adds	r7, #88	; 0x58
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
	...

080030ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030f0:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <MX_I2C1_Init+0x74>)
 80030f2:	4a1c      	ldr	r2, [pc, #112]	; (8003164 <MX_I2C1_Init+0x78>)
 80030f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80030f6:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <MX_I2C1_Init+0x74>)
 80030f8:	4a1b      	ldr	r2, [pc, #108]	; (8003168 <MX_I2C1_Init+0x7c>)
 80030fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80030fc:	4b18      	ldr	r3, [pc, #96]	; (8003160 <MX_I2C1_Init+0x74>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003102:	4b17      	ldr	r3, [pc, #92]	; (8003160 <MX_I2C1_Init+0x74>)
 8003104:	2201      	movs	r2, #1
 8003106:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003108:	4b15      	ldr	r3, [pc, #84]	; (8003160 <MX_I2C1_Init+0x74>)
 800310a:	2200      	movs	r2, #0
 800310c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800310e:	4b14      	ldr	r3, [pc, #80]	; (8003160 <MX_I2C1_Init+0x74>)
 8003110:	2200      	movs	r2, #0
 8003112:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <MX_I2C1_Init+0x74>)
 8003116:	2200      	movs	r2, #0
 8003118:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800311a:	4b11      	ldr	r3, [pc, #68]	; (8003160 <MX_I2C1_Init+0x74>)
 800311c:	2200      	movs	r2, #0
 800311e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003120:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <MX_I2C1_Init+0x74>)
 8003122:	2200      	movs	r2, #0
 8003124:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003126:	480e      	ldr	r0, [pc, #56]	; (8003160 <MX_I2C1_Init+0x74>)
 8003128:	f001 fb7e 	bl	8004828 <HAL_I2C_Init>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003132:	f000 fa51 	bl	80035d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003136:	2100      	movs	r1, #0
 8003138:	4809      	ldr	r0, [pc, #36]	; (8003160 <MX_I2C1_Init+0x74>)
 800313a:	f001 ff71 	bl	8005020 <HAL_I2CEx_ConfigAnalogFilter>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003144:	f000 fa48 	bl	80035d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003148:	2100      	movs	r1, #0
 800314a:	4805      	ldr	r0, [pc, #20]	; (8003160 <MX_I2C1_Init+0x74>)
 800314c:	f001 ffb3 	bl	80050b6 <HAL_I2CEx_ConfigDigitalFilter>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003156:	f000 fa3f 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	200005e4 	.word	0x200005e4
 8003164:	40005400 	.word	0x40005400
 8003168:	10909cec 	.word	0x10909cec

0800316c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003170:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <MX_SPI1_Init+0x74>)
 8003172:	4a1c      	ldr	r2, [pc, #112]	; (80031e4 <MX_SPI1_Init+0x78>)
 8003174:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003176:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <MX_SPI1_Init+0x74>)
 8003178:	f44f 7282 	mov.w	r2, #260	; 0x104
 800317c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800317e:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <MX_SPI1_Init+0x74>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003184:	4b16      	ldr	r3, [pc, #88]	; (80031e0 <MX_SPI1_Init+0x74>)
 8003186:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800318a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800318c:	4b14      	ldr	r3, [pc, #80]	; (80031e0 <MX_SPI1_Init+0x74>)
 800318e:	2200      	movs	r2, #0
 8003190:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003192:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <MX_SPI1_Init+0x74>)
 8003194:	2200      	movs	r2, #0
 8003196:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003198:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <MX_SPI1_Init+0x74>)
 800319a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800319e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031a2:	2230      	movs	r2, #48	; 0x30
 80031a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031a6:	4b0e      	ldr	r3, [pc, #56]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80031ac:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80031b8:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031ba:	2207      	movs	r2, #7
 80031bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80031be:	4b08      	ldr	r3, [pc, #32]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031c6:	2208      	movs	r2, #8
 80031c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80031ca:	4805      	ldr	r0, [pc, #20]	; (80031e0 <MX_SPI1_Init+0x74>)
 80031cc:	f003 fae0 	bl	8006790 <HAL_SPI_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80031d6:	f000 f9ff 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000638 	.word	0x20000638
 80031e4:	40013000 	.word	0x40013000

080031e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08a      	sub	sp, #40	; 0x28
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ee:	f107 031c 	add.w	r3, r7, #28
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031fa:	463b      	mov	r3, r7
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	611a      	str	r2, [r3, #16]
 8003208:	615a      	str	r2, [r3, #20]
 800320a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800320c:	4b21      	ldr	r3, [pc, #132]	; (8003294 <MX_TIM3_Init+0xac>)
 800320e:	4a22      	ldr	r2, [pc, #136]	; (8003298 <MX_TIM3_Init+0xb0>)
 8003210:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 8003212:	4b20      	ldr	r3, [pc, #128]	; (8003294 <MX_TIM3_Init+0xac>)
 8003214:	f240 321f 	movw	r2, #799	; 0x31f
 8003218:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800321a:	4b1e      	ldr	r3, [pc, #120]	; (8003294 <MX_TIM3_Init+0xac>)
 800321c:	2200      	movs	r2, #0
 800321e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8003220:	4b1c      	ldr	r3, [pc, #112]	; (8003294 <MX_TIM3_Init+0xac>)
 8003222:	2264      	movs	r2, #100	; 0x64
 8003224:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003226:	4b1b      	ldr	r3, [pc, #108]	; (8003294 <MX_TIM3_Init+0xac>)
 8003228:	2200      	movs	r2, #0
 800322a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800322c:	4b19      	ldr	r3, [pc, #100]	; (8003294 <MX_TIM3_Init+0xac>)
 800322e:	2200      	movs	r2, #0
 8003230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003232:	4818      	ldr	r0, [pc, #96]	; (8003294 <MX_TIM3_Init+0xac>)
 8003234:	f003 ffad 	bl	8007192 <HAL_TIM_PWM_Init>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800323e:	f000 f9cb 	bl	80035d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003246:	2300      	movs	r3, #0
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800324a:	f107 031c 	add.w	r3, r7, #28
 800324e:	4619      	mov	r1, r3
 8003250:	4810      	ldr	r0, [pc, #64]	; (8003294 <MX_TIM3_Init+0xac>)
 8003252:	f004 ff8d 	bl	8008170 <HAL_TIMEx_MasterConfigSynchronization>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800325c:	f000 f9bc 	bl	80035d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003260:	2360      	movs	r3, #96	; 0x60
 8003262:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8003264:	2332      	movs	r3, #50	; 0x32
 8003266:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003268:	2300      	movs	r3, #0
 800326a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800326c:	2300      	movs	r3, #0
 800326e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003270:	463b      	mov	r3, r7
 8003272:	2200      	movs	r2, #0
 8003274:	4619      	mov	r1, r3
 8003276:	4807      	ldr	r0, [pc, #28]	; (8003294 <MX_TIM3_Init+0xac>)
 8003278:	f004 fa9e 	bl	80077b8 <HAL_TIM_PWM_ConfigChannel>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003282:	f000 f9a9 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003286:	4803      	ldr	r0, [pc, #12]	; (8003294 <MX_TIM3_Init+0xac>)
 8003288:	f000 fad4 	bl	8003834 <HAL_TIM_MspPostInit>

}
 800328c:	bf00      	nop
 800328e:	3728      	adds	r7, #40	; 0x28
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	2000069c 	.word	0x2000069c
 8003298:	40000400 	.word	0x40000400

0800329c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032a2:	1d3b      	adds	r3, r7, #4
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	605a      	str	r2, [r3, #4]
 80032aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80032ac:	4b14      	ldr	r3, [pc, #80]	; (8003300 <MX_TIM6_Init+0x64>)
 80032ae:	4a15      	ldr	r2, [pc, #84]	; (8003304 <MX_TIM6_Init+0x68>)
 80032b0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80032b2:	4b13      	ldr	r3, [pc, #76]	; (8003300 <MX_TIM6_Init+0x64>)
 80032b4:	224f      	movs	r2, #79	; 0x4f
 80032b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <MX_TIM6_Init+0x64>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <MX_TIM6_Init+0x64>)
 80032c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80032c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032c6:	4b0e      	ldr	r3, [pc, #56]	; (8003300 <MX_TIM6_Init+0x64>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80032cc:	480c      	ldr	r0, [pc, #48]	; (8003300 <MX_TIM6_Init+0x64>)
 80032ce:	f003 fe79 	bl	8006fc4 <HAL_TIM_Base_Init>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80032d8:	f000 f97e 	bl	80035d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032dc:	2300      	movs	r3, #0
 80032de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e0:	2300      	movs	r3, #0
 80032e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80032e4:	1d3b      	adds	r3, r7, #4
 80032e6:	4619      	mov	r1, r3
 80032e8:	4805      	ldr	r0, [pc, #20]	; (8003300 <MX_TIM6_Init+0x64>)
 80032ea:	f004 ff41 	bl	8008170 <HAL_TIMEx_MasterConfigSynchronization>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80032f4:	f000 f970 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	200006e8 	.word	0x200006e8
 8003304:	40001000 	.word	0x40001000

08003308 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800330e:	1d3b      	adds	r3, r7, #4
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003318:	4b14      	ldr	r3, [pc, #80]	; (800336c <MX_TIM7_Init+0x64>)
 800331a:	4a15      	ldr	r2, [pc, #84]	; (8003370 <MX_TIM7_Init+0x68>)
 800331c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 79;
 800331e:	4b13      	ldr	r3, [pc, #76]	; (800336c <MX_TIM7_Init+0x64>)
 8003320:	224f      	movs	r2, #79	; 0x4f
 8003322:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003324:	4b11      	ldr	r3, [pc, #68]	; (800336c <MX_TIM7_Init+0x64>)
 8003326:	2200      	movs	r2, #0
 8003328:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800332a:	4b10      	ldr	r3, [pc, #64]	; (800336c <MX_TIM7_Init+0x64>)
 800332c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003330:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003332:	4b0e      	ldr	r3, [pc, #56]	; (800336c <MX_TIM7_Init+0x64>)
 8003334:	2200      	movs	r2, #0
 8003336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003338:	480c      	ldr	r0, [pc, #48]	; (800336c <MX_TIM7_Init+0x64>)
 800333a:	f003 fe43 	bl	8006fc4 <HAL_TIM_Base_Init>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003344:	f000 f948 	bl	80035d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003348:	2300      	movs	r3, #0
 800334a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800334c:	2300      	movs	r3, #0
 800334e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003350:	1d3b      	adds	r3, r7, #4
 8003352:	4619      	mov	r1, r3
 8003354:	4805      	ldr	r0, [pc, #20]	; (800336c <MX_TIM7_Init+0x64>)
 8003356:	f004 ff0b 	bl	8008170 <HAL_TIMEx_MasterConfigSynchronization>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003360:	f000 f93a 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003364:	bf00      	nop
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000734 	.word	0x20000734
 8003370:	40001400 	.word	0x40001400

08003374 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003378:	4b14      	ldr	r3, [pc, #80]	; (80033cc <MX_USART2_UART_Init+0x58>)
 800337a:	4a15      	ldr	r2, [pc, #84]	; (80033d0 <MX_USART2_UART_Init+0x5c>)
 800337c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800337e:	4b13      	ldr	r3, [pc, #76]	; (80033cc <MX_USART2_UART_Init+0x58>)
 8003380:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003384:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003386:	4b11      	ldr	r3, [pc, #68]	; (80033cc <MX_USART2_UART_Init+0x58>)
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800338c:	4b0f      	ldr	r3, [pc, #60]	; (80033cc <MX_USART2_UART_Init+0x58>)
 800338e:	2200      	movs	r2, #0
 8003390:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003392:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <MX_USART2_UART_Init+0x58>)
 8003394:	2200      	movs	r2, #0
 8003396:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003398:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <MX_USART2_UART_Init+0x58>)
 800339a:	220c      	movs	r2, #12
 800339c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800339e:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <MX_USART2_UART_Init+0x58>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033a4:	4b09      	ldr	r3, [pc, #36]	; (80033cc <MX_USART2_UART_Init+0x58>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033aa:	4b08      	ldr	r3, [pc, #32]	; (80033cc <MX_USART2_UART_Init+0x58>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033b0:	4b06      	ldr	r3, [pc, #24]	; (80033cc <MX_USART2_UART_Init+0x58>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033b6:	4805      	ldr	r0, [pc, #20]	; (80033cc <MX_USART2_UART_Init+0x58>)
 80033b8:	f004 ff80 	bl	80082bc <HAL_UART_Init>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80033c2:	f000 f909 	bl	80035d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000780 	.word	0x20000780
 80033d0:	40004400 	.word	0x40004400

080033d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	; 0x28
 80033d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033da:	f107 0314 	add.w	r3, r7, #20
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	605a      	str	r2, [r3, #4]
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	60da      	str	r2, [r3, #12]
 80033e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ea:	4b55      	ldr	r3, [pc, #340]	; (8003540 <MX_GPIO_Init+0x16c>)
 80033ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ee:	4a54      	ldr	r2, [pc, #336]	; (8003540 <MX_GPIO_Init+0x16c>)
 80033f0:	f043 0304 	orr.w	r3, r3, #4
 80033f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033f6:	4b52      	ldr	r3, [pc, #328]	; (8003540 <MX_GPIO_Init+0x16c>)
 80033f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003402:	4b4f      	ldr	r3, [pc, #316]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003406:	4a4e      	ldr	r2, [pc, #312]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800340c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800340e:	4b4c      	ldr	r3, [pc, #304]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800341a:	4b49      	ldr	r3, [pc, #292]	; (8003540 <MX_GPIO_Init+0x16c>)
 800341c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800341e:	4a48      	ldr	r2, [pc, #288]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003426:	4b46      	ldr	r3, [pc, #280]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	60bb      	str	r3, [r7, #8]
 8003430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003432:	4b43      	ldr	r3, [pc, #268]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003436:	4a42      	ldr	r2, [pc, #264]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800343e:	4b40      	ldr	r3, [pc, #256]	; (8003540 <MX_GPIO_Init+0x16c>)
 8003440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	607b      	str	r3, [r7, #4]
 8003448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RED_Pin|BLU_Pin, GPIO_PIN_RESET);
 800344a:	2200      	movs	r2, #0
 800344c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003450:	483c      	ldr	r0, [pc, #240]	; (8003544 <MX_GPIO_Init+0x170>)
 8003452:	f001 f99f 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8003456:	2200      	movs	r2, #0
 8003458:	2140      	movs	r1, #64	; 0x40
 800345a:	483b      	ldr	r0, [pc, #236]	; (8003548 <MX_GPIO_Init+0x174>)
 800345c:	f001 f99a 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003466:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800346a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346c:	2300      	movs	r3, #0
 800346e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003470:	f107 0314 	add.w	r3, r7, #20
 8003474:	4619      	mov	r1, r3
 8003476:	4833      	ldr	r0, [pc, #204]	; (8003544 <MX_GPIO_Init+0x170>)
 8003478:	f000 ffca 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_Pin BLU_Pin */
  GPIO_InitStruct.Pin = RED_Pin|BLU_Pin;
 800347c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003482:	2301      	movs	r3, #1
 8003484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800348a:	2300      	movs	r3, #0
 800348c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800348e:	f107 0314 	add.w	r3, r7, #20
 8003492:	4619      	mov	r1, r3
 8003494:	482b      	ldr	r0, [pc, #172]	; (8003544 <MX_GPIO_Init+0x170>)
 8003496:	f000 ffbb 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 800349a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800349e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034a0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80034a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a6:	2300      	movs	r3, #0
 80034a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	4619      	mov	r1, r3
 80034b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034b4:	f000 ffac 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW2_Pin */
  GPIO_InitStruct.Pin = SW2_Pin;
 80034b8:	2308      	movs	r3, #8
 80034ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80034bc:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80034c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 80034c6:	f107 0314 	add.w	r3, r7, #20
 80034ca:	4619      	mov	r1, r3
 80034cc:	481e      	ldr	r0, [pc, #120]	; (8003548 <MX_GPIO_Init+0x174>)
 80034ce:	f000 ff9f 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80034d2:	2320      	movs	r3, #32
 80034d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034d6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80034da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034dc:	2300      	movs	r3, #0
 80034de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	4619      	mov	r1, r3
 80034e6:	4818      	ldr	r0, [pc, #96]	; (8003548 <MX_GPIO_Init+0x174>)
 80034e8:	f000 ff92 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80034ec:	2340      	movs	r3, #64	; 0x40
 80034ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034f0:	2301      	movs	r3, #1
 80034f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f8:	2300      	movs	r3, #0
 80034fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80034fc:	f107 0314 	add.w	r3, r7, #20
 8003500:	4619      	mov	r1, r3
 8003502:	4811      	ldr	r0, [pc, #68]	; (8003548 <MX_GPIO_Init+0x174>)
 8003504:	f000 ff84 	bl	8004410 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8003508:	2200      	movs	r2, #0
 800350a:	2105      	movs	r1, #5
 800350c:	2009      	movs	r0, #9
 800350e:	f000 fcb4 	bl	8003e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003512:	2009      	movs	r0, #9
 8003514:	f000 fccd 	bl	8003eb2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003518:	2200      	movs	r2, #0
 800351a:	2105      	movs	r1, #5
 800351c:	2017      	movs	r0, #23
 800351e:	f000 fcac 	bl	8003e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003522:	2017      	movs	r0, #23
 8003524:	f000 fcc5 	bl	8003eb2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003528:	2200      	movs	r2, #0
 800352a:	2105      	movs	r1, #5
 800352c:	2028      	movs	r0, #40	; 0x28
 800352e:	f000 fca4 	bl	8003e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003532:	2028      	movs	r0, #40	; 0x28
 8003534:	f000 fcbd 	bl	8003eb2 <HAL_NVIC_EnableIRQ>

}
 8003538:	bf00      	nop
 800353a:	3728      	adds	r7, #40	; 0x28
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	48000800 	.word	0x48000800
 8003548:	48000400 	.word	0x48000400

0800354c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003554:	2001      	movs	r0, #1
 8003556:	f008 ff89 	bl	800c46c <osDelay>
 800355a:	e7fb      	b.n	8003554 <StartDefaultTask+0x8>

0800355c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
__weak void StartTask02(void *argument)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 * */

  for(;;)
  {
//	printf("FROM TASK 2\r\n");
    if(communication()){
 8003564:	f7ff fbe8 	bl	8002d38 <communication>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <StartTask02+0x16>
    	handleCommand();
 800356e:	f7ff fc67 	bl	8002e40 <handleCommand>
    }
	osDelay(1);
 8003572:	2001      	movs	r0, #1
 8003574:	f008 ff7a 	bl	800c46c <osDelay>
    if(communication()){
 8003578:	e7f4      	b.n	8003564 <StartTask02+0x8>

0800357a <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
__weak void StartTask03(void *argument)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 * 		every 1 second and stored in the dht.temperature
 * ------------------------------------------
 * */
  for(;;)
  {
	 dhtTask();
 8003582:	f7fe fff5 	bl	8002570 <dhtTask>
    osDelay(1000);
 8003586:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800358a:	f008 ff6f 	bl	800c46c <osDelay>
	 dhtTask();
 800358e:	e7f8      	b.n	8003582 <StartTask03+0x8>

08003590 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
__weak void StartTask04(void *argument)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 * ------------------------------------------
 * */

  for(;;)
  {
	LedTask();
 8003598:	f7ff f94e 	bl	8002838 <LedTask>
    osDelay(100);
 800359c:	2064      	movs	r0, #100	; 0x64
 800359e:	f008 ff65 	bl	800c46c <osDelay>
	LedTask();
 80035a2:	e7f9      	b.n	8003598 <StartTask04+0x8>

080035a4 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
__weak void StartTask05(void *argument)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 * 			[ MyMain.cpp > DateTime CurrentTime ]
 *
 * ------------------------------------------
 * */

  for(;;)
 80035ac:	e7fe      	b.n	80035ac <StartTask05+0x8>

080035ae <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
 * 					  monitor states
 * ------------------------------------------
 * */
  for(;;)
  {
	mainTask();
 80035b6:	f7fe ffe5 	bl	8002584 <mainTask>
    osDelay(1000);
 80035ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035be:	f008 ff55 	bl	800c46c <osDelay>
	mainTask();
 80035c2:	e7f8      	b.n	80035b6 <StartTask06+0x8>

080035c4 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for(;;)
  {
	  LogWriteTask();
 80035cc:	f7ff f916 	bl	80027fc <LogWriteTask>
    osDelay(1);
 80035d0:	2001      	movs	r0, #1
 80035d2:	f008 ff4b 	bl	800c46c <osDelay>
	  LogWriteTask();
 80035d6:	e7f9      	b.n	80035cc <StartTask07+0x8>

080035d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035dc:	b672      	cpsid	i
}
 80035de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035e0:	e7fe      	b.n	80035e0 <Error_Handler+0x8>
	...

080035e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ea:	4b11      	ldr	r3, [pc, #68]	; (8003630 <HAL_MspInit+0x4c>)
 80035ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ee:	4a10      	ldr	r2, [pc, #64]	; (8003630 <HAL_MspInit+0x4c>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6613      	str	r3, [r2, #96]	; 0x60
 80035f6:	4b0e      	ldr	r3, [pc, #56]	; (8003630 <HAL_MspInit+0x4c>)
 80035f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	607b      	str	r3, [r7, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003602:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <HAL_MspInit+0x4c>)
 8003604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003606:	4a0a      	ldr	r2, [pc, #40]	; (8003630 <HAL_MspInit+0x4c>)
 8003608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800360c:	6593      	str	r3, [r2, #88]	; 0x58
 800360e:	4b08      	ldr	r3, [pc, #32]	; (8003630 <HAL_MspInit+0x4c>)
 8003610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800361a:	2200      	movs	r2, #0
 800361c:	210f      	movs	r1, #15
 800361e:	f06f 0001 	mvn.w	r0, #1
 8003622:	f000 fc2a 	bl	8003e7a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000

08003634 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b0ac      	sub	sp, #176	; 0xb0
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800363c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	605a      	str	r2, [r3, #4]
 8003646:	609a      	str	r2, [r3, #8]
 8003648:	60da      	str	r2, [r3, #12]
 800364a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800364c:	f107 0314 	add.w	r3, r7, #20
 8003650:	2288      	movs	r2, #136	; 0x88
 8003652:	2100      	movs	r1, #0
 8003654:	4618      	mov	r0, r3
 8003656:	f00d f881 	bl	801075c <memset>
  if(hi2c->Instance==I2C1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a21      	ldr	r2, [pc, #132]	; (80036e4 <HAL_I2C_MspInit+0xb0>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d13b      	bne.n	80036dc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003664:	2340      	movs	r3, #64	; 0x40
 8003666:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003668:	2300      	movs	r3, #0
 800366a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800366c:	f107 0314 	add.w	r3, r7, #20
 8003670:	4618      	mov	r0, r3
 8003672:	f002 fbd1 	bl	8005e18 <HAL_RCCEx_PeriphCLKConfig>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800367c:	f7ff ffac 	bl	80035d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003680:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 8003682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003684:	4a18      	ldr	r2, [pc, #96]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 8003686:	f043 0302 	orr.w	r3, r3, #2
 800368a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800368c:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 800368e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	613b      	str	r3, [r7, #16]
 8003696:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003698:	f44f 7340 	mov.w	r3, #768	; 0x300
 800369c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036a0:	2312      	movs	r3, #18
 80036a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ac:	2303      	movs	r3, #3
 80036ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036b2:	2304      	movs	r3, #4
 80036b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80036bc:	4619      	mov	r1, r3
 80036be:	480b      	ldr	r0, [pc, #44]	; (80036ec <HAL_I2C_MspInit+0xb8>)
 80036c0:	f000 fea6 	bl	8004410 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036c4:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c8:	4a07      	ldr	r2, [pc, #28]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 80036ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80036ce:	6593      	str	r3, [r2, #88]	; 0x58
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <HAL_I2C_MspInit+0xb4>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036dc:	bf00      	nop
 80036de:	37b0      	adds	r7, #176	; 0xb0
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40005400 	.word	0x40005400
 80036e8:	40021000 	.word	0x40021000
 80036ec:	48000400 	.word	0x48000400

080036f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	; 0x28
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f8:	f107 0314 	add.w	r3, r7, #20
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	609a      	str	r2, [r3, #8]
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a17      	ldr	r2, [pc, #92]	; (800376c <HAL_SPI_MspInit+0x7c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d128      	bne.n	8003764 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003712:	4b17      	ldr	r3, [pc, #92]	; (8003770 <HAL_SPI_MspInit+0x80>)
 8003714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003716:	4a16      	ldr	r2, [pc, #88]	; (8003770 <HAL_SPI_MspInit+0x80>)
 8003718:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800371c:	6613      	str	r3, [r2, #96]	; 0x60
 800371e:	4b14      	ldr	r3, [pc, #80]	; (8003770 <HAL_SPI_MspInit+0x80>)
 8003720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003722:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003726:	613b      	str	r3, [r7, #16]
 8003728:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800372a:	4b11      	ldr	r3, [pc, #68]	; (8003770 <HAL_SPI_MspInit+0x80>)
 800372c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800372e:	4a10      	ldr	r2, [pc, #64]	; (8003770 <HAL_SPI_MspInit+0x80>)
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003736:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <HAL_SPI_MspInit+0x80>)
 8003738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003742:	23e0      	movs	r3, #224	; 0xe0
 8003744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003746:	2302      	movs	r3, #2
 8003748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800374e:	2303      	movs	r3, #3
 8003750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003752:	2305      	movs	r3, #5
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003756:	f107 0314 	add.w	r3, r7, #20
 800375a:	4619      	mov	r1, r3
 800375c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003760:	f000 fe56 	bl	8004410 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003764:	bf00      	nop
 8003766:	3728      	adds	r7, #40	; 0x28
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40013000 	.word	0x40013000
 8003770:	40021000 	.word	0x40021000

08003774 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a0d      	ldr	r2, [pc, #52]	; (80037b8 <HAL_TIM_PWM_MspInit+0x44>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d113      	bne.n	80037ae <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003786:	4b0d      	ldr	r3, [pc, #52]	; (80037bc <HAL_TIM_PWM_MspInit+0x48>)
 8003788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378a:	4a0c      	ldr	r2, [pc, #48]	; (80037bc <HAL_TIM_PWM_MspInit+0x48>)
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	6593      	str	r3, [r2, #88]	; 0x58
 8003792:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <HAL_TIM_PWM_MspInit+0x48>)
 8003794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800379e:	2200      	movs	r2, #0
 80037a0:	2105      	movs	r1, #5
 80037a2:	201d      	movs	r0, #29
 80037a4:	f000 fb69 	bl	8003e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80037a8:	201d      	movs	r0, #29
 80037aa:	f000 fb82 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80037ae:	bf00      	nop
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40000400 	.word	0x40000400
 80037bc:	40021000 	.word	0x40021000

080037c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a16      	ldr	r2, [pc, #88]	; (8003828 <HAL_TIM_Base_MspInit+0x68>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d10c      	bne.n	80037ec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80037d2:	4b16      	ldr	r3, [pc, #88]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 80037d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d6:	4a15      	ldr	r2, [pc, #84]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 80037d8:	f043 0310 	orr.w	r3, r3, #16
 80037dc:	6593      	str	r3, [r2, #88]	; 0x58
 80037de:	4b13      	ldr	r3, [pc, #76]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 80037e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80037ea:	e018      	b.n	800381e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0f      	ldr	r2, [pc, #60]	; (8003830 <HAL_TIM_Base_MspInit+0x70>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d113      	bne.n	800381e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80037f6:	4b0d      	ldr	r3, [pc, #52]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 80037f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fa:	4a0c      	ldr	r2, [pc, #48]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 80037fc:	f043 0320 	orr.w	r3, r3, #32
 8003800:	6593      	str	r3, [r2, #88]	; 0x58
 8003802:	4b0a      	ldr	r3, [pc, #40]	; (800382c <HAL_TIM_Base_MspInit+0x6c>)
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800380e:	2200      	movs	r2, #0
 8003810:	2105      	movs	r1, #5
 8003812:	2037      	movs	r0, #55	; 0x37
 8003814:	f000 fb31 	bl	8003e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003818:	2037      	movs	r0, #55	; 0x37
 800381a:	f000 fb4a 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
}
 800381e:	bf00      	nop
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40001000 	.word	0x40001000
 800382c:	40021000 	.word	0x40021000
 8003830:	40001400 	.word	0x40001400

08003834 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800383c:	f107 030c 	add.w	r3, r7, #12
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	605a      	str	r2, [r3, #4]
 8003846:	609a      	str	r2, [r3, #8]
 8003848:	60da      	str	r2, [r3, #12]
 800384a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a11      	ldr	r2, [pc, #68]	; (8003898 <HAL_TIM_MspPostInit+0x64>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d11b      	bne.n	800388e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003856:	4b11      	ldr	r3, [pc, #68]	; (800389c <HAL_TIM_MspPostInit+0x68>)
 8003858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385a:	4a10      	ldr	r2, [pc, #64]	; (800389c <HAL_TIM_MspPostInit+0x68>)
 800385c:	f043 0302 	orr.w	r3, r3, #2
 8003860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003862:	4b0e      	ldr	r3, [pc, #56]	; (800389c <HAL_TIM_MspPostInit+0x68>)
 8003864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	60bb      	str	r3, [r7, #8]
 800386c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800386e:	2310      	movs	r3, #16
 8003870:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003872:	2302      	movs	r3, #2
 8003874:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387a:	2300      	movs	r3, #0
 800387c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800387e:	2302      	movs	r3, #2
 8003880:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	4619      	mov	r1, r3
 8003888:	4805      	ldr	r0, [pc, #20]	; (80038a0 <HAL_TIM_MspPostInit+0x6c>)
 800388a:	f000 fdc1 	bl	8004410 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800388e:	bf00      	nop
 8003890:	3720      	adds	r7, #32
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40000400 	.word	0x40000400
 800389c:	40021000 	.word	0x40021000
 80038a0:	48000400 	.word	0x48000400

080038a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b0ac      	sub	sp, #176	; 0xb0
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	605a      	str	r2, [r3, #4]
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	60da      	str	r2, [r3, #12]
 80038ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038bc:	f107 0314 	add.w	r3, r7, #20
 80038c0:	2288      	movs	r2, #136	; 0x88
 80038c2:	2100      	movs	r1, #0
 80038c4:	4618      	mov	r0, r3
 80038c6:	f00c ff49 	bl	801075c <memset>
  if(huart->Instance==USART2)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a21      	ldr	r2, [pc, #132]	; (8003954 <HAL_UART_MspInit+0xb0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d13b      	bne.n	800394c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80038d4:	2302      	movs	r3, #2
 80038d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80038d8:	2300      	movs	r3, #0
 80038da:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038dc:	f107 0314 	add.w	r3, r7, #20
 80038e0:	4618      	mov	r0, r3
 80038e2:	f002 fa99 	bl	8005e18 <HAL_RCCEx_PeriphCLKConfig>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80038ec:	f7ff fe74 	bl	80035d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038f0:	4b19      	ldr	r3, [pc, #100]	; (8003958 <HAL_UART_MspInit+0xb4>)
 80038f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f4:	4a18      	ldr	r2, [pc, #96]	; (8003958 <HAL_UART_MspInit+0xb4>)
 80038f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038fa:	6593      	str	r3, [r2, #88]	; 0x58
 80038fc:	4b16      	ldr	r3, [pc, #88]	; (8003958 <HAL_UART_MspInit+0xb4>)
 80038fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003904:	613b      	str	r3, [r7, #16]
 8003906:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <HAL_UART_MspInit+0xb4>)
 800390a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390c:	4a12      	ldr	r2, [pc, #72]	; (8003958 <HAL_UART_MspInit+0xb4>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003914:	4b10      	ldr	r3, [pc, #64]	; (8003958 <HAL_UART_MspInit+0xb4>)
 8003916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003920:	230c      	movs	r3, #12
 8003922:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003926:	2302      	movs	r3, #2
 8003928:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392c:	2300      	movs	r3, #0
 800392e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003932:	2303      	movs	r3, #3
 8003934:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003938:	2307      	movs	r3, #7
 800393a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003942:	4619      	mov	r1, r3
 8003944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003948:	f000 fd62 	bl	8004410 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800394c:	bf00      	nop
 800394e:	37b0      	adds	r7, #176	; 0xb0
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40004400 	.word	0x40004400
 8003958:	40021000 	.word	0x40021000

0800395c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003960:	e7fe      	b.n	8003960 <NMI_Handler+0x4>

08003962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003966:	e7fe      	b.n	8003966 <HardFault_Handler+0x4>

08003968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800396c:	e7fe      	b.n	800396c <MemManage_Handler+0x4>

0800396e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800396e:	b480      	push	{r7}
 8003970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003972:	e7fe      	b.n	8003972 <BusFault_Handler+0x4>

08003974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003978:	e7fe      	b.n	8003978 <UsageFault_Handler+0x4>

0800397a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800397a:	b480      	push	{r7}
 800397c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800398c:	f000 f97a 	bl	8003c84 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003990:	f00a fdde 	bl	800e550 <xTaskGetSchedulerState>
 8003994:	4603      	mov	r3, r0
 8003996:	2b01      	cmp	r3, #1
 8003998:	d001      	beq.n	800399e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800399a:	f00b fcc5 	bl	800f328 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 80039a6:	2008      	movs	r0, #8
 80039a8:	f000 ff26 	bl	80047f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80039ac:	bf00      	nop
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DHT11_Pin);
 80039b4:	2020      	movs	r0, #32
 80039b6:	f000 ff1f 	bl	80047f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80039ba:	bf00      	nop
 80039bc:	bd80      	pop	{r7, pc}
	...

080039c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80039c4:	4802      	ldr	r0, [pc, #8]	; (80039d0 <TIM3_IRQHandler+0x10>)
 80039c6:	f003 fdd7 	bl	8007578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80039ca:	bf00      	nop
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	2000069c 	.word	0x2000069c

080039d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 80039d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80039dc:	f000 ff0c 	bl	80047f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80039e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039e4:	f000 ff08 	bl	80047f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039e8:	bf00      	nop
 80039ea:	bd80      	pop	{r7, pc}

080039ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80039f0:	4802      	ldr	r0, [pc, #8]	; (80039fc <TIM7_IRQHandler+0x10>)
 80039f2:	f003 fdc1 	bl	8007578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80039f6:	bf00      	nop
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20000734 	.word	0x20000734

08003a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
	return 1;
 8003a04:	2301      	movs	r3, #1
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <_kill>:

int _kill(int pid, int sig)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a1a:	f00c fe57 	bl	80106cc <__errno>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2216      	movs	r2, #22
 8003a22:	601a      	str	r2, [r3, #0]
	return -1;
 8003a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <_exit>:

void _exit (int status)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a38:	f04f 31ff 	mov.w	r1, #4294967295
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff ffe7 	bl	8003a10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a42:	e7fe      	b.n	8003a42 <_exit+0x12>

08003a44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	e00a      	b.n	8003a6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a56:	f3af 8000 	nop.w
 8003a5a:	4601      	mov	r1, r0
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	60ba      	str	r2, [r7, #8]
 8003a62:	b2ca      	uxtb	r2, r1
 8003a64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	dbf0      	blt.n	8003a56 <_read+0x12>
	}

return len;
 8003a74:	687b      	ldr	r3, [r7, #4]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <_close>:
	}
	return len;
}

int _close(int file)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
	return -1;
 8003a86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
 8003a9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aa6:	605a      	str	r2, [r3, #4]
	return 0;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <_isatty>:

int _isatty(int file)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
	return 1;
 8003abe:	2301      	movs	r3, #1
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
	return 0;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
	...

08003ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003af0:	4a14      	ldr	r2, [pc, #80]	; (8003b44 <_sbrk+0x5c>)
 8003af2:	4b15      	ldr	r3, [pc, #84]	; (8003b48 <_sbrk+0x60>)
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003afc:	4b13      	ldr	r3, [pc, #76]	; (8003b4c <_sbrk+0x64>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d102      	bne.n	8003b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b04:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <_sbrk+0x64>)
 8003b06:	4a12      	ldr	r2, [pc, #72]	; (8003b50 <_sbrk+0x68>)
 8003b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b0a:	4b10      	ldr	r3, [pc, #64]	; (8003b4c <_sbrk+0x64>)
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4413      	add	r3, r2
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d207      	bcs.n	8003b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b18:	f00c fdd8 	bl	80106cc <__errno>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	220c      	movs	r2, #12
 8003b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
 8003b26:	e009      	b.n	8003b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b28:	4b08      	ldr	r3, [pc, #32]	; (8003b4c <_sbrk+0x64>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b2e:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <_sbrk+0x64>)
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4413      	add	r3, r2
 8003b36:	4a05      	ldr	r2, [pc, #20]	; (8003b4c <_sbrk+0x64>)
 8003b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20018000 	.word	0x20018000
 8003b48:	00000400 	.word	0x00000400
 8003b4c:	20000820 	.word	0x20000820
 8003b50:	20003518 	.word	0x20003518

08003b54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <SystemInit+0x20>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5e:	4a05      	ldr	r2, [pc, #20]	; (8003b74 <SystemInit+0x20>)
 8003b60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003b68:	bf00      	nop
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	e000ed00 	.word	0xe000ed00

08003b78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b7c:	f7ff ffea 	bl	8003b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b80:	480c      	ldr	r0, [pc, #48]	; (8003bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b82:	490d      	ldr	r1, [pc, #52]	; (8003bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b84:	4a0d      	ldr	r2, [pc, #52]	; (8003bbc <LoopForever+0xe>)
  movs r3, #0
 8003b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b88:	e002      	b.n	8003b90 <LoopCopyDataInit>

08003b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b8e:	3304      	adds	r3, #4

08003b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b94:	d3f9      	bcc.n	8003b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b96:	4a0a      	ldr	r2, [pc, #40]	; (8003bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b98:	4c0a      	ldr	r4, [pc, #40]	; (8003bc4 <LoopForever+0x16>)
  movs r3, #0
 8003b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b9c:	e001      	b.n	8003ba2 <LoopFillZerobss>

08003b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ba0:	3204      	adds	r2, #4

08003ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ba4:	d3fb      	bcc.n	8003b9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ba6:	f00c fd97 	bl	80106d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003baa:	f7ff f9c3 	bl	8002f34 <main>

08003bae <LoopForever>:

LoopForever:
    b LoopForever
 8003bae:	e7fe      	b.n	8003bae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003bb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb8:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8003bbc:	0801446c 	.word	0x0801446c
  ldr r2, =_sbss
 8003bc0:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003bc4:	20003514 	.word	0x20003514

08003bc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003bc8:	e7fe      	b.n	8003bc8 <ADC1_2_IRQHandler>
	...

08003bcc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bd6:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <HAL_Init+0x3c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a0b      	ldr	r2, [pc, #44]	; (8003c08 <HAL_Init+0x3c>)
 8003bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003be0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003be2:	2003      	movs	r0, #3
 8003be4:	f000 f93e 	bl	8003e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003be8:	200f      	movs	r0, #15
 8003bea:	f000 f80f 	bl	8003c0c <HAL_InitTick>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	71fb      	strb	r3, [r7, #7]
 8003bf8:	e001      	b.n	8003bfe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003bfa:	f7ff fcf3 	bl	80035e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40022000 	.word	0x40022000

08003c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c14:	2300      	movs	r3, #0
 8003c16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003c18:	4b17      	ldr	r3, [pc, #92]	; (8003c78 <HAL_InitTick+0x6c>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d023      	beq.n	8003c68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003c20:	4b16      	ldr	r3, [pc, #88]	; (8003c7c <HAL_InitTick+0x70>)
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <HAL_InitTick+0x6c>)
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	4619      	mov	r1, r3
 8003c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 f949 	bl	8003ece <HAL_SYSTICK_Config>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10f      	bne.n	8003c62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b0f      	cmp	r3, #15
 8003c46:	d809      	bhi.n	8003c5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c48:	2200      	movs	r2, #0
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c50:	f000 f913 	bl	8003e7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c54:	4a0a      	ldr	r2, [pc, #40]	; (8003c80 <HAL_InitTick+0x74>)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e007      	b.n	8003c6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
 8003c60:	e004      	b.n	8003c6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
 8003c66:	e001      	b.n	8003c6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20000008 	.word	0x20000008
 8003c7c:	20000000 	.word	0x20000000
 8003c80:	20000004 	.word	0x20000004

08003c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c88:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <HAL_IncTick+0x20>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <HAL_IncTick+0x24>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4413      	add	r3, r2
 8003c94:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <HAL_IncTick+0x24>)
 8003c96:	6013      	str	r3, [r2, #0]
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000008 	.word	0x20000008
 8003ca8:	20000824 	.word	0x20000824

08003cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return uwTick;
 8003cb0:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <HAL_GetTick+0x14>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	20000824 	.word	0x20000824

08003cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f003 0307 	and.w	r3, r3, #7
 8003cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <__NVIC_SetPriorityGrouping+0x44>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cf6:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	60d3      	str	r3, [r2, #12]
}
 8003cfc:	bf00      	nop
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d10:	4b04      	ldr	r3, [pc, #16]	; (8003d24 <__NVIC_GetPriorityGrouping+0x18>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	0a1b      	lsrs	r3, r3, #8
 8003d16:	f003 0307 	and.w	r3, r3, #7
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	db0b      	blt.n	8003d52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	f003 021f 	and.w	r2, r3, #31
 8003d40:	4907      	ldr	r1, [pc, #28]	; (8003d60 <__NVIC_EnableIRQ+0x38>)
 8003d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d46:	095b      	lsrs	r3, r3, #5
 8003d48:	2001      	movs	r0, #1
 8003d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	e000e100 	.word	0xe000e100

08003d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	6039      	str	r1, [r7, #0]
 8003d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	db0a      	blt.n	8003d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	490c      	ldr	r1, [pc, #48]	; (8003db0 <__NVIC_SetPriority+0x4c>)
 8003d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d82:	0112      	lsls	r2, r2, #4
 8003d84:	b2d2      	uxtb	r2, r2
 8003d86:	440b      	add	r3, r1
 8003d88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d8c:	e00a      	b.n	8003da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	b2da      	uxtb	r2, r3
 8003d92:	4908      	ldr	r1, [pc, #32]	; (8003db4 <__NVIC_SetPriority+0x50>)
 8003d94:	79fb      	ldrb	r3, [r7, #7]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	3b04      	subs	r3, #4
 8003d9c:	0112      	lsls	r2, r2, #4
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	440b      	add	r3, r1
 8003da2:	761a      	strb	r2, [r3, #24]
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000e100 	.word	0xe000e100
 8003db4:	e000ed00 	.word	0xe000ed00

08003db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b089      	sub	sp, #36	; 0x24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f1c3 0307 	rsb	r3, r3, #7
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	bf28      	it	cs
 8003dd6:	2304      	movcs	r3, #4
 8003dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	3304      	adds	r3, #4
 8003dde:	2b06      	cmp	r3, #6
 8003de0:	d902      	bls.n	8003de8 <NVIC_EncodePriority+0x30>
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	3b03      	subs	r3, #3
 8003de6:	e000      	b.n	8003dea <NVIC_EncodePriority+0x32>
 8003de8:	2300      	movs	r3, #0
 8003dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dec:	f04f 32ff 	mov.w	r2, #4294967295
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	43da      	mvns	r2, r3
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	401a      	ands	r2, r3
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e00:	f04f 31ff 	mov.w	r1, #4294967295
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0a:	43d9      	mvns	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e10:	4313      	orrs	r3, r2
         );
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3724      	adds	r7, #36	; 0x24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
	...

08003e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e30:	d301      	bcc.n	8003e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e32:	2301      	movs	r3, #1
 8003e34:	e00f      	b.n	8003e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e36:	4a0a      	ldr	r2, [pc, #40]	; (8003e60 <SysTick_Config+0x40>)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e3e:	210f      	movs	r1, #15
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
 8003e44:	f7ff ff8e 	bl	8003d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e48:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <SysTick_Config+0x40>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e4e:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <SysTick_Config+0x40>)
 8003e50:	2207      	movs	r2, #7
 8003e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	e000e010 	.word	0xe000e010

08003e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7ff ff29 	bl	8003cc4 <__NVIC_SetPriorityGrouping>
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	4603      	mov	r3, r0
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e8c:	f7ff ff3e 	bl	8003d0c <__NVIC_GetPriorityGrouping>
 8003e90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	6978      	ldr	r0, [r7, #20]
 8003e98:	f7ff ff8e 	bl	8003db8 <NVIC_EncodePriority>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff ff5d 	bl	8003d64 <__NVIC_SetPriority>
}
 8003eaa:	bf00      	nop
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	4603      	mov	r3, r0
 8003eba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff ff31 	bl	8003d28 <__NVIC_EnableIRQ>
}
 8003ec6:	bf00      	nop
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b082      	sub	sp, #8
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff ffa2 	bl	8003e20 <SysTick_Config>
 8003edc:	4603      	mov	r3, r0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003efa:	4b2f      	ldr	r3, [pc, #188]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_FLASH_Program+0x1e>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e053      	b.n	8003fae <HAL_FLASH_Program+0xc6>
 8003f06:	4b2c      	ldr	r3, [pc, #176]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003f08:	2201      	movs	r2, #1
 8003f0a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f10:	f000 f888 	bl	8004024 <FLASH_WaitForLastOperation>
 8003f14:	4603      	mov	r3, r0
 8003f16:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8003f18:	7dfb      	ldrb	r3, [r7, #23]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d143      	bne.n	8003fa6 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f1e:	4b26      	ldr	r3, [pc, #152]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003f24:	4b25      	ldr	r3, [pc, #148]	; (8003fbc <HAL_FLASH_Program+0xd4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d009      	beq.n	8003f44 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003f30:	4b22      	ldr	r3, [pc, #136]	; (8003fbc <HAL_FLASH_Program+0xd4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a21      	ldr	r2, [pc, #132]	; (8003fbc <HAL_FLASH_Program+0xd4>)
 8003f36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f3a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003f3c:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003f3e:	2202      	movs	r2, #2
 8003f40:	771a      	strb	r2, [r3, #28]
 8003f42:	e002      	b.n	8003f4a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003f44:	4b1c      	ldr	r3, [pc, #112]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d107      	bne.n	8003f60 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8003f50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f54:	68b8      	ldr	r0, [r7, #8]
 8003f56:	f000 f8bb 	bl	80040d0 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	613b      	str	r3, [r7, #16]
 8003f5e:	e010      	b.n	8003f82 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d002      	beq.n	8003f6c <HAL_FLASH_Program+0x84>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d10a      	bne.n	8003f82 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	68b8      	ldr	r0, [r7, #8]
 8003f72:	f000 f8d3 	bl	800411c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d102      	bne.n	8003f82 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8003f7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f80:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f82:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f86:	f000 f84d 	bl	8004024 <FLASH_WaitForLastOperation>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d006      	beq.n	8003fa2 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003f94:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <HAL_FLASH_Program+0xd4>)
 8003f96:	695a      	ldr	r2, [r3, #20]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	4907      	ldr	r1, [pc, #28]	; (8003fbc <HAL_FLASH_Program+0xd4>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003fa2:	f000 f9eb 	bl	800437c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003fa6:	4b04      	ldr	r3, [pc, #16]	; (8003fb8 <HAL_FLASH_Program+0xd0>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	701a      	strb	r2, [r3, #0]

  return status;
 8003fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	2000000c 	.word	0x2000000c
 8003fbc:	40022000 	.word	0x40022000

08003fc0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003fca:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <HAL_FLASH_Unlock+0x38>)
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	da0b      	bge.n	8003fea <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003fd2:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <HAL_FLASH_Unlock+0x38>)
 8003fd4:	4a09      	ldr	r2, [pc, #36]	; (8003ffc <HAL_FLASH_Unlock+0x3c>)
 8003fd6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003fd8:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <HAL_FLASH_Unlock+0x38>)
 8003fda:	4a09      	ldr	r2, [pc, #36]	; (8004000 <HAL_FLASH_Unlock+0x40>)
 8003fdc:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003fde:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <HAL_FLASH_Unlock+0x38>)
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	da01      	bge.n	8003fea <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003fea:	79fb      	ldrb	r3, [r7, #7]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	40022000 	.word	0x40022000
 8003ffc:	45670123 	.word	0x45670123
 8004000:	cdef89ab 	.word	0xcdef89ab

08004004 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004008:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_FLASH_Lock+0x1c>)
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	4a04      	ldr	r2, [pc, #16]	; (8004020 <HAL_FLASH_Lock+0x1c>)
 800400e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004012:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	40022000 	.word	0x40022000

08004024 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800402c:	f7ff fe3e 	bl	8003cac <HAL_GetTick>
 8004030:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004032:	e00d      	b.n	8004050 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403a:	d009      	beq.n	8004050 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800403c:	f7ff fe36 	bl	8003cac <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	429a      	cmp	r2, r3
 800404a:	d801      	bhi.n	8004050 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e037      	b.n	80040c0 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004050:	4b1d      	ldr	r3, [pc, #116]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1eb      	bne.n	8004034 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800405c:	4b1a      	ldr	r3, [pc, #104]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8004064:	4013      	ands	r3, r2
 8004066:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d01e      	beq.n	80040ac <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800406e:	4b17      	ldr	r3, [pc, #92]	; (80040cc <FLASH_WaitForLastOperation+0xa8>)
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4313      	orrs	r3, r2
 8004076:	4a15      	ldr	r2, [pc, #84]	; (80040cc <FLASH_WaitForLastOperation+0xa8>)
 8004078:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d007      	beq.n	8004094 <FLASH_WaitForLastOperation+0x70>
 8004084:	4b10      	ldr	r3, [pc, #64]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 8004086:	699a      	ldr	r2, [r3, #24]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800408e:	490e      	ldr	r1, [pc, #56]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 8004090:	4313      	orrs	r3, r2
 8004092:	618b      	str	r3, [r1, #24]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d004      	beq.n	80040a8 <FLASH_WaitForLastOperation+0x84>
 800409e:	4a0a      	ldr	r2, [pc, #40]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80040a6:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e009      	b.n	80040c0 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80040ac:	4b06      	ldr	r3, [pc, #24]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80040b8:	4b03      	ldr	r3, [pc, #12]	; (80040c8 <FLASH_WaitForLastOperation+0xa4>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40022000 	.word	0x40022000
 80040cc:	2000000c 	.word	0x2000000c

080040d0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80040dc:	4b0e      	ldr	r3, [pc, #56]	; (8004118 <FLASH_Program_DoubleWord+0x48>)
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	4a0d      	ldr	r2, [pc, #52]	; (8004118 <FLASH_Program_DoubleWord+0x48>)
 80040e2:	f043 0301 	orr.w	r3, r3, #1
 80040e6:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80040ee:	f3bf 8f6f 	isb	sy
}
 80040f2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80040f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	000a      	movs	r2, r1
 8004102:	2300      	movs	r3, #0
 8004104:	68f9      	ldr	r1, [r7, #12]
 8004106:	3104      	adds	r1, #4
 8004108:	4613      	mov	r3, r2
 800410a:	600b      	str	r3, [r1, #0]
}
 800410c:	bf00      	nop
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	40022000 	.word	0x40022000

0800411c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800411c:	b480      	push	{r7}
 800411e:	b089      	sub	sp, #36	; 0x24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004126:	2340      	movs	r3, #64	; 0x40
 8004128:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004132:	4b14      	ldr	r3, [pc, #80]	; (8004184 <FLASH_Program_Fast+0x68>)
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	4a13      	ldr	r2, [pc, #76]	; (8004184 <FLASH_Program_Fast+0x68>)
 8004138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800413c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800413e:	f3ef 8310 	mrs	r3, PRIMASK
 8004142:	60fb      	str	r3, [r7, #12]
  return(result);
 8004144:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8004146:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004148:	b672      	cpsid	i
}
 800414a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	3304      	adds	r3, #4
 8004158:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	3304      	adds	r3, #4
 800415e:	617b      	str	r3, [r7, #20]
    row_index--;
 8004160:	7ffb      	ldrb	r3, [r7, #31]
 8004162:	3b01      	subs	r3, #1
 8004164:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8004166:	7ffb      	ldrb	r3, [r7, #31]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1ef      	bne.n	800414c <FLASH_Program_Fast+0x30>
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f383 8810 	msr	PRIMASK, r3
}
 8004176:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8004178:	bf00      	nop
 800417a:	3724      	adds	r7, #36	; 0x24
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	40022000 	.word	0x40022000

08004188 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004192:	4b49      	ldr	r3, [pc, #292]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_FLASHEx_Erase+0x16>
 800419a:	2302      	movs	r3, #2
 800419c:	e087      	b.n	80042ae <HAL_FLASHEx_Erase+0x126>
 800419e:	4b46      	ldr	r3, [pc, #280]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 80041a0:	2201      	movs	r2, #1
 80041a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041a8:	f7ff ff3c 	bl	8004024 <FLASH_WaitForLastOperation>
 80041ac:	4603      	mov	r3, r0
 80041ae:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d177      	bne.n	80042a6 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80041b6:	4b40      	ldr	r3, [pc, #256]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80041bc:	4b3f      	ldr	r3, [pc, #252]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80041c8:	4b3c      	ldr	r3, [pc, #240]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d009      	beq.n	80041e8 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80041d4:	4b39      	ldr	r3, [pc, #228]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a38      	ldr	r2, [pc, #224]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041de:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80041e0:	4b35      	ldr	r3, [pc, #212]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 80041e2:	2203      	movs	r2, #3
 80041e4:	771a      	strb	r2, [r3, #28]
 80041e6:	e016      	b.n	8004216 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80041e8:	4b33      	ldr	r3, [pc, #204]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 80041ea:	2201      	movs	r2, #1
 80041ec:	771a      	strb	r2, [r3, #28]
 80041ee:	e012      	b.n	8004216 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80041f0:	4b32      	ldr	r3, [pc, #200]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d009      	beq.n	8004210 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80041fc:	4b2f      	ldr	r3, [pc, #188]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a2e      	ldr	r2, [pc, #184]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 8004202:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004206:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004208:	4b2b      	ldr	r3, [pc, #172]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 800420a:	2202      	movs	r2, #2
 800420c:	771a      	strb	r2, [r3, #28]
 800420e:	e002      	b.n	8004216 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004210:	4b29      	ldr	r3, [pc, #164]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 8004212:	2200      	movs	r2, #0
 8004214:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d113      	bne.n	8004246 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4618      	mov	r0, r3
 8004224:	f000 f84c 	bl	80042c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004228:	f24c 3050 	movw	r0, #50000	; 0xc350
 800422c:	f7ff fefa 	bl	8004024 <FLASH_WaitForLastOperation>
 8004230:	4603      	mov	r3, r0
 8004232:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004234:	4b21      	ldr	r3, [pc, #132]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	4a20      	ldr	r2, [pc, #128]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 800423a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800423e:	f023 0304 	bic.w	r3, r3, #4
 8004242:	6153      	str	r3, [r2, #20]
 8004244:	e02d      	b.n	80042a2 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	f04f 32ff 	mov.w	r2, #4294967295
 800424c:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	60bb      	str	r3, [r7, #8]
 8004254:	e01d      	b.n	8004292 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	4619      	mov	r1, r3
 800425c:	68b8      	ldr	r0, [r7, #8]
 800425e:	f000 f857 	bl	8004310 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004262:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004266:	f7ff fedd 	bl	8004024 <FLASH_WaitForLastOperation>
 800426a:	4603      	mov	r3, r0
 800426c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800426e:	4b13      	ldr	r3, [pc, #76]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	4a12      	ldr	r2, [pc, #72]	; (80042bc <HAL_FLASHEx_Erase+0x134>)
 8004274:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004278:	f023 0302 	bic.w	r3, r3, #2
 800427c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	601a      	str	r2, [r3, #0]
          break;
 800428a:	e00a      	b.n	80042a2 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	3301      	adds	r3, #1
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	4413      	add	r3, r2
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d3d9      	bcc.n	8004256 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80042a2:	f000 f86b 	bl	800437c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80042a6:	4b04      	ldr	r3, [pc, #16]	; (80042b8 <HAL_FLASHEx_Erase+0x130>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	701a      	strb	r2, [r3, #0]

  return status;
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	2000000c 	.word	0x2000000c
 80042bc:	40022000 	.word	0x40022000

080042c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80042d2:	4b0e      	ldr	r3, [pc, #56]	; (800430c <FLASH_MassErase+0x4c>)
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	4a0d      	ldr	r2, [pc, #52]	; (800430c <FLASH_MassErase+0x4c>)
 80042d8:	f043 0304 	orr.w	r3, r3, #4
 80042dc:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80042e8:	4b08      	ldr	r3, [pc, #32]	; (800430c <FLASH_MassErase+0x4c>)
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	4a07      	ldr	r2, [pc, #28]	; (800430c <FLASH_MassErase+0x4c>)
 80042ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042f2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80042f4:	4b05      	ldr	r3, [pc, #20]	; (800430c <FLASH_MassErase+0x4c>)
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	4a04      	ldr	r2, [pc, #16]	; (800430c <FLASH_MassErase+0x4c>)
 80042fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042fe:	6153      	str	r3, [r2, #20]
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	40022000 	.word	0x40022000

08004310 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	d006      	beq.n	8004332 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8004324:	4b14      	ldr	r3, [pc, #80]	; (8004378 <FLASH_PageErase+0x68>)
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	4a13      	ldr	r2, [pc, #76]	; (8004378 <FLASH_PageErase+0x68>)
 800432a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800432e:	6153      	str	r3, [r2, #20]
 8004330:	e005      	b.n	800433e <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8004332:	4b11      	ldr	r3, [pc, #68]	; (8004378 <FLASH_PageErase+0x68>)
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	4a10      	ldr	r2, [pc, #64]	; (8004378 <FLASH_PageErase+0x68>)
 8004338:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800433c:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800433e:	4b0e      	ldr	r3, [pc, #56]	; (8004378 <FLASH_PageErase+0x68>)
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800434e:	490a      	ldr	r1, [pc, #40]	; (8004378 <FLASH_PageErase+0x68>)
 8004350:	4313      	orrs	r3, r2
 8004352:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004354:	4b08      	ldr	r3, [pc, #32]	; (8004378 <FLASH_PageErase+0x68>)
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	4a07      	ldr	r2, [pc, #28]	; (8004378 <FLASH_PageErase+0x68>)
 800435a:	f043 0302 	orr.w	r3, r3, #2
 800435e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004360:	4b05      	ldr	r3, [pc, #20]	; (8004378 <FLASH_PageErase+0x68>)
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	4a04      	ldr	r2, [pc, #16]	; (8004378 <FLASH_PageErase+0x68>)
 8004366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800436a:	6153      	str	r3, [r2, #20]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	40022000 	.word	0x40022000

0800437c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004382:	4b21      	ldr	r3, [pc, #132]	; (8004408 <FLASH_FlushCaches+0x8c>)
 8004384:	7f1b      	ldrb	r3, [r3, #28]
 8004386:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d002      	beq.n	8004394 <FLASH_FlushCaches+0x18>
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	2b03      	cmp	r3, #3
 8004392:	d117      	bne.n	80043c4 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004394:	4b1d      	ldr	r3, [pc, #116]	; (800440c <FLASH_FlushCaches+0x90>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a1c      	ldr	r2, [pc, #112]	; (800440c <FLASH_FlushCaches+0x90>)
 800439a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800439e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80043a0:	4b1a      	ldr	r3, [pc, #104]	; (800440c <FLASH_FlushCaches+0x90>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a19      	ldr	r2, [pc, #100]	; (800440c <FLASH_FlushCaches+0x90>)
 80043a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	4b17      	ldr	r3, [pc, #92]	; (800440c <FLASH_FlushCaches+0x90>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a16      	ldr	r2, [pc, #88]	; (800440c <FLASH_FlushCaches+0x90>)
 80043b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043b8:	4b14      	ldr	r3, [pc, #80]	; (800440c <FLASH_FlushCaches+0x90>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a13      	ldr	r2, [pc, #76]	; (800440c <FLASH_FlushCaches+0x90>)
 80043be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043c2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d002      	beq.n	80043d0 <FLASH_FlushCaches+0x54>
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d111      	bne.n	80043f4 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80043d0:	4b0e      	ldr	r3, [pc, #56]	; (800440c <FLASH_FlushCaches+0x90>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a0d      	ldr	r2, [pc, #52]	; (800440c <FLASH_FlushCaches+0x90>)
 80043d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <FLASH_FlushCaches+0x90>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a0a      	ldr	r2, [pc, #40]	; (800440c <FLASH_FlushCaches+0x90>)
 80043e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043e6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80043e8:	4b08      	ldr	r3, [pc, #32]	; (800440c <FLASH_FlushCaches+0x90>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a07      	ldr	r2, [pc, #28]	; (800440c <FLASH_FlushCaches+0x90>)
 80043ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043f2:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80043f4:	4b04      	ldr	r3, [pc, #16]	; (8004408 <FLASH_FlushCaches+0x8c>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	771a      	strb	r2, [r3, #28]
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	2000000c 	.word	0x2000000c
 800440c:	40022000 	.word	0x40022000

08004410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800441e:	e17f      	b.n	8004720 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	2101      	movs	r1, #1
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	fa01 f303 	lsl.w	r3, r1, r3
 800442c:	4013      	ands	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8171 	beq.w	800471a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d005      	beq.n	8004450 <HAL_GPIO_Init+0x40>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d130      	bne.n	80044b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004486:	2201      	movs	r2, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4013      	ands	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0201 	and.w	r2, r3, #1
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d118      	bne.n	80044f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044c4:	2201      	movs	r2, #1
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	43db      	mvns	r3, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4013      	ands	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	08db      	lsrs	r3, r3, #3
 80044da:	f003 0201 	and.w	r2, r3, #1
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b03      	cmp	r3, #3
 80044fa:	d017      	beq.n	800452c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	2203      	movs	r2, #3
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	43db      	mvns	r3, r3
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4013      	ands	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 0303 	and.w	r3, r3, #3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d123      	bne.n	8004580 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	08da      	lsrs	r2, r3, #3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3208      	adds	r2, #8
 8004540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004544:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	220f      	movs	r2, #15
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4013      	ands	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	08da      	lsrs	r2, r3, #3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	3208      	adds	r2, #8
 800457a:	6939      	ldr	r1, [r7, #16]
 800457c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	2203      	movs	r2, #3
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	43db      	mvns	r3, r3
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f003 0203 	and.w	r2, r3, #3
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80ac 	beq.w	800471a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045c2:	4b5f      	ldr	r3, [pc, #380]	; (8004740 <HAL_GPIO_Init+0x330>)
 80045c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045c6:	4a5e      	ldr	r2, [pc, #376]	; (8004740 <HAL_GPIO_Init+0x330>)
 80045c8:	f043 0301 	orr.w	r3, r3, #1
 80045cc:	6613      	str	r3, [r2, #96]	; 0x60
 80045ce:	4b5c      	ldr	r3, [pc, #368]	; (8004740 <HAL_GPIO_Init+0x330>)
 80045d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	60bb      	str	r3, [r7, #8]
 80045d8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045da:	4a5a      	ldr	r2, [pc, #360]	; (8004744 <HAL_GPIO_Init+0x334>)
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	3302      	adds	r3, #2
 80045e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	220f      	movs	r2, #15
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	43db      	mvns	r3, r3
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4013      	ands	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004604:	d025      	beq.n	8004652 <HAL_GPIO_Init+0x242>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a4f      	ldr	r2, [pc, #316]	; (8004748 <HAL_GPIO_Init+0x338>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d01f      	beq.n	800464e <HAL_GPIO_Init+0x23e>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a4e      	ldr	r2, [pc, #312]	; (800474c <HAL_GPIO_Init+0x33c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d019      	beq.n	800464a <HAL_GPIO_Init+0x23a>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a4d      	ldr	r2, [pc, #308]	; (8004750 <HAL_GPIO_Init+0x340>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d013      	beq.n	8004646 <HAL_GPIO_Init+0x236>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a4c      	ldr	r2, [pc, #304]	; (8004754 <HAL_GPIO_Init+0x344>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d00d      	beq.n	8004642 <HAL_GPIO_Init+0x232>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a4b      	ldr	r2, [pc, #300]	; (8004758 <HAL_GPIO_Init+0x348>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d007      	beq.n	800463e <HAL_GPIO_Init+0x22e>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a4a      	ldr	r2, [pc, #296]	; (800475c <HAL_GPIO_Init+0x34c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d101      	bne.n	800463a <HAL_GPIO_Init+0x22a>
 8004636:	2306      	movs	r3, #6
 8004638:	e00c      	b.n	8004654 <HAL_GPIO_Init+0x244>
 800463a:	2307      	movs	r3, #7
 800463c:	e00a      	b.n	8004654 <HAL_GPIO_Init+0x244>
 800463e:	2305      	movs	r3, #5
 8004640:	e008      	b.n	8004654 <HAL_GPIO_Init+0x244>
 8004642:	2304      	movs	r3, #4
 8004644:	e006      	b.n	8004654 <HAL_GPIO_Init+0x244>
 8004646:	2303      	movs	r3, #3
 8004648:	e004      	b.n	8004654 <HAL_GPIO_Init+0x244>
 800464a:	2302      	movs	r3, #2
 800464c:	e002      	b.n	8004654 <HAL_GPIO_Init+0x244>
 800464e:	2301      	movs	r3, #1
 8004650:	e000      	b.n	8004654 <HAL_GPIO_Init+0x244>
 8004652:	2300      	movs	r3, #0
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	f002 0203 	and.w	r2, r2, #3
 800465a:	0092      	lsls	r2, r2, #2
 800465c:	4093      	lsls	r3, r2
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004664:	4937      	ldr	r1, [pc, #220]	; (8004744 <HAL_GPIO_Init+0x334>)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	089b      	lsrs	r3, r3, #2
 800466a:	3302      	adds	r3, #2
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004672:	4b3b      	ldr	r3, [pc, #236]	; (8004760 <HAL_GPIO_Init+0x350>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	43db      	mvns	r3, r3
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4013      	ands	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004696:	4a32      	ldr	r2, [pc, #200]	; (8004760 <HAL_GPIO_Init+0x350>)
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800469c:	4b30      	ldr	r3, [pc, #192]	; (8004760 <HAL_GPIO_Init+0x350>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4013      	ands	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046c0:	4a27      	ldr	r2, [pc, #156]	; (8004760 <HAL_GPIO_Init+0x350>)
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046c6:	4b26      	ldr	r3, [pc, #152]	; (8004760 <HAL_GPIO_Init+0x350>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	43db      	mvns	r3, r3
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046ea:	4a1d      	ldr	r2, [pc, #116]	; (8004760 <HAL_GPIO_Init+0x350>)
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046f0:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <HAL_GPIO_Init+0x350>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	43db      	mvns	r3, r3
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	4013      	ands	r3, r2
 80046fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004714:	4a12      	ldr	r2, [pc, #72]	; (8004760 <HAL_GPIO_Init+0x350>)
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	3301      	adds	r3, #1
 800471e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	fa22 f303 	lsr.w	r3, r2, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	f47f ae78 	bne.w	8004420 <HAL_GPIO_Init+0x10>
  }
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40021000 	.word	0x40021000
 8004744:	40010000 	.word	0x40010000
 8004748:	48000400 	.word	0x48000400
 800474c:	48000800 	.word	0x48000800
 8004750:	48000c00 	.word	0x48000c00
 8004754:	48001000 	.word	0x48001000
 8004758:	48001400 	.word	0x48001400
 800475c:	48001800 	.word	0x48001800
 8004760:	40010400 	.word	0x40010400

08004764 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	887b      	ldrh	r3, [r7, #2]
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800477c:	2301      	movs	r3, #1
 800477e:	73fb      	strb	r3, [r7, #15]
 8004780:	e001      	b.n	8004786 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004782:	2300      	movs	r3, #0
 8004784:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004786:	7bfb      	ldrb	r3, [r7, #15]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	460b      	mov	r3, r1
 800479e:	807b      	strh	r3, [r7, #2]
 80047a0:	4613      	mov	r3, r2
 80047a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047a4:	787b      	ldrb	r3, [r7, #1]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047aa:	887a      	ldrh	r2, [r7, #2]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047b0:	e002      	b.n	80047b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047b2:	887a      	ldrh	r2, [r7, #2]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80047d6:	887a      	ldrh	r2, [r7, #2]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	4013      	ands	r3, r2
 80047dc:	041a      	lsls	r2, r3, #16
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	43d9      	mvns	r1, r3
 80047e2:	887b      	ldrh	r3, [r7, #2]
 80047e4:	400b      	ands	r3, r1
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	619a      	str	r2, [r3, #24]
}
 80047ec:	bf00      	nop
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004802:	4b08      	ldr	r3, [pc, #32]	; (8004824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004804:	695a      	ldr	r2, [r3, #20]
 8004806:	88fb      	ldrh	r3, [r7, #6]
 8004808:	4013      	ands	r3, r2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800480e:	4a05      	ldr	r2, [pc, #20]	; (8004824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	4618      	mov	r0, r3
 8004818:	f7fe f822 	bl	8002860 <HAL_GPIO_EXTI_Callback>
  }
}
 800481c:	bf00      	nop
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40010400 	.word	0x40010400

08004828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e081      	b.n	800493e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d106      	bne.n	8004854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7fe fef0 	bl	8003634 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2224      	movs	r2, #36	; 0x24
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0201 	bic.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004878:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004888:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d107      	bne.n	80048a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800489e:	609a      	str	r2, [r3, #8]
 80048a0:	e006      	b.n	80048b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80048ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d104      	bne.n	80048c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6812      	ldr	r2, [r2, #0]
 80048cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	69d9      	ldr	r1, [r3, #28]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a1a      	ldr	r2, [r3, #32]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
	...

08004948 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	4608      	mov	r0, r1
 8004952:	4611      	mov	r1, r2
 8004954:	461a      	mov	r2, r3
 8004956:	4603      	mov	r3, r0
 8004958:	817b      	strh	r3, [r7, #10]
 800495a:	460b      	mov	r3, r1
 800495c:	813b      	strh	r3, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b20      	cmp	r3, #32
 800496c:	f040 80fd 	bne.w	8004b6a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_I2C_Mem_Read+0x34>
 8004976:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004978:	2b00      	cmp	r3, #0
 800497a:	d105      	bne.n	8004988 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004982:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0f1      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800498e:	2b01      	cmp	r3, #1
 8004990:	d101      	bne.n	8004996 <HAL_I2C_Mem_Read+0x4e>
 8004992:	2302      	movs	r3, #2
 8004994:	e0ea      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800499e:	f7ff f985 	bl	8003cac <HAL_GetTick>
 80049a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	2319      	movs	r3, #25
 80049aa:	2201      	movs	r2, #1
 80049ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f95b 	bl	8004c6c <I2C_WaitOnFlagUntilTimeout>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0d5      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2222      	movs	r2, #34	; 0x22
 80049c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2240      	movs	r2, #64	; 0x40
 80049cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a3a      	ldr	r2, [r7, #32]
 80049da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049e8:	88f8      	ldrh	r0, [r7, #6]
 80049ea:	893a      	ldrh	r2, [r7, #8]
 80049ec:	8979      	ldrh	r1, [r7, #10]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	9301      	str	r3, [sp, #4]
 80049f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f4:	9300      	str	r3, [sp, #0]
 80049f6:	4603      	mov	r3, r0
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 f8bf 	bl	8004b7c <I2C_RequestMemoryRead>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d005      	beq.n	8004a10 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0ad      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2bff      	cmp	r3, #255	; 0xff
 8004a18:	d90e      	bls.n	8004a38 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	22ff      	movs	r2, #255	; 0xff
 8004a1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	b2da      	uxtb	r2, r3
 8004a26:	8979      	ldrh	r1, [r7, #10]
 8004a28:	4b52      	ldr	r3, [pc, #328]	; (8004b74 <HAL_I2C_Mem_Read+0x22c>)
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 fac3 	bl	8004fbc <I2C_TransferConfig>
 8004a36:	e00f      	b.n	8004a58 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	8979      	ldrh	r1, [r7, #10]
 8004a4a:	4b4a      	ldr	r3, [pc, #296]	; (8004b74 <HAL_I2C_Mem_Read+0x22c>)
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 fab2 	bl	8004fbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5e:	2200      	movs	r2, #0
 8004a60:	2104      	movs	r1, #4
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f000 f902 	bl	8004c6c <I2C_WaitOnFlagUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e07c      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d034      	beq.n	8004b18 <HAL_I2C_Mem_Read+0x1d0>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d130      	bne.n	8004b18 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	9300      	str	r3, [sp, #0]
 8004aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004abc:	2200      	movs	r2, #0
 8004abe:	2180      	movs	r1, #128	; 0x80
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f8d3 	bl	8004c6c <I2C_WaitOnFlagUntilTimeout>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e04d      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2bff      	cmp	r3, #255	; 0xff
 8004ad8:	d90e      	bls.n	8004af8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	22ff      	movs	r2, #255	; 0xff
 8004ade:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	8979      	ldrh	r1, [r7, #10]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fa63 	bl	8004fbc <I2C_TransferConfig>
 8004af6:	e00f      	b.n	8004b18 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	8979      	ldrh	r1, [r7, #10]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 fa52 	bl	8004fbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d19a      	bne.n	8004a58 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f920 	bl	8004d6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e01a      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6859      	ldr	r1, [r3, #4]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	4b0b      	ldr	r3, [pc, #44]	; (8004b78 <HAL_I2C_Mem_Read+0x230>)
 8004b4a:	400b      	ands	r3, r1
 8004b4c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b66:	2300      	movs	r3, #0
 8004b68:	e000      	b.n	8004b6c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004b6a:	2302      	movs	r3, #2
  }
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3718      	adds	r7, #24
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	80002400 	.word	0x80002400
 8004b78:	fe00e800 	.word	0xfe00e800

08004b7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af02      	add	r7, sp, #8
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	4608      	mov	r0, r1
 8004b86:	4611      	mov	r1, r2
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	817b      	strh	r3, [r7, #10]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	813b      	strh	r3, [r7, #8]
 8004b92:	4613      	mov	r3, r2
 8004b94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004b96:	88fb      	ldrh	r3, [r7, #6]
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	8979      	ldrh	r1, [r7, #10]
 8004b9c:	4b20      	ldr	r3, [pc, #128]	; (8004c20 <I2C_RequestMemoryRead+0xa4>)
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	f000 fa0a 	bl	8004fbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	69b9      	ldr	r1, [r7, #24]
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f89d 	bl	8004cec <I2C_WaitOnTXISFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e02c      	b.n	8004c16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d105      	bne.n	8004bce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bc2:	893b      	ldrh	r3, [r7, #8]
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	629a      	str	r2, [r3, #40]	; 0x28
 8004bcc:	e015      	b.n	8004bfa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bce:	893b      	ldrh	r3, [r7, #8]
 8004bd0:	0a1b      	lsrs	r3, r3, #8
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bdc:	69fa      	ldr	r2, [r7, #28]
 8004bde:	69b9      	ldr	r1, [r7, #24]
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 f883 	bl	8004cec <I2C_WaitOnTXISFlagUntilTimeout>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d001      	beq.n	8004bf0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e012      	b.n	8004c16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bf0:	893b      	ldrh	r3, [r7, #8]
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	2200      	movs	r2, #0
 8004c02:	2140      	movs	r1, #64	; 0x40
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f000 f831 	bl	8004c6c <I2C_WaitOnFlagUntilTimeout>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	80002000 	.word	0x80002000

08004c24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d103      	bne.n	8004c42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d007      	beq.n	8004c60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	619a      	str	r2, [r3, #24]
  }
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	603b      	str	r3, [r7, #0]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c7c:	e022      	b.n	8004cc4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c84:	d01e      	beq.n	8004cc4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c86:	f7ff f811 	bl	8003cac <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d302      	bcc.n	8004c9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d113      	bne.n	8004cc4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca0:	f043 0220 	orr.w	r2, r3, #32
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e00f      	b.n	8004ce4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699a      	ldr	r2, [r3, #24]
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	4013      	ands	r3, r2
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	bf0c      	ite	eq
 8004cd4:	2301      	moveq	r3, #1
 8004cd6:	2300      	movne	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	461a      	mov	r2, r3
 8004cdc:	79fb      	ldrb	r3, [r7, #7]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d0cd      	beq.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cf8:	e02c      	b.n	8004d54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	68b9      	ldr	r1, [r7, #8]
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 f870 	bl	8004de4 <I2C_IsErrorOccurred>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e02a      	b.n	8004d64 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d14:	d01e      	beq.n	8004d54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d16:	f7fe ffc9 	bl	8003cac <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d302      	bcc.n	8004d2c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d113      	bne.n	8004d54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d30:	f043 0220 	orr.w	r2, r3, #32
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e007      	b.n	8004d64 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d1cb      	bne.n	8004cfa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d78:	e028      	b.n	8004dcc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 f830 	bl	8004de4 <I2C_IsErrorOccurred>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e026      	b.n	8004ddc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8e:	f7fe ff8d 	bl	8003cac <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d302      	bcc.n	8004da4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d113      	bne.n	8004dcc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da8:	f043 0220 	orr.w	r2, r3, #32
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e007      	b.n	8004ddc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	f003 0320 	and.w	r3, r3, #32
 8004dd6:	2b20      	cmp	r3, #32
 8004dd8:	d1cf      	bne.n	8004d7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08a      	sub	sp, #40	; 0x28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004df0:	2300      	movs	r3, #0
 8004df2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	f003 0310 	and.w	r3, r3, #16
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d075      	beq.n	8004efc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2210      	movs	r2, #16
 8004e16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e18:	e056      	b.n	8004ec8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e20:	d052      	beq.n	8004ec8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e22:	f7fe ff43 	bl	8003cac <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d302      	bcc.n	8004e38 <I2C_IsErrorOccurred+0x54>
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d147      	bne.n	8004ec8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e5a:	d12e      	bne.n	8004eba <I2C_IsErrorOccurred+0xd6>
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e62:	d02a      	beq.n	8004eba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004e64:	7cfb      	ldrb	r3, [r7, #19]
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	d027      	beq.n	8004eba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e7a:	f7fe ff17 	bl	8003cac <HAL_GetTick>
 8004e7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e80:	e01b      	b.n	8004eba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e82:	f7fe ff13 	bl	8003cac <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b19      	cmp	r3, #25
 8004e8e:	d914      	bls.n	8004eba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e94:	f043 0220 	orr.w	r2, r3, #32
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	f003 0320 	and.w	r3, r3, #32
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d1dc      	bne.n	8004e82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d003      	beq.n	8004ede <I2C_IsErrorOccurred+0xfa>
 8004ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d09d      	beq.n	8004e1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004ede:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d103      	bne.n	8004eee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2220      	movs	r2, #32
 8004eec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	f043 0304 	orr.w	r3, r3, #4
 8004ef4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00b      	beq.n	8004f26 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004f0e:	6a3b      	ldr	r3, [r7, #32]
 8004f10:	f043 0301 	orr.w	r3, r3, #1
 8004f14:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00b      	beq.n	8004f48 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f30:	6a3b      	ldr	r3, [r7, #32]
 8004f32:	f043 0308 	orr.w	r3, r3, #8
 8004f36:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00b      	beq.n	8004f6a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	f043 0302 	orr.w	r3, r3, #2
 8004f58:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d01c      	beq.n	8004fac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f7ff fe56 	bl	8004c24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6859      	ldr	r1, [r3, #4]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <I2C_IsErrorOccurred+0x1d4>)
 8004f84:	400b      	ands	r3, r1
 8004f86:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2220      	movs	r2, #32
 8004f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004fac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3728      	adds	r7, #40	; 0x28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	fe00e800 	.word	0xfe00e800

08004fbc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	607b      	str	r3, [r7, #4]
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	817b      	strh	r3, [r7, #10]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fce:	897b      	ldrh	r3, [r7, #10]
 8004fd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fd4:	7a7b      	ldrb	r3, [r7, #9]
 8004fd6:	041b      	lsls	r3, r3, #16
 8004fd8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fdc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	0d5b      	lsrs	r3, r3, #21
 8004ff6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004ffa:	4b08      	ldr	r3, [pc, #32]	; (800501c <I2C_TransferConfig+0x60>)
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	43db      	mvns	r3, r3
 8005000:	ea02 0103 	and.w	r1, r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	430a      	orrs	r2, r1
 800500c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800500e:	bf00      	nop
 8005010:	371c      	adds	r7, #28
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	03ff63ff 	.word	0x03ff63ff

08005020 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b20      	cmp	r3, #32
 8005034:	d138      	bne.n	80050a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005040:	2302      	movs	r3, #2
 8005042:	e032      	b.n	80050aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2224      	movs	r2, #36	; 0x24
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0201 	bic.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005072:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6819      	ldr	r1, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	430a      	orrs	r2, r1
 8005082:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f042 0201 	orr.w	r2, r2, #1
 8005092:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050a4:	2300      	movs	r3, #0
 80050a6:	e000      	b.n	80050aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050a8:	2302      	movs	r3, #2
  }
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b085      	sub	sp, #20
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
 80050be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b20      	cmp	r3, #32
 80050ca:	d139      	bne.n	8005140 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80050d6:	2302      	movs	r3, #2
 80050d8:	e033      	b.n	8005142 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2224      	movs	r2, #36	; 0x24
 80050e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0201 	bic.w	r2, r2, #1
 80050f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005108:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	e000      	b.n	8005142 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005140:	2302      	movs	r3, #2
  }
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
	...

08005150 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005154:	4b04      	ldr	r3, [pc, #16]	; (8005168 <HAL_PWREx_GetVoltageRange+0x18>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800515c:	4618      	mov	r0, r3
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40007000 	.word	0x40007000

0800516c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800517a:	d130      	bne.n	80051de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800517c:	4b23      	ldr	r3, [pc, #140]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005188:	d038      	beq.n	80051fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800518a:	4b20      	ldr	r3, [pc, #128]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005192:	4a1e      	ldr	r2, [pc, #120]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005194:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005198:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800519a:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2232      	movs	r2, #50	; 0x32
 80051a0:	fb02 f303 	mul.w	r3, r2, r3
 80051a4:	4a1b      	ldr	r2, [pc, #108]	; (8005214 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80051a6:	fba2 2303 	umull	r2, r3, r2, r3
 80051aa:	0c9b      	lsrs	r3, r3, #18
 80051ac:	3301      	adds	r3, #1
 80051ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051b0:	e002      	b.n	80051b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	3b01      	subs	r3, #1
 80051b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051b8:	4b14      	ldr	r3, [pc, #80]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051c4:	d102      	bne.n	80051cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1f2      	bne.n	80051b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051cc:	4b0f      	ldr	r3, [pc, #60]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051d8:	d110      	bne.n	80051fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e00f      	b.n	80051fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80051de:	4b0b      	ldr	r3, [pc, #44]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ea:	d007      	beq.n	80051fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80051ec:	4b07      	ldr	r3, [pc, #28]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051f4:	4a05      	ldr	r2, [pc, #20]	; (800520c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40007000 	.word	0x40007000
 8005210:	20000000 	.word	0x20000000
 8005214:	431bde83 	.word	0x431bde83

08005218 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e3ca      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800522a:	4b97      	ldr	r3, [pc, #604]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f003 030c 	and.w	r3, r3, #12
 8005232:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005234:	4b94      	ldr	r3, [pc, #592]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0303 	and.w	r3, r3, #3
 800523c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0310 	and.w	r3, r3, #16
 8005246:	2b00      	cmp	r3, #0
 8005248:	f000 80e4 	beq.w	8005414 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d007      	beq.n	8005262 <HAL_RCC_OscConfig+0x4a>
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b0c      	cmp	r3, #12
 8005256:	f040 808b 	bne.w	8005370 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2b01      	cmp	r3, #1
 800525e:	f040 8087 	bne.w	8005370 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005262:	4b89      	ldr	r3, [pc, #548]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_RCC_OscConfig+0x62>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e3a2      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1a      	ldr	r2, [r3, #32]
 800527e:	4b82      	ldr	r3, [pc, #520]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0308 	and.w	r3, r3, #8
 8005286:	2b00      	cmp	r3, #0
 8005288:	d004      	beq.n	8005294 <HAL_RCC_OscConfig+0x7c>
 800528a:	4b7f      	ldr	r3, [pc, #508]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005292:	e005      	b.n	80052a0 <HAL_RCC_OscConfig+0x88>
 8005294:	4b7c      	ldr	r3, [pc, #496]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005296:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d223      	bcs.n	80052ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a1b      	ldr	r3, [r3, #32]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fd55 	bl	8005d58 <RCC_SetFlashLatencyFromMSIRange>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e383      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052b8:	4b73      	ldr	r3, [pc, #460]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a72      	ldr	r2, [pc, #456]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052be:	f043 0308 	orr.w	r3, r3, #8
 80052c2:	6013      	str	r3, [r2, #0]
 80052c4:	4b70      	ldr	r3, [pc, #448]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	496d      	ldr	r1, [pc, #436]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052d6:	4b6c      	ldr	r3, [pc, #432]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	021b      	lsls	r3, r3, #8
 80052e4:	4968      	ldr	r1, [pc, #416]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	604b      	str	r3, [r1, #4]
 80052ea:	e025      	b.n	8005338 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052ec:	4b66      	ldr	r3, [pc, #408]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a65      	ldr	r2, [pc, #404]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052f2:	f043 0308 	orr.w	r3, r3, #8
 80052f6:	6013      	str	r3, [r2, #0]
 80052f8:	4b63      	ldr	r3, [pc, #396]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	4960      	ldr	r1, [pc, #384]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005306:	4313      	orrs	r3, r2
 8005308:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800530a:	4b5f      	ldr	r3, [pc, #380]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	021b      	lsls	r3, r3, #8
 8005318:	495b      	ldr	r1, [pc, #364]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800531a:	4313      	orrs	r3, r2
 800531c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d109      	bne.n	8005338 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	4618      	mov	r0, r3
 800532a:	f000 fd15 	bl	8005d58 <RCC_SetFlashLatencyFromMSIRange>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d001      	beq.n	8005338 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e343      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005338:	f000 fc4a 	bl	8005bd0 <HAL_RCC_GetSysClockFreq>
 800533c:	4602      	mov	r2, r0
 800533e:	4b52      	ldr	r3, [pc, #328]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	091b      	lsrs	r3, r3, #4
 8005344:	f003 030f 	and.w	r3, r3, #15
 8005348:	4950      	ldr	r1, [pc, #320]	; (800548c <HAL_RCC_OscConfig+0x274>)
 800534a:	5ccb      	ldrb	r3, [r1, r3]
 800534c:	f003 031f 	and.w	r3, r3, #31
 8005350:	fa22 f303 	lsr.w	r3, r2, r3
 8005354:	4a4e      	ldr	r2, [pc, #312]	; (8005490 <HAL_RCC_OscConfig+0x278>)
 8005356:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005358:	4b4e      	ldr	r3, [pc, #312]	; (8005494 <HAL_RCC_OscConfig+0x27c>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f7fe fc55 	bl	8003c0c <HAL_InitTick>
 8005362:	4603      	mov	r3, r0
 8005364:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005366:	7bfb      	ldrb	r3, [r7, #15]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d052      	beq.n	8005412 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	e327      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d032      	beq.n	80053de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005378:	4b43      	ldr	r3, [pc, #268]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a42      	ldr	r2, [pc, #264]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800537e:	f043 0301 	orr.w	r3, r3, #1
 8005382:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005384:	f7fe fc92 	bl	8003cac <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800538c:	f7fe fc8e 	bl	8003cac <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e310      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800539e:	4b3a      	ldr	r3, [pc, #232]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0f0      	beq.n	800538c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053aa:	4b37      	ldr	r3, [pc, #220]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a36      	ldr	r2, [pc, #216]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053b0:	f043 0308 	orr.w	r3, r3, #8
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	4b34      	ldr	r3, [pc, #208]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	4931      	ldr	r1, [pc, #196]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053c8:	4b2f      	ldr	r3, [pc, #188]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	021b      	lsls	r3, r3, #8
 80053d6:	492c      	ldr	r1, [pc, #176]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	604b      	str	r3, [r1, #4]
 80053dc:	e01a      	b.n	8005414 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80053de:	4b2a      	ldr	r3, [pc, #168]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a29      	ldr	r2, [pc, #164]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053ea:	f7fe fc5f 	bl	8003cac <HAL_GetTick>
 80053ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80053f0:	e008      	b.n	8005404 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053f2:	f7fe fc5b 	bl	8003cac <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d901      	bls.n	8005404 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e2dd      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005404:	4b20      	ldr	r3, [pc, #128]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1f0      	bne.n	80053f2 <HAL_RCC_OscConfig+0x1da>
 8005410:	e000      	b.n	8005414 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005412:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	d074      	beq.n	800550a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	2b08      	cmp	r3, #8
 8005424:	d005      	beq.n	8005432 <HAL_RCC_OscConfig+0x21a>
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b0c      	cmp	r3, #12
 800542a:	d10e      	bne.n	800544a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	2b03      	cmp	r3, #3
 8005430:	d10b      	bne.n	800544a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005432:	4b15      	ldr	r3, [pc, #84]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d064      	beq.n	8005508 <HAL_RCC_OscConfig+0x2f0>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d160      	bne.n	8005508 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e2ba      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005452:	d106      	bne.n	8005462 <HAL_RCC_OscConfig+0x24a>
 8005454:	4b0c      	ldr	r3, [pc, #48]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a0b      	ldr	r2, [pc, #44]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800545a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800545e:	6013      	str	r3, [r2, #0]
 8005460:	e026      	b.n	80054b0 <HAL_RCC_OscConfig+0x298>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800546a:	d115      	bne.n	8005498 <HAL_RCC_OscConfig+0x280>
 800546c:	4b06      	ldr	r3, [pc, #24]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a05      	ldr	r2, [pc, #20]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 8005472:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	4b03      	ldr	r3, [pc, #12]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a02      	ldr	r2, [pc, #8]	; (8005488 <HAL_RCC_OscConfig+0x270>)
 800547e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005482:	6013      	str	r3, [r2, #0]
 8005484:	e014      	b.n	80054b0 <HAL_RCC_OscConfig+0x298>
 8005486:	bf00      	nop
 8005488:	40021000 	.word	0x40021000
 800548c:	08013f78 	.word	0x08013f78
 8005490:	20000000 	.word	0x20000000
 8005494:	20000004 	.word	0x20000004
 8005498:	4ba0      	ldr	r3, [pc, #640]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a9f      	ldr	r2, [pc, #636]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800549e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054a2:	6013      	str	r3, [r2, #0]
 80054a4:	4b9d      	ldr	r3, [pc, #628]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a9c      	ldr	r2, [pc, #624]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80054aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d013      	beq.n	80054e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b8:	f7fe fbf8 	bl	8003cac <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c0:	f7fe fbf4 	bl	8003cac <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b64      	cmp	r3, #100	; 0x64
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e276      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054d2:	4b92      	ldr	r3, [pc, #584]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d0f0      	beq.n	80054c0 <HAL_RCC_OscConfig+0x2a8>
 80054de:	e014      	b.n	800550a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e0:	f7fe fbe4 	bl	8003cac <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054e8:	f7fe fbe0 	bl	8003cac <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b64      	cmp	r3, #100	; 0x64
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e262      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054fa:	4b88      	ldr	r3, [pc, #544]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1f0      	bne.n	80054e8 <HAL_RCC_OscConfig+0x2d0>
 8005506:	e000      	b.n	800550a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d060      	beq.n	80055d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2b04      	cmp	r3, #4
 800551a:	d005      	beq.n	8005528 <HAL_RCC_OscConfig+0x310>
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	2b0c      	cmp	r3, #12
 8005520:	d119      	bne.n	8005556 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	2b02      	cmp	r3, #2
 8005526:	d116      	bne.n	8005556 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005528:	4b7c      	ldr	r3, [pc, #496]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005530:	2b00      	cmp	r3, #0
 8005532:	d005      	beq.n	8005540 <HAL_RCC_OscConfig+0x328>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e23f      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005540:	4b76      	ldr	r3, [pc, #472]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	061b      	lsls	r3, r3, #24
 800554e:	4973      	ldr	r1, [pc, #460]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005550:	4313      	orrs	r3, r2
 8005552:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005554:	e040      	b.n	80055d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d023      	beq.n	80055a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800555e:	4b6f      	ldr	r3, [pc, #444]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a6e      	ldr	r2, [pc, #440]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556a:	f7fe fb9f 	bl	8003cac <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005570:	e008      	b.n	8005584 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005572:	f7fe fb9b 	bl	8003cac <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d901      	bls.n	8005584 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e21d      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005584:	4b65      	ldr	r3, [pc, #404]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0f0      	beq.n	8005572 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005590:	4b62      	ldr	r3, [pc, #392]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	495f      	ldr	r1, [pc, #380]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	604b      	str	r3, [r1, #4]
 80055a4:	e018      	b.n	80055d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055a6:	4b5d      	ldr	r3, [pc, #372]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a5c      	ldr	r2, [pc, #368]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b2:	f7fe fb7b 	bl	8003cac <HAL_GetTick>
 80055b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055b8:	e008      	b.n	80055cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ba:	f7fe fb77 	bl	8003cac <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e1f9      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055cc:	4b53      	ldr	r3, [pc, #332]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f0      	bne.n	80055ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d03c      	beq.n	800565e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01c      	beq.n	8005626 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055ec:	4b4b      	ldr	r3, [pc, #300]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055f2:	4a4a      	ldr	r2, [pc, #296]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80055f4:	f043 0301 	orr.w	r3, r3, #1
 80055f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055fc:	f7fe fb56 	bl	8003cac <HAL_GetTick>
 8005600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005604:	f7fe fb52 	bl	8003cac <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b02      	cmp	r3, #2
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e1d4      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005616:	4b41      	ldr	r3, [pc, #260]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d0ef      	beq.n	8005604 <HAL_RCC_OscConfig+0x3ec>
 8005624:	e01b      	b.n	800565e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005626:	4b3d      	ldr	r3, [pc, #244]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005628:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800562c:	4a3b      	ldr	r2, [pc, #236]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800562e:	f023 0301 	bic.w	r3, r3, #1
 8005632:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005636:	f7fe fb39 	bl	8003cac <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800563c:	e008      	b.n	8005650 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800563e:	f7fe fb35 	bl	8003cac <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	2b02      	cmp	r3, #2
 800564a:	d901      	bls.n	8005650 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e1b7      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005650:	4b32      	ldr	r3, [pc, #200]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1ef      	bne.n	800563e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0304 	and.w	r3, r3, #4
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 80a6 	beq.w	80057b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800566c:	2300      	movs	r3, #0
 800566e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005670:	4b2a      	ldr	r3, [pc, #168]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d10d      	bne.n	8005698 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800567c:	4b27      	ldr	r3, [pc, #156]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800567e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005680:	4a26      	ldr	r2, [pc, #152]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005682:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005686:	6593      	str	r3, [r2, #88]	; 0x58
 8005688:	4b24      	ldr	r3, [pc, #144]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800568a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005690:	60bb      	str	r3, [r7, #8]
 8005692:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005694:	2301      	movs	r3, #1
 8005696:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005698:	4b21      	ldr	r3, [pc, #132]	; (8005720 <HAL_RCC_OscConfig+0x508>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d118      	bne.n	80056d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056a4:	4b1e      	ldr	r3, [pc, #120]	; (8005720 <HAL_RCC_OscConfig+0x508>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a1d      	ldr	r2, [pc, #116]	; (8005720 <HAL_RCC_OscConfig+0x508>)
 80056aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056b0:	f7fe fafc 	bl	8003cac <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056b8:	f7fe faf8 	bl	8003cac <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e17a      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056ca:	4b15      	ldr	r3, [pc, #84]	; (8005720 <HAL_RCC_OscConfig+0x508>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d0f0      	beq.n	80056b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d108      	bne.n	80056f0 <HAL_RCC_OscConfig+0x4d8>
 80056de:	4b0f      	ldr	r3, [pc, #60]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80056e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e4:	4a0d      	ldr	r2, [pc, #52]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80056e6:	f043 0301 	orr.w	r3, r3, #1
 80056ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056ee:	e029      	b.n	8005744 <HAL_RCC_OscConfig+0x52c>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	2b05      	cmp	r3, #5
 80056f6:	d115      	bne.n	8005724 <HAL_RCC_OscConfig+0x50c>
 80056f8:	4b08      	ldr	r3, [pc, #32]	; (800571c <HAL_RCC_OscConfig+0x504>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	4a07      	ldr	r2, [pc, #28]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005700:	f043 0304 	orr.w	r3, r3, #4
 8005704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005708:	4b04      	ldr	r3, [pc, #16]	; (800571c <HAL_RCC_OscConfig+0x504>)
 800570a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570e:	4a03      	ldr	r2, [pc, #12]	; (800571c <HAL_RCC_OscConfig+0x504>)
 8005710:	f043 0301 	orr.w	r3, r3, #1
 8005714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005718:	e014      	b.n	8005744 <HAL_RCC_OscConfig+0x52c>
 800571a:	bf00      	nop
 800571c:	40021000 	.word	0x40021000
 8005720:	40007000 	.word	0x40007000
 8005724:	4b9c      	ldr	r3, [pc, #624]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572a:	4a9b      	ldr	r2, [pc, #620]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800572c:	f023 0301 	bic.w	r3, r3, #1
 8005730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005734:	4b98      	ldr	r3, [pc, #608]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573a:	4a97      	ldr	r2, [pc, #604]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800573c:	f023 0304 	bic.w	r3, r3, #4
 8005740:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d016      	beq.n	800577a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800574c:	f7fe faae 	bl	8003cac <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005752:	e00a      	b.n	800576a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005754:	f7fe faaa 	bl	8003cac <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005762:	4293      	cmp	r3, r2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e12a      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576a:	4b8b      	ldr	r3, [pc, #556]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800576c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0ed      	beq.n	8005754 <HAL_RCC_OscConfig+0x53c>
 8005778:	e015      	b.n	80057a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577a:	f7fe fa97 	bl	8003cac <HAL_GetTick>
 800577e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005780:	e00a      	b.n	8005798 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005782:	f7fe fa93 	bl	8003cac <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005790:	4293      	cmp	r3, r2
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e113      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005798:	4b7f      	ldr	r3, [pc, #508]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800579a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1ed      	bne.n	8005782 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057a6:	7ffb      	ldrb	r3, [r7, #31]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d105      	bne.n	80057b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ac:	4b7a      	ldr	r3, [pc, #488]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80057ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b0:	4a79      	ldr	r2, [pc, #484]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80057b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057b6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80fe 	beq.w	80059be <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	f040 80d0 	bne.w	800596c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80057cc:	4b72      	ldr	r3, [pc, #456]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f003 0203 	and.w	r2, r3, #3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	429a      	cmp	r2, r3
 80057de:	d130      	bne.n	8005842 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	3b01      	subs	r3, #1
 80057ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d127      	bne.n	8005842 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057fe:	429a      	cmp	r2, r3
 8005800:	d11f      	bne.n	8005842 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800580c:	2a07      	cmp	r2, #7
 800580e:	bf14      	ite	ne
 8005810:	2201      	movne	r2, #1
 8005812:	2200      	moveq	r2, #0
 8005814:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005816:	4293      	cmp	r3, r2
 8005818:	d113      	bne.n	8005842 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005824:	085b      	lsrs	r3, r3, #1
 8005826:	3b01      	subs	r3, #1
 8005828:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800582a:	429a      	cmp	r2, r3
 800582c:	d109      	bne.n	8005842 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005838:	085b      	lsrs	r3, r3, #1
 800583a:	3b01      	subs	r3, #1
 800583c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800583e:	429a      	cmp	r2, r3
 8005840:	d06e      	beq.n	8005920 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	2b0c      	cmp	r3, #12
 8005846:	d069      	beq.n	800591c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005848:	4b53      	ldr	r3, [pc, #332]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d105      	bne.n	8005860 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005854:	4b50      	ldr	r3, [pc, #320]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e0ad      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005864:	4b4c      	ldr	r3, [pc, #304]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a4b      	ldr	r2, [pc, #300]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800586a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800586e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005870:	f7fe fa1c 	bl	8003cac <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005878:	f7fe fa18 	bl	8003cac <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e09a      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800588a:	4b43      	ldr	r3, [pc, #268]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005896:	4b40      	ldr	r3, [pc, #256]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	4b40      	ldr	r3, [pc, #256]	; (800599c <HAL_RCC_OscConfig+0x784>)
 800589c:	4013      	ands	r3, r2
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058a6:	3a01      	subs	r2, #1
 80058a8:	0112      	lsls	r2, r2, #4
 80058aa:	4311      	orrs	r1, r2
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058b0:	0212      	lsls	r2, r2, #8
 80058b2:	4311      	orrs	r1, r2
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80058b8:	0852      	lsrs	r2, r2, #1
 80058ba:	3a01      	subs	r2, #1
 80058bc:	0552      	lsls	r2, r2, #21
 80058be:	4311      	orrs	r1, r2
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80058c4:	0852      	lsrs	r2, r2, #1
 80058c6:	3a01      	subs	r2, #1
 80058c8:	0652      	lsls	r2, r2, #25
 80058ca:	4311      	orrs	r1, r2
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058d0:	0912      	lsrs	r2, r2, #4
 80058d2:	0452      	lsls	r2, r2, #17
 80058d4:	430a      	orrs	r2, r1
 80058d6:	4930      	ldr	r1, [pc, #192]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80058dc:	4b2e      	ldr	r3, [pc, #184]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a2d      	ldr	r2, [pc, #180]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80058e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058e8:	4b2b      	ldr	r3, [pc, #172]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	4a2a      	ldr	r2, [pc, #168]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 80058ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058f4:	f7fe f9da 	bl	8003cac <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058fa:	e008      	b.n	800590e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058fc:	f7fe f9d6 	bl	8003cac <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	2b02      	cmp	r3, #2
 8005908:	d901      	bls.n	800590e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e058      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800590e:	4b22      	ldr	r3, [pc, #136]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0f0      	beq.n	80058fc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800591a:	e050      	b.n	80059be <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e04f      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005920:	4b1d      	ldr	r3, [pc, #116]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d148      	bne.n	80059be <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800592c:	4b1a      	ldr	r3, [pc, #104]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a19      	ldr	r2, [pc, #100]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005936:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005938:	4b17      	ldr	r3, [pc, #92]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	4a16      	ldr	r2, [pc, #88]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 800593e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005942:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005944:	f7fe f9b2 	bl	8003cac <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594c:	f7fe f9ae 	bl	8003cac <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b02      	cmp	r3, #2
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e030      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800595e:	4b0e      	ldr	r3, [pc, #56]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0f0      	beq.n	800594c <HAL_RCC_OscConfig+0x734>
 800596a:	e028      	b.n	80059be <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b0c      	cmp	r3, #12
 8005970:	d023      	beq.n	80059ba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005972:	4b09      	ldr	r3, [pc, #36]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a08      	ldr	r2, [pc, #32]	; (8005998 <HAL_RCC_OscConfig+0x780>)
 8005978:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800597c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597e:	f7fe f995 	bl	8003cac <HAL_GetTick>
 8005982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005984:	e00c      	b.n	80059a0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005986:	f7fe f991 	bl	8003cac <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d905      	bls.n	80059a0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e013      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
 8005998:	40021000 	.word	0x40021000
 800599c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059a0:	4b09      	ldr	r3, [pc, #36]	; (80059c8 <HAL_RCC_OscConfig+0x7b0>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1ec      	bne.n	8005986 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80059ac:	4b06      	ldr	r3, [pc, #24]	; (80059c8 <HAL_RCC_OscConfig+0x7b0>)
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	4905      	ldr	r1, [pc, #20]	; (80059c8 <HAL_RCC_OscConfig+0x7b0>)
 80059b2:	4b06      	ldr	r3, [pc, #24]	; (80059cc <HAL_RCC_OscConfig+0x7b4>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	60cb      	str	r3, [r1, #12]
 80059b8:	e001      	b.n	80059be <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e000      	b.n	80059c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3720      	adds	r7, #32
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	40021000 	.word	0x40021000
 80059cc:	feeefffc 	.word	0xfeeefffc

080059d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d101      	bne.n	80059e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e0e7      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059e4:	4b75      	ldr	r3, [pc, #468]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d910      	bls.n	8005a14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059f2:	4b72      	ldr	r3, [pc, #456]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f023 0207 	bic.w	r2, r3, #7
 80059fa:	4970      	ldr	r1, [pc, #448]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a02:	4b6e      	ldr	r3, [pc, #440]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0307 	and.w	r3, r3, #7
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d001      	beq.n	8005a14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e0cf      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d010      	beq.n	8005a42 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	4b66      	ldr	r3, [pc, #408]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d908      	bls.n	8005a42 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a30:	4b63      	ldr	r3, [pc, #396]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	4960      	ldr	r1, [pc, #384]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d04c      	beq.n	8005ae8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	2b03      	cmp	r3, #3
 8005a54:	d107      	bne.n	8005a66 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a56:	4b5a      	ldr	r3, [pc, #360]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d121      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e0a6      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d107      	bne.n	8005a7e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a6e:	4b54      	ldr	r3, [pc, #336]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d115      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e09a      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d107      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a86:	4b4e      	ldr	r3, [pc, #312]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d109      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e08e      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a96:	4b4a      	ldr	r3, [pc, #296]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e086      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005aa6:	4b46      	ldr	r3, [pc, #280]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f023 0203 	bic.w	r2, r3, #3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	4943      	ldr	r1, [pc, #268]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ab8:	f7fe f8f8 	bl	8003cac <HAL_GetTick>
 8005abc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005abe:	e00a      	b.n	8005ad6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ac0:	f7fe f8f4 	bl	8003cac <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e06e      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ad6:	4b3a      	ldr	r3, [pc, #232]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 020c 	and.w	r2, r3, #12
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d1eb      	bne.n	8005ac0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d010      	beq.n	8005b16 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	4b31      	ldr	r3, [pc, #196]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d208      	bcs.n	8005b16 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b04:	4b2e      	ldr	r3, [pc, #184]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	492b      	ldr	r1, [pc, #172]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b16:	4b29      	ldr	r3, [pc, #164]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0307 	and.w	r3, r3, #7
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d210      	bcs.n	8005b46 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b24:	4b25      	ldr	r3, [pc, #148]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f023 0207 	bic.w	r2, r3, #7
 8005b2c:	4923      	ldr	r1, [pc, #140]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b34:	4b21      	ldr	r3, [pc, #132]	; (8005bbc <HAL_RCC_ClockConfig+0x1ec>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d001      	beq.n	8005b46 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e036      	b.n	8005bb4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0304 	and.w	r3, r3, #4
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d008      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b52:	4b1b      	ldr	r3, [pc, #108]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	4918      	ldr	r1, [pc, #96]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d009      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b70:	4b13      	ldr	r3, [pc, #76]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	00db      	lsls	r3, r3, #3
 8005b7e:	4910      	ldr	r1, [pc, #64]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b80:	4313      	orrs	r3, r2
 8005b82:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b84:	f000 f824 	bl	8005bd0 <HAL_RCC_GetSysClockFreq>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	4b0d      	ldr	r3, [pc, #52]	; (8005bc0 <HAL_RCC_ClockConfig+0x1f0>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	091b      	lsrs	r3, r3, #4
 8005b90:	f003 030f 	and.w	r3, r3, #15
 8005b94:	490b      	ldr	r1, [pc, #44]	; (8005bc4 <HAL_RCC_ClockConfig+0x1f4>)
 8005b96:	5ccb      	ldrb	r3, [r1, r3]
 8005b98:	f003 031f 	and.w	r3, r3, #31
 8005b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba0:	4a09      	ldr	r2, [pc, #36]	; (8005bc8 <HAL_RCC_ClockConfig+0x1f8>)
 8005ba2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ba4:	4b09      	ldr	r3, [pc, #36]	; (8005bcc <HAL_RCC_ClockConfig+0x1fc>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7fe f82f 	bl	8003c0c <HAL_InitTick>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	72fb      	strb	r3, [r7, #11]

  return status;
 8005bb2:	7afb      	ldrb	r3, [r7, #11]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40022000 	.word	0x40022000
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	08013f78 	.word	0x08013f78
 8005bc8:	20000000 	.word	0x20000000
 8005bcc:	20000004 	.word	0x20000004

08005bd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b089      	sub	sp, #36	; 0x24
 8005bd4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	61fb      	str	r3, [r7, #28]
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bde:	4b3e      	ldr	r3, [pc, #248]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 030c 	and.w	r3, r3, #12
 8005be6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005be8:	4b3b      	ldr	r3, [pc, #236]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f003 0303 	and.w	r3, r3, #3
 8005bf0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_GetSysClockFreq+0x34>
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b0c      	cmp	r3, #12
 8005bfc:	d121      	bne.n	8005c42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d11e      	bne.n	8005c42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c04:	4b34      	ldr	r3, [pc, #208]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d107      	bne.n	8005c20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c10:	4b31      	ldr	r3, [pc, #196]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c16:	0a1b      	lsrs	r3, r3, #8
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	61fb      	str	r3, [r7, #28]
 8005c1e:	e005      	b.n	8005c2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c20:	4b2d      	ldr	r3, [pc, #180]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	091b      	lsrs	r3, r3, #4
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c2c:	4a2b      	ldr	r2, [pc, #172]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10d      	bne.n	8005c58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c40:	e00a      	b.n	8005c58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	2b04      	cmp	r3, #4
 8005c46:	d102      	bne.n	8005c4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c48:	4b25      	ldr	r3, [pc, #148]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c4a:	61bb      	str	r3, [r7, #24]
 8005c4c:	e004      	b.n	8005c58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d101      	bne.n	8005c58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c54:	4b23      	ldr	r3, [pc, #140]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005c56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	2b0c      	cmp	r3, #12
 8005c5c:	d134      	bne.n	8005cc8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c5e:	4b1e      	ldr	r3, [pc, #120]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	f003 0303 	and.w	r3, r3, #3
 8005c66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d003      	beq.n	8005c76 <HAL_RCC_GetSysClockFreq+0xa6>
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b03      	cmp	r3, #3
 8005c72:	d003      	beq.n	8005c7c <HAL_RCC_GetSysClockFreq+0xac>
 8005c74:	e005      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005c76:	4b1a      	ldr	r3, [pc, #104]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c78:	617b      	str	r3, [r7, #20]
      break;
 8005c7a:	e005      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005c7c:	4b19      	ldr	r3, [pc, #100]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005c7e:	617b      	str	r3, [r7, #20]
      break;
 8005c80:	e002      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	617b      	str	r3, [r7, #20]
      break;
 8005c86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c88:	4b13      	ldr	r3, [pc, #76]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	091b      	lsrs	r3, r3, #4
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	3301      	adds	r3, #1
 8005c94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c96:	4b10      	ldr	r3, [pc, #64]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	0a1b      	lsrs	r3, r3, #8
 8005c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	fb03 f202 	mul.w	r2, r3, r2
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cae:	4b0a      	ldr	r3, [pc, #40]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	0e5b      	lsrs	r3, r3, #25
 8005cb4:	f003 0303 	and.w	r3, r3, #3
 8005cb8:	3301      	adds	r3, #1
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005cc8:	69bb      	ldr	r3, [r7, #24]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3724      	adds	r7, #36	; 0x24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	08013f90 	.word	0x08013f90
 8005ce0:	00f42400 	.word	0x00f42400
 8005ce4:	007a1200 	.word	0x007a1200

08005ce8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cec:	4b03      	ldr	r3, [pc, #12]	; (8005cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8005cee:	681b      	ldr	r3, [r3, #0]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	20000000 	.word	0x20000000

08005d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d04:	f7ff fff0 	bl	8005ce8 <HAL_RCC_GetHCLKFreq>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	4b06      	ldr	r3, [pc, #24]	; (8005d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	0a1b      	lsrs	r3, r3, #8
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	4904      	ldr	r1, [pc, #16]	; (8005d28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d16:	5ccb      	ldrb	r3, [r1, r3]
 8005d18:	f003 031f 	and.w	r3, r3, #31
 8005d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40021000 	.word	0x40021000
 8005d28:	08013f88 	.word	0x08013f88

08005d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d30:	f7ff ffda 	bl	8005ce8 <HAL_RCC_GetHCLKFreq>
 8005d34:	4602      	mov	r2, r0
 8005d36:	4b06      	ldr	r3, [pc, #24]	; (8005d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	0adb      	lsrs	r3, r3, #11
 8005d3c:	f003 0307 	and.w	r3, r3, #7
 8005d40:	4904      	ldr	r1, [pc, #16]	; (8005d54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d42:	5ccb      	ldrb	r3, [r1, r3]
 8005d44:	f003 031f 	and.w	r3, r3, #31
 8005d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	40021000 	.word	0x40021000
 8005d54:	08013f88 	.word	0x08013f88

08005d58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005d60:	2300      	movs	r3, #0
 8005d62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005d64:	4b2a      	ldr	r3, [pc, #168]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005d70:	f7ff f9ee 	bl	8005150 <HAL_PWREx_GetVoltageRange>
 8005d74:	6178      	str	r0, [r7, #20]
 8005d76:	e014      	b.n	8005da2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d78:	4b25      	ldr	r3, [pc, #148]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d7c:	4a24      	ldr	r2, [pc, #144]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d82:	6593      	str	r3, [r2, #88]	; 0x58
 8005d84:	4b22      	ldr	r3, [pc, #136]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d8c:	60fb      	str	r3, [r7, #12]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d90:	f7ff f9de 	bl	8005150 <HAL_PWREx_GetVoltageRange>
 8005d94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d96:	4b1e      	ldr	r3, [pc, #120]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d9a:	4a1d      	ldr	r2, [pc, #116]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005da0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005da8:	d10b      	bne.n	8005dc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2b80      	cmp	r3, #128	; 0x80
 8005dae:	d919      	bls.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2ba0      	cmp	r3, #160	; 0xa0
 8005db4:	d902      	bls.n	8005dbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005db6:	2302      	movs	r3, #2
 8005db8:	613b      	str	r3, [r7, #16]
 8005dba:	e013      	b.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	613b      	str	r3, [r7, #16]
 8005dc0:	e010      	b.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2b80      	cmp	r3, #128	; 0x80
 8005dc6:	d902      	bls.n	8005dce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005dc8:	2303      	movs	r3, #3
 8005dca:	613b      	str	r3, [r7, #16]
 8005dcc:	e00a      	b.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b80      	cmp	r3, #128	; 0x80
 8005dd2:	d102      	bne.n	8005dda <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	613b      	str	r3, [r7, #16]
 8005dd8:	e004      	b.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b70      	cmp	r3, #112	; 0x70
 8005dde:	d101      	bne.n	8005de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005de0:	2301      	movs	r3, #1
 8005de2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005de4:	4b0b      	ldr	r3, [pc, #44]	; (8005e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f023 0207 	bic.w	r2, r3, #7
 8005dec:	4909      	ldr	r1, [pc, #36]	; (8005e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005df4:	4b07      	ldr	r3, [pc, #28]	; (8005e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0307 	and.w	r3, r3, #7
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d001      	beq.n	8005e06 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3718      	adds	r7, #24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40021000 	.word	0x40021000
 8005e14:	40022000 	.word	0x40022000

08005e18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e20:	2300      	movs	r3, #0
 8005e22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e24:	2300      	movs	r3, #0
 8005e26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d041      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e38:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e3c:	d02a      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005e3e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e42:	d824      	bhi.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005e44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e48:	d008      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005e4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e4e:	d81e      	bhi.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00a      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005e54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e58:	d010      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005e5a:	e018      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e5c:	4b86      	ldr	r3, [pc, #536]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	4a85      	ldr	r2, [pc, #532]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e66:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e68:	e015      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	2100      	movs	r1, #0
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 fabb 	bl	80063ec <RCCEx_PLLSAI1_Config>
 8005e76:	4603      	mov	r3, r0
 8005e78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e7a:	e00c      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3320      	adds	r3, #32
 8005e80:	2100      	movs	r1, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 fba6 	bl	80065d4 <RCCEx_PLLSAI2_Config>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e8c:	e003      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	74fb      	strb	r3, [r7, #19]
      break;
 8005e92:	e000      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005e94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e96:	7cfb      	ldrb	r3, [r7, #19]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10b      	bne.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e9c:	4b76      	ldr	r3, [pc, #472]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eaa:	4973      	ldr	r1, [pc, #460]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005eb2:	e001      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb4:	7cfb      	ldrb	r3, [r7, #19]
 8005eb6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d041      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ec8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005ecc:	d02a      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005ece:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005ed2:	d824      	bhi.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005ed4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ed8:	d008      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005eda:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ede:	d81e      	bhi.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00a      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ee8:	d010      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005eea:	e018      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005eec:	4b62      	ldr	r3, [pc, #392]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	4a61      	ldr	r2, [pc, #388]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ef8:	e015      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3304      	adds	r3, #4
 8005efe:	2100      	movs	r1, #0
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fa73 	bl	80063ec <RCCEx_PLLSAI1_Config>
 8005f06:	4603      	mov	r3, r0
 8005f08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f0a:	e00c      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	3320      	adds	r3, #32
 8005f10:	2100      	movs	r1, #0
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fb5e 	bl	80065d4 <RCCEx_PLLSAI2_Config>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f1c:	e003      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	74fb      	strb	r3, [r7, #19]
      break;
 8005f22:	e000      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f26:	7cfb      	ldrb	r3, [r7, #19]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10b      	bne.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005f2c:	4b52      	ldr	r3, [pc, #328]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f32:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3a:	494f      	ldr	r1, [pc, #316]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005f42:	e001      	b.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f44:	7cfb      	ldrb	r3, [r7, #19]
 8005f46:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 80a0 	beq.w	8006096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f56:	2300      	movs	r3, #0
 8005f58:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f5a:	4b47      	ldr	r3, [pc, #284]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00d      	beq.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f70:	4b41      	ldr	r3, [pc, #260]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f74:	4a40      	ldr	r2, [pc, #256]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f7a:	6593      	str	r3, [r2, #88]	; 0x58
 8005f7c:	4b3e      	ldr	r3, [pc, #248]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f84:	60bb      	str	r3, [r7, #8]
 8005f86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f8c:	4b3b      	ldr	r3, [pc, #236]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a3a      	ldr	r2, [pc, #232]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f98:	f7fd fe88 	bl	8003cac <HAL_GetTick>
 8005f9c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f9e:	e009      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fa0:	f7fd fe84 	bl	8003cac <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d902      	bls.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	74fb      	strb	r3, [r7, #19]
        break;
 8005fb2:	e005      	b.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005fb4:	4b31      	ldr	r3, [pc, #196]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d0ef      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005fc0:	7cfb      	ldrb	r3, [r7, #19]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d15c      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fc6:	4b2c      	ldr	r3, [pc, #176]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fd0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d01f      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d019      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fe4:	4b24      	ldr	r3, [pc, #144]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ff0:	4b21      	ldr	r3, [pc, #132]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff6:	4a20      	ldr	r2, [pc, #128]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006000:	4b1d      	ldr	r3, [pc, #116]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006006:	4a1c      	ldr	r2, [pc, #112]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800600c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006010:	4a19      	ldr	r2, [pc, #100]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d016      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006022:	f7fd fe43 	bl	8003cac <HAL_GetTick>
 8006026:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006028:	e00b      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800602a:	f7fd fe3f 	bl	8003cac <HAL_GetTick>
 800602e:	4602      	mov	r2, r0
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	f241 3288 	movw	r2, #5000	; 0x1388
 8006038:	4293      	cmp	r3, r2
 800603a:	d902      	bls.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	74fb      	strb	r3, [r7, #19]
            break;
 8006040:	e006      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006042:	4b0d      	ldr	r3, [pc, #52]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d0ec      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006050:	7cfb      	ldrb	r3, [r7, #19]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10c      	bne.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006056:	4b08      	ldr	r3, [pc, #32]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800605c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006066:	4904      	ldr	r1, [pc, #16]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006068:	4313      	orrs	r3, r2
 800606a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800606e:	e009      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006070:	7cfb      	ldrb	r3, [r7, #19]
 8006072:	74bb      	strb	r3, [r7, #18]
 8006074:	e006      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006076:	bf00      	nop
 8006078:	40021000 	.word	0x40021000
 800607c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006080:	7cfb      	ldrb	r3, [r7, #19]
 8006082:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006084:	7c7b      	ldrb	r3, [r7, #17]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d105      	bne.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800608a:	4b9e      	ldr	r3, [pc, #632]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800608c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800608e:	4a9d      	ldr	r2, [pc, #628]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006094:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060a2:	4b98      	ldr	r3, [pc, #608]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a8:	f023 0203 	bic.w	r2, r3, #3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b0:	4994      	ldr	r1, [pc, #592]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00a      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80060c4:	4b8f      	ldr	r3, [pc, #572]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ca:	f023 020c 	bic.w	r2, r3, #12
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d2:	498c      	ldr	r1, [pc, #560]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0304 	and.w	r3, r3, #4
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00a      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060e6:	4b87      	ldr	r3, [pc, #540]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f4:	4983      	ldr	r1, [pc, #524]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0308 	and.w	r3, r3, #8
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00a      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006108:	4b7e      	ldr	r3, [pc, #504]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800610a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800610e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006116:	497b      	ldr	r1, [pc, #492]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006118:	4313      	orrs	r3, r2
 800611a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0310 	and.w	r3, r3, #16
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00a      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800612a:	4b76      	ldr	r3, [pc, #472]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800612c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006130:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006138:	4972      	ldr	r1, [pc, #456]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800613a:	4313      	orrs	r3, r2
 800613c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00a      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800614c:	4b6d      	ldr	r3, [pc, #436]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800614e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006152:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800615a:	496a      	ldr	r1, [pc, #424]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800615c:	4313      	orrs	r3, r2
 800615e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00a      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800616e:	4b65      	ldr	r3, [pc, #404]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006174:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800617c:	4961      	ldr	r1, [pc, #388]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800617e:	4313      	orrs	r3, r2
 8006180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00a      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006190:	4b5c      	ldr	r3, [pc, #368]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006196:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800619e:	4959      	ldr	r1, [pc, #356]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061b2:	4b54      	ldr	r3, [pc, #336]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061c0:	4950      	ldr	r1, [pc, #320]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00a      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061d4:	4b4b      	ldr	r3, [pc, #300]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e2:	4948      	ldr	r1, [pc, #288]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00a      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061f6:	4b43      	ldr	r3, [pc, #268]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006204:	493f      	ldr	r1, [pc, #252]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006206:	4313      	orrs	r3, r2
 8006208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d028      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006218:	4b3a      	ldr	r3, [pc, #232]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800621a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800621e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006226:	4937      	ldr	r1, [pc, #220]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006228:	4313      	orrs	r3, r2
 800622a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006232:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006236:	d106      	bne.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006238:	4b32      	ldr	r3, [pc, #200]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	4a31      	ldr	r2, [pc, #196]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800623e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006242:	60d3      	str	r3, [r2, #12]
 8006244:	e011      	b.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800624a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800624e:	d10c      	bne.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	3304      	adds	r3, #4
 8006254:	2101      	movs	r1, #1
 8006256:	4618      	mov	r0, r3
 8006258:	f000 f8c8 	bl	80063ec <RCCEx_PLLSAI1_Config>
 800625c:	4603      	mov	r3, r0
 800625e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006260:	7cfb      	ldrb	r3, [r7, #19]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006266:	7cfb      	ldrb	r3, [r7, #19]
 8006268:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d028      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006276:	4b23      	ldr	r3, [pc, #140]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800627c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006284:	491f      	ldr	r1, [pc, #124]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006286:	4313      	orrs	r3, r2
 8006288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006290:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006294:	d106      	bne.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006296:	4b1b      	ldr	r3, [pc, #108]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	4a1a      	ldr	r2, [pc, #104]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800629c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062a0:	60d3      	str	r3, [r2, #12]
 80062a2:	e011      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80062ac:	d10c      	bne.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	3304      	adds	r3, #4
 80062b2:	2101      	movs	r1, #1
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 f899 	bl	80063ec <RCCEx_PLLSAI1_Config>
 80062ba:	4603      	mov	r3, r0
 80062bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062be:	7cfb      	ldrb	r3, [r7, #19]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80062c4:	7cfb      	ldrb	r3, [r7, #19]
 80062c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d02b      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062d4:	4b0b      	ldr	r3, [pc, #44]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062e2:	4908      	ldr	r1, [pc, #32]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062e4:	4313      	orrs	r3, r2
 80062e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062f2:	d109      	bne.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062f4:	4b03      	ldr	r3, [pc, #12]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	4a02      	ldr	r2, [pc, #8]	; (8006304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062fe:	60d3      	str	r3, [r2, #12]
 8006300:	e014      	b.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006302:	bf00      	nop
 8006304:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800630c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006310:	d10c      	bne.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3304      	adds	r3, #4
 8006316:	2101      	movs	r1, #1
 8006318:	4618      	mov	r0, r3
 800631a:	f000 f867 	bl	80063ec <RCCEx_PLLSAI1_Config>
 800631e:	4603      	mov	r3, r0
 8006320:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006322:	7cfb      	ldrb	r3, [r7, #19]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d001      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006328:	7cfb      	ldrb	r3, [r7, #19]
 800632a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d02f      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006338:	4b2b      	ldr	r3, [pc, #172]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800633a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006346:	4928      	ldr	r1, [pc, #160]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006352:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006356:	d10d      	bne.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	3304      	adds	r3, #4
 800635c:	2102      	movs	r1, #2
 800635e:	4618      	mov	r0, r3
 8006360:	f000 f844 	bl	80063ec <RCCEx_PLLSAI1_Config>
 8006364:	4603      	mov	r3, r0
 8006366:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006368:	7cfb      	ldrb	r3, [r7, #19]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d014      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800636e:	7cfb      	ldrb	r3, [r7, #19]
 8006370:	74bb      	strb	r3, [r7, #18]
 8006372:	e011      	b.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006378:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800637c:	d10c      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	3320      	adds	r3, #32
 8006382:	2102      	movs	r1, #2
 8006384:	4618      	mov	r0, r3
 8006386:	f000 f925 	bl	80065d4 <RCCEx_PLLSAI2_Config>
 800638a:	4603      	mov	r3, r0
 800638c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800638e:	7cfb      	ldrb	r3, [r7, #19]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d001      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006394:	7cfb      	ldrb	r3, [r7, #19]
 8006396:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00a      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80063a4:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063b2:	490d      	ldr	r1, [pc, #52]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00b      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80063c6:	4b08      	ldr	r3, [pc, #32]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063d6:	4904      	ldr	r1, [pc, #16]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80063de:	7cbb      	ldrb	r3, [r7, #18]
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3718      	adds	r7, #24
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	40021000 	.word	0x40021000

080063ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80063fa:	4b75      	ldr	r3, [pc, #468]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d018      	beq.n	8006438 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006406:	4b72      	ldr	r3, [pc, #456]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	f003 0203 	and.w	r2, r3, #3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	429a      	cmp	r2, r3
 8006414:	d10d      	bne.n	8006432 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
       ||
 800641a:	2b00      	cmp	r3, #0
 800641c:	d009      	beq.n	8006432 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800641e:	4b6c      	ldr	r3, [pc, #432]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	091b      	lsrs	r3, r3, #4
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	1c5a      	adds	r2, r3, #1
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
       ||
 800642e:	429a      	cmp	r2, r3
 8006430:	d047      	beq.n	80064c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	73fb      	strb	r3, [r7, #15]
 8006436:	e044      	b.n	80064c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2b03      	cmp	r3, #3
 800643e:	d018      	beq.n	8006472 <RCCEx_PLLSAI1_Config+0x86>
 8006440:	2b03      	cmp	r3, #3
 8006442:	d825      	bhi.n	8006490 <RCCEx_PLLSAI1_Config+0xa4>
 8006444:	2b01      	cmp	r3, #1
 8006446:	d002      	beq.n	800644e <RCCEx_PLLSAI1_Config+0x62>
 8006448:	2b02      	cmp	r3, #2
 800644a:	d009      	beq.n	8006460 <RCCEx_PLLSAI1_Config+0x74>
 800644c:	e020      	b.n	8006490 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800644e:	4b60      	ldr	r3, [pc, #384]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d11d      	bne.n	8006496 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800645e:	e01a      	b.n	8006496 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006460:	4b5b      	ldr	r3, [pc, #364]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006468:	2b00      	cmp	r3, #0
 800646a:	d116      	bne.n	800649a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006470:	e013      	b.n	800649a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006472:	4b57      	ldr	r3, [pc, #348]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10f      	bne.n	800649e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800647e:	4b54      	ldr	r3, [pc, #336]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d109      	bne.n	800649e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800648e:	e006      	b.n	800649e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	73fb      	strb	r3, [r7, #15]
      break;
 8006494:	e004      	b.n	80064a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006496:	bf00      	nop
 8006498:	e002      	b.n	80064a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800649a:	bf00      	nop
 800649c:	e000      	b.n	80064a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800649e:	bf00      	nop
    }

    if(status == HAL_OK)
 80064a0:	7bfb      	ldrb	r3, [r7, #15]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10d      	bne.n	80064c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80064a6:	4b4a      	ldr	r3, [pc, #296]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6819      	ldr	r1, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	011b      	lsls	r3, r3, #4
 80064ba:	430b      	orrs	r3, r1
 80064bc:	4944      	ldr	r1, [pc, #272]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80064c2:	7bfb      	ldrb	r3, [r7, #15]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d17d      	bne.n	80065c4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80064c8:	4b41      	ldr	r3, [pc, #260]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a40      	ldr	r2, [pc, #256]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80064d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064d4:	f7fd fbea 	bl	8003cac <HAL_GetTick>
 80064d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064da:	e009      	b.n	80064f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064dc:	f7fd fbe6 	bl	8003cac <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d902      	bls.n	80064f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	73fb      	strb	r3, [r7, #15]
        break;
 80064ee:	e005      	b.n	80064fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064f0:	4b37      	ldr	r3, [pc, #220]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1ef      	bne.n	80064dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d160      	bne.n	80065c4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d111      	bne.n	800652c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006508:	4b31      	ldr	r3, [pc, #196]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6892      	ldr	r2, [r2, #8]
 8006518:	0211      	lsls	r1, r2, #8
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	68d2      	ldr	r2, [r2, #12]
 800651e:	0912      	lsrs	r2, r2, #4
 8006520:	0452      	lsls	r2, r2, #17
 8006522:	430a      	orrs	r2, r1
 8006524:	492a      	ldr	r1, [pc, #168]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006526:	4313      	orrs	r3, r2
 8006528:	610b      	str	r3, [r1, #16]
 800652a:	e027      	b.n	800657c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b01      	cmp	r3, #1
 8006530:	d112      	bne.n	8006558 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006532:	4b27      	ldr	r3, [pc, #156]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800653a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	6892      	ldr	r2, [r2, #8]
 8006542:	0211      	lsls	r1, r2, #8
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6912      	ldr	r2, [r2, #16]
 8006548:	0852      	lsrs	r2, r2, #1
 800654a:	3a01      	subs	r2, #1
 800654c:	0552      	lsls	r2, r2, #21
 800654e:	430a      	orrs	r2, r1
 8006550:	491f      	ldr	r1, [pc, #124]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006552:	4313      	orrs	r3, r2
 8006554:	610b      	str	r3, [r1, #16]
 8006556:	e011      	b.n	800657c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006558:	4b1d      	ldr	r3, [pc, #116]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800655a:	691b      	ldr	r3, [r3, #16]
 800655c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006560:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	6892      	ldr	r2, [r2, #8]
 8006568:	0211      	lsls	r1, r2, #8
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6952      	ldr	r2, [r2, #20]
 800656e:	0852      	lsrs	r2, r2, #1
 8006570:	3a01      	subs	r2, #1
 8006572:	0652      	lsls	r2, r2, #25
 8006574:	430a      	orrs	r2, r1
 8006576:	4916      	ldr	r1, [pc, #88]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006578:	4313      	orrs	r3, r2
 800657a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800657c:	4b14      	ldr	r3, [pc, #80]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a13      	ldr	r2, [pc, #76]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006582:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006586:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006588:	f7fd fb90 	bl	8003cac <HAL_GetTick>
 800658c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800658e:	e009      	b.n	80065a4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006590:	f7fd fb8c 	bl	8003cac <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	2b02      	cmp	r3, #2
 800659c:	d902      	bls.n	80065a4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	73fb      	strb	r3, [r7, #15]
          break;
 80065a2:	e005      	b.n	80065b0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065a4:	4b0a      	ldr	r3, [pc, #40]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d0ef      	beq.n	8006590 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80065b6:	4b06      	ldr	r3, [pc, #24]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065b8:	691a      	ldr	r2, [r3, #16]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	4904      	ldr	r1, [pc, #16]	; (80065d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065c0:	4313      	orrs	r3, r2
 80065c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80065c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	40021000 	.word	0x40021000

080065d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065de:	2300      	movs	r3, #0
 80065e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80065e2:	4b6a      	ldr	r3, [pc, #424]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	f003 0303 	and.w	r3, r3, #3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d018      	beq.n	8006620 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80065ee:	4b67      	ldr	r3, [pc, #412]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f003 0203 	and.w	r2, r3, #3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d10d      	bne.n	800661a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
       ||
 8006602:	2b00      	cmp	r3, #0
 8006604:	d009      	beq.n	800661a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006606:	4b61      	ldr	r3, [pc, #388]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	091b      	lsrs	r3, r3, #4
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	1c5a      	adds	r2, r3, #1
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	685b      	ldr	r3, [r3, #4]
       ||
 8006616:	429a      	cmp	r2, r3
 8006618:	d047      	beq.n	80066aa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	73fb      	strb	r3, [r7, #15]
 800661e:	e044      	b.n	80066aa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b03      	cmp	r3, #3
 8006626:	d018      	beq.n	800665a <RCCEx_PLLSAI2_Config+0x86>
 8006628:	2b03      	cmp	r3, #3
 800662a:	d825      	bhi.n	8006678 <RCCEx_PLLSAI2_Config+0xa4>
 800662c:	2b01      	cmp	r3, #1
 800662e:	d002      	beq.n	8006636 <RCCEx_PLLSAI2_Config+0x62>
 8006630:	2b02      	cmp	r3, #2
 8006632:	d009      	beq.n	8006648 <RCCEx_PLLSAI2_Config+0x74>
 8006634:	e020      	b.n	8006678 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006636:	4b55      	ldr	r3, [pc, #340]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d11d      	bne.n	800667e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006646:	e01a      	b.n	800667e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006648:	4b50      	ldr	r3, [pc, #320]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006650:	2b00      	cmp	r3, #0
 8006652:	d116      	bne.n	8006682 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006658:	e013      	b.n	8006682 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800665a:	4b4c      	ldr	r3, [pc, #304]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10f      	bne.n	8006686 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006666:	4b49      	ldr	r3, [pc, #292]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d109      	bne.n	8006686 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006676:	e006      	b.n	8006686 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	73fb      	strb	r3, [r7, #15]
      break;
 800667c:	e004      	b.n	8006688 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800667e:	bf00      	nop
 8006680:	e002      	b.n	8006688 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006682:	bf00      	nop
 8006684:	e000      	b.n	8006688 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006686:	bf00      	nop
    }

    if(status == HAL_OK)
 8006688:	7bfb      	ldrb	r3, [r7, #15]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10d      	bne.n	80066aa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800668e:	4b3f      	ldr	r3, [pc, #252]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6819      	ldr	r1, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	3b01      	subs	r3, #1
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	430b      	orrs	r3, r1
 80066a4:	4939      	ldr	r1, [pc, #228]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d167      	bne.n	8006780 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80066b0:	4b36      	ldr	r3, [pc, #216]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a35      	ldr	r2, [pc, #212]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066bc:	f7fd faf6 	bl	8003cac <HAL_GetTick>
 80066c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80066c2:	e009      	b.n	80066d8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80066c4:	f7fd faf2 	bl	8003cac <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d902      	bls.n	80066d8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	73fb      	strb	r3, [r7, #15]
        break;
 80066d6:	e005      	b.n	80066e4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80066d8:	4b2c      	ldr	r3, [pc, #176]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1ef      	bne.n	80066c4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80066e4:	7bfb      	ldrb	r3, [r7, #15]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d14a      	bne.n	8006780 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d111      	bne.n	8006714 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80066f0:	4b26      	ldr	r3, [pc, #152]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80066f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	6892      	ldr	r2, [r2, #8]
 8006700:	0211      	lsls	r1, r2, #8
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	68d2      	ldr	r2, [r2, #12]
 8006706:	0912      	lsrs	r2, r2, #4
 8006708:	0452      	lsls	r2, r2, #17
 800670a:	430a      	orrs	r2, r1
 800670c:	491f      	ldr	r1, [pc, #124]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800670e:	4313      	orrs	r3, r2
 8006710:	614b      	str	r3, [r1, #20]
 8006712:	e011      	b.n	8006738 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006714:	4b1d      	ldr	r3, [pc, #116]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800671c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6892      	ldr	r2, [r2, #8]
 8006724:	0211      	lsls	r1, r2, #8
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	6912      	ldr	r2, [r2, #16]
 800672a:	0852      	lsrs	r2, r2, #1
 800672c:	3a01      	subs	r2, #1
 800672e:	0652      	lsls	r2, r2, #25
 8006730:	430a      	orrs	r2, r1
 8006732:	4916      	ldr	r1, [pc, #88]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006734:	4313      	orrs	r3, r2
 8006736:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006738:	4b14      	ldr	r3, [pc, #80]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a13      	ldr	r2, [pc, #76]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800673e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006742:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006744:	f7fd fab2 	bl	8003cac <HAL_GetTick>
 8006748:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800674a:	e009      	b.n	8006760 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800674c:	f7fd faae 	bl	8003cac <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d902      	bls.n	8006760 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	73fb      	strb	r3, [r7, #15]
          break;
 800675e:	e005      	b.n	800676c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006760:	4b0a      	ldr	r3, [pc, #40]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d0ef      	beq.n	800674c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800676c:	7bfb      	ldrb	r3, [r7, #15]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d106      	bne.n	8006780 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006772:	4b06      	ldr	r3, [pc, #24]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006774:	695a      	ldr	r2, [r3, #20]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	4904      	ldr	r1, [pc, #16]	; (800678c <RCCEx_PLLSAI2_Config+0x1b8>)
 800677c:	4313      	orrs	r3, r2
 800677e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006780:	7bfb      	ldrb	r3, [r7, #15]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40021000 	.word	0x40021000

08006790 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e095      	b.n	80068ce <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d108      	bne.n	80067bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067b2:	d009      	beq.n	80067c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	61da      	str	r2, [r3, #28]
 80067ba:	e005      	b.n	80067c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d106      	bne.n	80067e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7fc ff84 	bl	80036f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006808:	d902      	bls.n	8006810 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	e002      	b.n	8006816 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006814:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800681e:	d007      	beq.n	8006830 <HAL_SPI_Init+0xa0>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006828:	d002      	beq.n	8006830 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006840:	431a      	orrs	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	431a      	orrs	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800685e:	431a      	orrs	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006872:	ea42 0103 	orr.w	r1, r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	0c1b      	lsrs	r3, r3, #16
 800688c:	f003 0204 	and.w	r2, r3, #4
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	f003 0310 	and.w	r3, r3, #16
 8006898:	431a      	orrs	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	431a      	orrs	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80068ac:	ea42 0103 	orr.w	r1, r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b08a      	sub	sp, #40	; 0x28
 80068da:	af00      	add	r7, sp, #0
 80068dc:	60f8      	str	r0, [r7, #12]
 80068de:	60b9      	str	r1, [r7, #8]
 80068e0:	607a      	str	r2, [r7, #4]
 80068e2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068e4:	2301      	movs	r3, #1
 80068e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d101      	bne.n	80068fc <HAL_SPI_TransmitReceive+0x26>
 80068f8:	2302      	movs	r3, #2
 80068fa:	e1fb      	b.n	8006cf4 <HAL_SPI_TransmitReceive+0x41e>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006904:	f7fd f9d2 	bl	8003cac <HAL_GetTick>
 8006908:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006910:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006918:	887b      	ldrh	r3, [r7, #2]
 800691a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800691c:	887b      	ldrh	r3, [r7, #2]
 800691e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006920:	7efb      	ldrb	r3, [r7, #27]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d00e      	beq.n	8006944 <HAL_SPI_TransmitReceive+0x6e>
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800692c:	d106      	bne.n	800693c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d102      	bne.n	800693c <HAL_SPI_TransmitReceive+0x66>
 8006936:	7efb      	ldrb	r3, [r7, #27]
 8006938:	2b04      	cmp	r3, #4
 800693a:	d003      	beq.n	8006944 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800693c:	2302      	movs	r3, #2
 800693e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006942:	e1cd      	b.n	8006ce0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_SPI_TransmitReceive+0x80>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d002      	beq.n	8006956 <HAL_SPI_TransmitReceive+0x80>
 8006950:	887b      	ldrh	r3, [r7, #2]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d103      	bne.n	800695e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800695c:	e1c0      	b.n	8006ce0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b04      	cmp	r3, #4
 8006968:	d003      	beq.n	8006972 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2205      	movs	r2, #5
 800696e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	887a      	ldrh	r2, [r7, #2]
 8006982:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	887a      	ldrh	r2, [r7, #2]
 800698a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	68ba      	ldr	r2, [r7, #8]
 8006992:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	887a      	ldrh	r2, [r7, #2]
 8006998:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	887a      	ldrh	r2, [r7, #2]
 800699e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069b4:	d802      	bhi.n	80069bc <HAL_SPI_TransmitReceive+0xe6>
 80069b6:	8a3b      	ldrh	r3, [r7, #16]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d908      	bls.n	80069ce <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069ca:	605a      	str	r2, [r3, #4]
 80069cc:	e007      	b.n	80069de <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069dc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069e8:	2b40      	cmp	r3, #64	; 0x40
 80069ea:	d007      	beq.n	80069fc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a04:	d97c      	bls.n	8006b00 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <HAL_SPI_TransmitReceive+0x13e>
 8006a0e:	8a7b      	ldrh	r3, [r7, #18]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d169      	bne.n	8006ae8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a18:	881a      	ldrh	r2, [r3, #0]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a24:	1c9a      	adds	r2, r3, #2
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	3b01      	subs	r3, #1
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a38:	e056      	b.n	8006ae8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d11b      	bne.n	8006a80 <HAL_SPI_TransmitReceive+0x1aa>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <HAL_SPI_TransmitReceive+0x1aa>
 8006a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d113      	bne.n	8006a80 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5c:	881a      	ldrh	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a68:	1c9a      	adds	r2, r3, #2
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 0301 	and.w	r3, r3, #1
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d11c      	bne.n	8006ac8 <HAL_SPI_TransmitReceive+0x1f2>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d016      	beq.n	8006ac8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68da      	ldr	r2, [r3, #12]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa4:	b292      	uxth	r2, r2
 8006aa6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aac:	1c9a      	adds	r2, r3, #2
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	3b01      	subs	r3, #1
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ac8:	f7fd f8f0 	bl	8003cac <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d807      	bhi.n	8006ae8 <HAL_SPI_TransmitReceive+0x212>
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ade:	d003      	beq.n	8006ae8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006ae6:	e0fb      	b.n	8006ce0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1a3      	bne.n	8006a3a <HAL_SPI_TransmitReceive+0x164>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d19d      	bne.n	8006a3a <HAL_SPI_TransmitReceive+0x164>
 8006afe:	e0df      	b.n	8006cc0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d003      	beq.n	8006b10 <HAL_SPI_TransmitReceive+0x23a>
 8006b08:	8a7b      	ldrh	r3, [r7, #18]
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	f040 80cb 	bne.w	8006ca6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d912      	bls.n	8006b40 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1e:	881a      	ldrh	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2a:	1c9a      	adds	r2, r3, #2
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	3b02      	subs	r3, #2
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b3e:	e0b2      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	330c      	adds	r3, #12
 8006b4a:	7812      	ldrb	r2, [r2, #0]
 8006b4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b66:	e09e      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d134      	bne.n	8006be0 <HAL_SPI_TransmitReceive+0x30a>
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d02f      	beq.n	8006be0 <HAL_SPI_TransmitReceive+0x30a>
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d12c      	bne.n	8006be0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d912      	bls.n	8006bb6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b94:	881a      	ldrh	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba0:	1c9a      	adds	r2, r3, #2
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	3b02      	subs	r3, #2
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bb4:	e012      	b.n	8006bdc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	330c      	adds	r3, #12
 8006bc0:	7812      	ldrb	r2, [r2, #0]
 8006bc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d148      	bne.n	8006c80 <HAL_SPI_TransmitReceive+0x3aa>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d042      	beq.n	8006c80 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d923      	bls.n	8006c4e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c10:	b292      	uxth	r2, r2
 8006c12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c18:	1c9a      	adds	r2, r3, #2
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3b02      	subs	r3, #2
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d81f      	bhi.n	8006c7c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c4a:	605a      	str	r2, [r3, #4]
 8006c4c:	e016      	b.n	8006c7c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f103 020c 	add.w	r2, r3, #12
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5a:	7812      	ldrb	r2, [r2, #0]
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	3b01      	subs	r3, #1
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c80:	f7fd f814 	bl	8003cac <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d803      	bhi.n	8006c98 <HAL_SPI_TransmitReceive+0x3c2>
 8006c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c96:	d102      	bne.n	8006c9e <HAL_SPI_TransmitReceive+0x3c8>
 8006c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d103      	bne.n	8006ca6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006ca4:	e01c      	b.n	8006ce0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f47f af5b 	bne.w	8006b68 <HAL_SPI_TransmitReceive+0x292>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f47f af54 	bne.w	8006b68 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cc0:	69fa      	ldr	r2, [r7, #28]
 8006cc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cc4:	68f8      	ldr	r0, [r7, #12]
 8006cc6:	f000 f937 	bl	8006f38 <SPI_EndRxTxTransaction>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d006      	beq.n	8006cde <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	661a      	str	r2, [r3, #96]	; 0x60
 8006cdc:	e000      	b.n	8006ce0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006cde:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3728      	adds	r7, #40	; 0x28
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b088      	sub	sp, #32
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	603b      	str	r3, [r7, #0]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d0c:	f7fc ffce 	bl	8003cac <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d14:	1a9b      	subs	r3, r3, r2
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	4413      	add	r3, r2
 8006d1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d1c:	f7fc ffc6 	bl	8003cac <HAL_GetTick>
 8006d20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d22:	4b39      	ldr	r3, [pc, #228]	; (8006e08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	015b      	lsls	r3, r3, #5
 8006d28:	0d1b      	lsrs	r3, r3, #20
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	fb02 f303 	mul.w	r3, r2, r3
 8006d30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d32:	e054      	b.n	8006dde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d3a:	d050      	beq.n	8006dde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d3c:	f7fc ffb6 	bl	8003cac <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	69fa      	ldr	r2, [r7, #28]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d902      	bls.n	8006d52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d13d      	bne.n	8006dce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d6a:	d111      	bne.n	8006d90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d74:	d004      	beq.n	8006d80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d7e:	d107      	bne.n	8006d90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d98:	d10f      	bne.n	8006dba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006da8:	601a      	str	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006db8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e017      	b.n	8006dfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	689a      	ldr	r2, [r3, #8]
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	4013      	ands	r3, r2
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	bf0c      	ite	eq
 8006dee:	2301      	moveq	r3, #1
 8006df0:	2300      	movne	r3, #0
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	461a      	mov	r2, r3
 8006df6:	79fb      	ldrb	r3, [r7, #7]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d19b      	bne.n	8006d34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3720      	adds	r7, #32
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20000000 	.word	0x20000000

08006e0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b08a      	sub	sp, #40	; 0x28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006e1e:	f7fc ff45 	bl	8003cac <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e26:	1a9b      	subs	r3, r3, r2
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006e2e:	f7fc ff3d 	bl	8003cac <HAL_GetTick>
 8006e32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	330c      	adds	r3, #12
 8006e3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e3c:	4b3d      	ldr	r3, [pc, #244]	; (8006f34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	4613      	mov	r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	4413      	add	r3, r2
 8006e46:	00da      	lsls	r2, r3, #3
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	0d1b      	lsrs	r3, r3, #20
 8006e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e4e:	fb02 f303 	mul.w	r3, r2, r3
 8006e52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e54:	e060      	b.n	8006f18 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006e5c:	d107      	bne.n	8006e6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d104      	bne.n	8006e6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006e6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d050      	beq.n	8006f18 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e76:	f7fc ff19 	bl	8003cac <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d902      	bls.n	8006e8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d13d      	bne.n	8006f08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685a      	ldr	r2, [r3, #4]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ea4:	d111      	bne.n	8006eca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eae:	d004      	beq.n	8006eba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb8:	d107      	bne.n	8006eca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ece:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed2:	d10f      	bne.n	8006ef4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ef2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e010      	b.n	8006f2a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d101      	bne.n	8006f12 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689a      	ldr	r2, [r3, #8]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	4013      	ands	r3, r2
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d196      	bne.n	8006e56 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3728      	adds	r7, #40	; 0x28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	20000000 	.word	0x20000000

08006f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f7ff ff5b 	bl	8006e0c <SPI_WaitFifoStateUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d007      	beq.n	8006f6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f60:	f043 0220 	orr.w	r2, r3, #32
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e027      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	2180      	movs	r1, #128	; 0x80
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f7ff fec0 	bl	8006cfc <SPI_WaitFlagStateUntilTimeout>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d007      	beq.n	8006f92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f86:	f043 0220 	orr.w	r2, r3, #32
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e014      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f7ff ff34 	bl	8006e0c <SPI_WaitFifoStateUntilTimeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d007      	beq.n	8006fba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fae:	f043 0220 	orr.w	r2, r3, #32
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e000      	b.n	8006fbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d101      	bne.n	8006fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e049      	b.n	800706a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d106      	bne.n	8006ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fc fbe8 	bl	80037c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	3304      	adds	r3, #4
 8007000:	4619      	mov	r1, r3
 8007002:	4610      	mov	r0, r2
 8007004:	f000 fd1e 	bl	8007a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b01      	cmp	r3, #1
 8007086:	d001      	beq.n	800708c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e047      	b.n	800711c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a23      	ldr	r2, [pc, #140]	; (8007128 <HAL_TIM_Base_Start+0xb4>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d01d      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a6:	d018      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a1f      	ldr	r2, [pc, #124]	; (800712c <HAL_TIM_Base_Start+0xb8>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d013      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a1e      	ldr	r2, [pc, #120]	; (8007130 <HAL_TIM_Base_Start+0xbc>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d00e      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a1c      	ldr	r2, [pc, #112]	; (8007134 <HAL_TIM_Base_Start+0xc0>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d009      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a1b      	ldr	r2, [pc, #108]	; (8007138 <HAL_TIM_Base_Start+0xc4>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d004      	beq.n	80070da <HAL_TIM_Base_Start+0x66>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a19      	ldr	r2, [pc, #100]	; (800713c <HAL_TIM_Base_Start+0xc8>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d115      	bne.n	8007106 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	4b17      	ldr	r3, [pc, #92]	; (8007140 <HAL_TIM_Base_Start+0xcc>)
 80070e2:	4013      	ands	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b06      	cmp	r3, #6
 80070ea:	d015      	beq.n	8007118 <HAL_TIM_Base_Start+0xa4>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070f2:	d011      	beq.n	8007118 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0201 	orr.w	r2, r2, #1
 8007102:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007104:	e008      	b.n	8007118 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 0201 	orr.w	r2, r2, #1
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	e000      	b.n	800711a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007118:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800711a:	2300      	movs	r3, #0
}
 800711c:	4618      	mov	r0, r3
 800711e:	3714      	adds	r7, #20
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	40012c00 	.word	0x40012c00
 800712c:	40000400 	.word	0x40000400
 8007130:	40000800 	.word	0x40000800
 8007134:	40000c00 	.word	0x40000c00
 8007138:	40013400 	.word	0x40013400
 800713c:	40014000 	.word	0x40014000
 8007140:	00010007 	.word	0x00010007

08007144 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6a1a      	ldr	r2, [r3, #32]
 8007152:	f241 1311 	movw	r3, #4369	; 0x1111
 8007156:	4013      	ands	r3, r2
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10f      	bne.n	800717c <HAL_TIM_Base_Stop+0x38>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6a1a      	ldr	r2, [r3, #32]
 8007162:	f240 4344 	movw	r3, #1092	; 0x444
 8007166:	4013      	ands	r3, r2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d107      	bne.n	800717c <HAL_TIM_Base_Stop+0x38>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f022 0201 	bic.w	r2, r2, #1
 800717a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	370c      	adds	r7, #12
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr

08007192 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b082      	sub	sp, #8
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d101      	bne.n	80071a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e049      	b.n	8007238 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d106      	bne.n	80071be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f7fc fadb 	bl	8003774 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2202      	movs	r2, #2
 80071c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	3304      	adds	r3, #4
 80071ce:	4619      	mov	r1, r3
 80071d0:	4610      	mov	r0, r2
 80071d2:	f000 fc37 	bl	8007a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d109      	bne.n	8007264 <HAL_TIM_PWM_Start+0x24>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b01      	cmp	r3, #1
 800725a:	bf14      	ite	ne
 800725c:	2301      	movne	r3, #1
 800725e:	2300      	moveq	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	e03c      	b.n	80072de <HAL_TIM_PWM_Start+0x9e>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b04      	cmp	r3, #4
 8007268:	d109      	bne.n	800727e <HAL_TIM_PWM_Start+0x3e>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b01      	cmp	r3, #1
 8007274:	bf14      	ite	ne
 8007276:	2301      	movne	r3, #1
 8007278:	2300      	moveq	r3, #0
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e02f      	b.n	80072de <HAL_TIM_PWM_Start+0x9e>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b08      	cmp	r3, #8
 8007282:	d109      	bne.n	8007298 <HAL_TIM_PWM_Start+0x58>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b01      	cmp	r3, #1
 800728e:	bf14      	ite	ne
 8007290:	2301      	movne	r3, #1
 8007292:	2300      	moveq	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	e022      	b.n	80072de <HAL_TIM_PWM_Start+0x9e>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	2b0c      	cmp	r3, #12
 800729c:	d109      	bne.n	80072b2 <HAL_TIM_PWM_Start+0x72>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	bf14      	ite	ne
 80072aa:	2301      	movne	r3, #1
 80072ac:	2300      	moveq	r3, #0
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	e015      	b.n	80072de <HAL_TIM_PWM_Start+0x9e>
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b10      	cmp	r3, #16
 80072b6:	d109      	bne.n	80072cc <HAL_TIM_PWM_Start+0x8c>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	bf14      	ite	ne
 80072c4:	2301      	movne	r3, #1
 80072c6:	2300      	moveq	r3, #0
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	e008      	b.n	80072de <HAL_TIM_PWM_Start+0x9e>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	bf14      	ite	ne
 80072d8:	2301      	movne	r3, #1
 80072da:	2300      	moveq	r3, #0
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e09c      	b.n	8007420 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d104      	bne.n	80072f6 <HAL_TIM_PWM_Start+0xb6>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072f4:	e023      	b.n	800733e <HAL_TIM_PWM_Start+0xfe>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b04      	cmp	r3, #4
 80072fa:	d104      	bne.n	8007306 <HAL_TIM_PWM_Start+0xc6>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2202      	movs	r2, #2
 8007300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007304:	e01b      	b.n	800733e <HAL_TIM_PWM_Start+0xfe>
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b08      	cmp	r3, #8
 800730a:	d104      	bne.n	8007316 <HAL_TIM_PWM_Start+0xd6>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007314:	e013      	b.n	800733e <HAL_TIM_PWM_Start+0xfe>
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b0c      	cmp	r3, #12
 800731a:	d104      	bne.n	8007326 <HAL_TIM_PWM_Start+0xe6>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007324:	e00b      	b.n	800733e <HAL_TIM_PWM_Start+0xfe>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b10      	cmp	r3, #16
 800732a:	d104      	bne.n	8007336 <HAL_TIM_PWM_Start+0xf6>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007334:	e003      	b.n	800733e <HAL_TIM_PWM_Start+0xfe>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2202      	movs	r2, #2
 800733a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2201      	movs	r2, #1
 8007344:	6839      	ldr	r1, [r7, #0]
 8007346:	4618      	mov	r0, r3
 8007348:	f000 feec 	bl	8008124 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a35      	ldr	r2, [pc, #212]	; (8007428 <HAL_TIM_PWM_Start+0x1e8>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d013      	beq.n	800737e <HAL_TIM_PWM_Start+0x13e>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a34      	ldr	r2, [pc, #208]	; (800742c <HAL_TIM_PWM_Start+0x1ec>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00e      	beq.n	800737e <HAL_TIM_PWM_Start+0x13e>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a32      	ldr	r2, [pc, #200]	; (8007430 <HAL_TIM_PWM_Start+0x1f0>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d009      	beq.n	800737e <HAL_TIM_PWM_Start+0x13e>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a31      	ldr	r2, [pc, #196]	; (8007434 <HAL_TIM_PWM_Start+0x1f4>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d004      	beq.n	800737e <HAL_TIM_PWM_Start+0x13e>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a2f      	ldr	r2, [pc, #188]	; (8007438 <HAL_TIM_PWM_Start+0x1f8>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d101      	bne.n	8007382 <HAL_TIM_PWM_Start+0x142>
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <HAL_TIM_PWM_Start+0x144>
 8007382:	2300      	movs	r3, #0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d007      	beq.n	8007398 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007396:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a22      	ldr	r2, [pc, #136]	; (8007428 <HAL_TIM_PWM_Start+0x1e8>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d01d      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073aa:	d018      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a22      	ldr	r2, [pc, #136]	; (800743c <HAL_TIM_PWM_Start+0x1fc>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d013      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a21      	ldr	r2, [pc, #132]	; (8007440 <HAL_TIM_PWM_Start+0x200>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d00e      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a1f      	ldr	r2, [pc, #124]	; (8007444 <HAL_TIM_PWM_Start+0x204>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d009      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a17      	ldr	r2, [pc, #92]	; (800742c <HAL_TIM_PWM_Start+0x1ec>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d004      	beq.n	80073de <HAL_TIM_PWM_Start+0x19e>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a15      	ldr	r2, [pc, #84]	; (8007430 <HAL_TIM_PWM_Start+0x1f0>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d115      	bne.n	800740a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689a      	ldr	r2, [r3, #8]
 80073e4:	4b18      	ldr	r3, [pc, #96]	; (8007448 <HAL_TIM_PWM_Start+0x208>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2b06      	cmp	r3, #6
 80073ee:	d015      	beq.n	800741c <HAL_TIM_PWM_Start+0x1dc>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073f6:	d011      	beq.n	800741c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007408:	e008      	b.n	800741c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f042 0201 	orr.w	r2, r2, #1
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	e000      	b.n	800741e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800741c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40012c00 	.word	0x40012c00
 800742c:	40013400 	.word	0x40013400
 8007430:	40014000 	.word	0x40014000
 8007434:	40014400 	.word	0x40014400
 8007438:	40014800 	.word	0x40014800
 800743c:	40000400 	.word	0x40000400
 8007440:	40000800 	.word	0x40000800
 8007444:	40000c00 	.word	0x40000c00
 8007448:	00010007 	.word	0x00010007

0800744c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2200      	movs	r2, #0
 800745c:	6839      	ldr	r1, [r7, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fe60 	bl	8008124 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a3e      	ldr	r2, [pc, #248]	; (8007564 <HAL_TIM_PWM_Stop+0x118>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d013      	beq.n	8007496 <HAL_TIM_PWM_Stop+0x4a>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a3d      	ldr	r2, [pc, #244]	; (8007568 <HAL_TIM_PWM_Stop+0x11c>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d00e      	beq.n	8007496 <HAL_TIM_PWM_Stop+0x4a>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a3b      	ldr	r2, [pc, #236]	; (800756c <HAL_TIM_PWM_Stop+0x120>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d009      	beq.n	8007496 <HAL_TIM_PWM_Stop+0x4a>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a3a      	ldr	r2, [pc, #232]	; (8007570 <HAL_TIM_PWM_Stop+0x124>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d004      	beq.n	8007496 <HAL_TIM_PWM_Stop+0x4a>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a38      	ldr	r2, [pc, #224]	; (8007574 <HAL_TIM_PWM_Stop+0x128>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d101      	bne.n	800749a <HAL_TIM_PWM_Stop+0x4e>
 8007496:	2301      	movs	r3, #1
 8007498:	e000      	b.n	800749c <HAL_TIM_PWM_Stop+0x50>
 800749a:	2300      	movs	r3, #0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d017      	beq.n	80074d0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6a1a      	ldr	r2, [r3, #32]
 80074a6:	f241 1311 	movw	r3, #4369	; 0x1111
 80074aa:	4013      	ands	r3, r2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10f      	bne.n	80074d0 <HAL_TIM_PWM_Stop+0x84>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6a1a      	ldr	r2, [r3, #32]
 80074b6:	f240 4344 	movw	r3, #1092	; 0x444
 80074ba:	4013      	ands	r3, r2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d107      	bne.n	80074d0 <HAL_TIM_PWM_Stop+0x84>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80074ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6a1a      	ldr	r2, [r3, #32]
 80074d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80074da:	4013      	ands	r3, r2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10f      	bne.n	8007500 <HAL_TIM_PWM_Stop+0xb4>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	6a1a      	ldr	r2, [r3, #32]
 80074e6:	f240 4344 	movw	r3, #1092	; 0x444
 80074ea:	4013      	ands	r3, r2
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d107      	bne.n	8007500 <HAL_TIM_PWM_Stop+0xb4>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0201 	bic.w	r2, r2, #1
 80074fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d104      	bne.n	8007510 <HAL_TIM_PWM_Stop+0xc4>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800750e:	e023      	b.n	8007558 <HAL_TIM_PWM_Stop+0x10c>
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2b04      	cmp	r3, #4
 8007514:	d104      	bne.n	8007520 <HAL_TIM_PWM_Stop+0xd4>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800751e:	e01b      	b.n	8007558 <HAL_TIM_PWM_Stop+0x10c>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b08      	cmp	r3, #8
 8007524:	d104      	bne.n	8007530 <HAL_TIM_PWM_Stop+0xe4>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800752e:	e013      	b.n	8007558 <HAL_TIM_PWM_Stop+0x10c>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2b0c      	cmp	r3, #12
 8007534:	d104      	bne.n	8007540 <HAL_TIM_PWM_Stop+0xf4>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800753e:	e00b      	b.n	8007558 <HAL_TIM_PWM_Stop+0x10c>
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	2b10      	cmp	r3, #16
 8007544:	d104      	bne.n	8007550 <HAL_TIM_PWM_Stop+0x104>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800754e:	e003      	b.n	8007558 <HAL_TIM_PWM_Stop+0x10c>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	40012c00 	.word	0x40012c00
 8007568:	40013400 	.word	0x40013400
 800756c:	40014000 	.word	0x40014000
 8007570:	40014400 	.word	0x40014400
 8007574:	40014800 	.word	0x40014800

08007578 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	f003 0302 	and.w	r3, r3, #2
 800758a:	2b02      	cmp	r3, #2
 800758c:	d122      	bne.n	80075d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	f003 0302 	and.w	r3, r3, #2
 8007598:	2b02      	cmp	r3, #2
 800759a:	d11b      	bne.n	80075d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f06f 0202 	mvn.w	r2, #2
 80075a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2201      	movs	r2, #1
 80075aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	f003 0303 	and.w	r3, r3, #3
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d003      	beq.n	80075c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 fa24 	bl	8007a08 <HAL_TIM_IC_CaptureCallback>
 80075c0:	e005      	b.n	80075ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fa16 	bl	80079f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fa27 	bl	8007a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	f003 0304 	and.w	r3, r3, #4
 80075de:	2b04      	cmp	r3, #4
 80075e0:	d122      	bne.n	8007628 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f003 0304 	and.w	r3, r3, #4
 80075ec:	2b04      	cmp	r3, #4
 80075ee:	d11b      	bne.n	8007628 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f06f 0204 	mvn.w	r2, #4
 80075f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2202      	movs	r2, #2
 80075fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800760a:	2b00      	cmp	r3, #0
 800760c:	d003      	beq.n	8007616 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f9fa 	bl	8007a08 <HAL_TIM_IC_CaptureCallback>
 8007614:	e005      	b.n	8007622 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 f9ec 	bl	80079f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f9fd 	bl	8007a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	f003 0308 	and.w	r3, r3, #8
 8007632:	2b08      	cmp	r3, #8
 8007634:	d122      	bne.n	800767c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	f003 0308 	and.w	r3, r3, #8
 8007640:	2b08      	cmp	r3, #8
 8007642:	d11b      	bne.n	800767c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f06f 0208 	mvn.w	r2, #8
 800764c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2204      	movs	r2, #4
 8007652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	69db      	ldr	r3, [r3, #28]
 800765a:	f003 0303 	and.w	r3, r3, #3
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 f9d0 	bl	8007a08 <HAL_TIM_IC_CaptureCallback>
 8007668:	e005      	b.n	8007676 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f9c2 	bl	80079f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 f9d3 	bl	8007a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	f003 0310 	and.w	r3, r3, #16
 8007686:	2b10      	cmp	r3, #16
 8007688:	d122      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f003 0310 	and.w	r3, r3, #16
 8007694:	2b10      	cmp	r3, #16
 8007696:	d11b      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f06f 0210 	mvn.w	r2, #16
 80076a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2208      	movs	r2, #8
 80076a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f9a6 	bl	8007a08 <HAL_TIM_IC_CaptureCallback>
 80076bc:	e005      	b.n	80076ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f998 	bl	80079f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 f9a9 	bl	8007a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d10e      	bne.n	80076fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d107      	bne.n	80076fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f06f 0201 	mvn.w	r2, #1
 80076f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f972 	bl	80079e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007706:	2b80      	cmp	r3, #128	; 0x80
 8007708:	d10e      	bne.n	8007728 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007714:	2b80      	cmp	r3, #128	; 0x80
 8007716:	d107      	bne.n	8007728 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 fdb6 	bl	8008294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007732:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007736:	d10e      	bne.n	8007756 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007742:	2b80      	cmp	r3, #128	; 0x80
 8007744:	d107      	bne.n	8007756 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800774e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 fda9 	bl	80082a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007760:	2b40      	cmp	r3, #64	; 0x40
 8007762:	d10e      	bne.n	8007782 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776e:	2b40      	cmp	r3, #64	; 0x40
 8007770:	d107      	bne.n	8007782 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800777a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 f957 	bl	8007a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	f003 0320 	and.w	r3, r3, #32
 800778c:	2b20      	cmp	r3, #32
 800778e:	d10e      	bne.n	80077ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68db      	ldr	r3, [r3, #12]
 8007796:	f003 0320 	and.w	r3, r3, #32
 800779a:	2b20      	cmp	r3, #32
 800779c:	d107      	bne.n	80077ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f06f 0220 	mvn.w	r2, #32
 80077a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 fd69 	bl	8008280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077ae:	bf00      	nop
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d101      	bne.n	80077d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077d2:	2302      	movs	r3, #2
 80077d4:	e0ff      	b.n	80079d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b14      	cmp	r3, #20
 80077e2:	f200 80f0 	bhi.w	80079c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80077e6:	a201      	add	r2, pc, #4	; (adr r2, 80077ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80077e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ec:	08007841 	.word	0x08007841
 80077f0:	080079c7 	.word	0x080079c7
 80077f4:	080079c7 	.word	0x080079c7
 80077f8:	080079c7 	.word	0x080079c7
 80077fc:	08007881 	.word	0x08007881
 8007800:	080079c7 	.word	0x080079c7
 8007804:	080079c7 	.word	0x080079c7
 8007808:	080079c7 	.word	0x080079c7
 800780c:	080078c3 	.word	0x080078c3
 8007810:	080079c7 	.word	0x080079c7
 8007814:	080079c7 	.word	0x080079c7
 8007818:	080079c7 	.word	0x080079c7
 800781c:	08007903 	.word	0x08007903
 8007820:	080079c7 	.word	0x080079c7
 8007824:	080079c7 	.word	0x080079c7
 8007828:	080079c7 	.word	0x080079c7
 800782c:	08007945 	.word	0x08007945
 8007830:	080079c7 	.word	0x080079c7
 8007834:	080079c7 	.word	0x080079c7
 8007838:	080079c7 	.word	0x080079c7
 800783c:	08007985 	.word	0x08007985
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68b9      	ldr	r1, [r7, #8]
 8007846:	4618      	mov	r0, r3
 8007848:	f000 f996 	bl	8007b78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	699a      	ldr	r2, [r3, #24]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 0208 	orr.w	r2, r2, #8
 800785a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699a      	ldr	r2, [r3, #24]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f022 0204 	bic.w	r2, r2, #4
 800786a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6999      	ldr	r1, [r3, #24]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	619a      	str	r2, [r3, #24]
      break;
 800787e:	e0a5      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	4618      	mov	r0, r3
 8007888:	f000 fa06 	bl	8007c98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699a      	ldr	r2, [r3, #24]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800789a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6999      	ldr	r1, [r3, #24]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	021a      	lsls	r2, r3, #8
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	619a      	str	r2, [r3, #24]
      break;
 80078c0:	e084      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68b9      	ldr	r1, [r7, #8]
 80078c8:	4618      	mov	r0, r3
 80078ca:	f000 fa6f 	bl	8007dac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f042 0208 	orr.w	r2, r2, #8
 80078dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69da      	ldr	r2, [r3, #28]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f022 0204 	bic.w	r2, r2, #4
 80078ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	69d9      	ldr	r1, [r3, #28]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	691a      	ldr	r2, [r3, #16]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	430a      	orrs	r2, r1
 80078fe:	61da      	str	r2, [r3, #28]
      break;
 8007900:	e064      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68b9      	ldr	r1, [r7, #8]
 8007908:	4618      	mov	r0, r3
 800790a:	f000 fad7 	bl	8007ebc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69da      	ldr	r2, [r3, #28]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800791c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69da      	ldr	r2, [r3, #28]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800792c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	69d9      	ldr	r1, [r3, #28]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	021a      	lsls	r2, r3, #8
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	61da      	str	r2, [r3, #28]
      break;
 8007942:	e043      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68b9      	ldr	r1, [r7, #8]
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fb20 	bl	8007f90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f042 0208 	orr.w	r2, r2, #8
 800795e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f022 0204 	bic.w	r2, r2, #4
 800796e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	691a      	ldr	r2, [r3, #16]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007982:	e023      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68b9      	ldr	r1, [r7, #8]
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fb64 	bl	8008058 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800799e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	021a      	lsls	r2, r3, #8
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80079c4:	e002      	b.n	80079cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	75fb      	strb	r3, [r7, #23]
      break;
 80079ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3718      	adds	r7, #24
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}
 80079de:	bf00      	nop

080079e0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a40      	ldr	r2, [pc, #256]	; (8007b58 <TIM_Base_SetConfig+0x114>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d013      	beq.n	8007a84 <TIM_Base_SetConfig+0x40>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a62:	d00f      	beq.n	8007a84 <TIM_Base_SetConfig+0x40>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a3d      	ldr	r2, [pc, #244]	; (8007b5c <TIM_Base_SetConfig+0x118>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d00b      	beq.n	8007a84 <TIM_Base_SetConfig+0x40>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a3c      	ldr	r2, [pc, #240]	; (8007b60 <TIM_Base_SetConfig+0x11c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d007      	beq.n	8007a84 <TIM_Base_SetConfig+0x40>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a3b      	ldr	r2, [pc, #236]	; (8007b64 <TIM_Base_SetConfig+0x120>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d003      	beq.n	8007a84 <TIM_Base_SetConfig+0x40>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a3a      	ldr	r2, [pc, #232]	; (8007b68 <TIM_Base_SetConfig+0x124>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d108      	bne.n	8007a96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a2f      	ldr	r2, [pc, #188]	; (8007b58 <TIM_Base_SetConfig+0x114>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d01f      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aa4:	d01b      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a2c      	ldr	r2, [pc, #176]	; (8007b5c <TIM_Base_SetConfig+0x118>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d017      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a2b      	ldr	r2, [pc, #172]	; (8007b60 <TIM_Base_SetConfig+0x11c>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d013      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a2a      	ldr	r2, [pc, #168]	; (8007b64 <TIM_Base_SetConfig+0x120>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d00f      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a29      	ldr	r2, [pc, #164]	; (8007b68 <TIM_Base_SetConfig+0x124>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d00b      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a28      	ldr	r2, [pc, #160]	; (8007b6c <TIM_Base_SetConfig+0x128>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d007      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a27      	ldr	r2, [pc, #156]	; (8007b70 <TIM_Base_SetConfig+0x12c>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d003      	beq.n	8007ade <TIM_Base_SetConfig+0x9a>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a26      	ldr	r2, [pc, #152]	; (8007b74 <TIM_Base_SetConfig+0x130>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d108      	bne.n	8007af0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68fa      	ldr	r2, [r7, #12]
 8007b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	689a      	ldr	r2, [r3, #8]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a10      	ldr	r2, [pc, #64]	; (8007b58 <TIM_Base_SetConfig+0x114>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00f      	beq.n	8007b3c <TIM_Base_SetConfig+0xf8>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a12      	ldr	r2, [pc, #72]	; (8007b68 <TIM_Base_SetConfig+0x124>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d00b      	beq.n	8007b3c <TIM_Base_SetConfig+0xf8>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a11      	ldr	r2, [pc, #68]	; (8007b6c <TIM_Base_SetConfig+0x128>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d007      	beq.n	8007b3c <TIM_Base_SetConfig+0xf8>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a10      	ldr	r2, [pc, #64]	; (8007b70 <TIM_Base_SetConfig+0x12c>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d003      	beq.n	8007b3c <TIM_Base_SetConfig+0xf8>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a0f      	ldr	r2, [pc, #60]	; (8007b74 <TIM_Base_SetConfig+0x130>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d103      	bne.n	8007b44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	691a      	ldr	r2, [r3, #16]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	615a      	str	r2, [r3, #20]
}
 8007b4a:	bf00      	nop
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	40012c00 	.word	0x40012c00
 8007b5c:	40000400 	.word	0x40000400
 8007b60:	40000800 	.word	0x40000800
 8007b64:	40000c00 	.word	0x40000c00
 8007b68:	40013400 	.word	0x40013400
 8007b6c:	40014000 	.word	0x40014000
 8007b70:	40014400 	.word	0x40014400
 8007b74:	40014800 	.word	0x40014800

08007b78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	f023 0201 	bic.w	r2, r3, #1
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0303 	bic.w	r3, r3, #3
 8007bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f023 0302 	bic.w	r3, r3, #2
 8007bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	697a      	ldr	r2, [r7, #20]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a2c      	ldr	r2, [pc, #176]	; (8007c84 <TIM_OC1_SetConfig+0x10c>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d00f      	beq.n	8007bf8 <TIM_OC1_SetConfig+0x80>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a2b      	ldr	r2, [pc, #172]	; (8007c88 <TIM_OC1_SetConfig+0x110>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d00b      	beq.n	8007bf8 <TIM_OC1_SetConfig+0x80>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a2a      	ldr	r2, [pc, #168]	; (8007c8c <TIM_OC1_SetConfig+0x114>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d007      	beq.n	8007bf8 <TIM_OC1_SetConfig+0x80>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a29      	ldr	r2, [pc, #164]	; (8007c90 <TIM_OC1_SetConfig+0x118>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d003      	beq.n	8007bf8 <TIM_OC1_SetConfig+0x80>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a28      	ldr	r2, [pc, #160]	; (8007c94 <TIM_OC1_SetConfig+0x11c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d10c      	bne.n	8007c12 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	f023 0308 	bic.w	r3, r3, #8
 8007bfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f023 0304 	bic.w	r3, r3, #4
 8007c10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a1b      	ldr	r2, [pc, #108]	; (8007c84 <TIM_OC1_SetConfig+0x10c>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d00f      	beq.n	8007c3a <TIM_OC1_SetConfig+0xc2>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a1a      	ldr	r2, [pc, #104]	; (8007c88 <TIM_OC1_SetConfig+0x110>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d00b      	beq.n	8007c3a <TIM_OC1_SetConfig+0xc2>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a19      	ldr	r2, [pc, #100]	; (8007c8c <TIM_OC1_SetConfig+0x114>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d007      	beq.n	8007c3a <TIM_OC1_SetConfig+0xc2>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a18      	ldr	r2, [pc, #96]	; (8007c90 <TIM_OC1_SetConfig+0x118>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d003      	beq.n	8007c3a <TIM_OC1_SetConfig+0xc2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a17      	ldr	r2, [pc, #92]	; (8007c94 <TIM_OC1_SetConfig+0x11c>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d111      	bne.n	8007c5e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	699b      	ldr	r3, [r3, #24]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	621a      	str	r2, [r3, #32]
}
 8007c78:	bf00      	nop
 8007c7a:	371c      	adds	r7, #28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	40012c00 	.word	0x40012c00
 8007c88:	40013400 	.word	0x40013400
 8007c8c:	40014000 	.word	0x40014000
 8007c90:	40014400 	.word	0x40014400
 8007c94:	40014800 	.word	0x40014800

08007c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b087      	sub	sp, #28
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	f023 0210 	bic.w	r2, r3, #16
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	021b      	lsls	r3, r3, #8
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f023 0320 	bic.w	r3, r3, #32
 8007ce6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	011b      	lsls	r3, r3, #4
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a28      	ldr	r2, [pc, #160]	; (8007d98 <TIM_OC2_SetConfig+0x100>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d003      	beq.n	8007d04 <TIM_OC2_SetConfig+0x6c>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a27      	ldr	r2, [pc, #156]	; (8007d9c <TIM_OC2_SetConfig+0x104>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d10d      	bne.n	8007d20 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	011b      	lsls	r3, r3, #4
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	4a1d      	ldr	r2, [pc, #116]	; (8007d98 <TIM_OC2_SetConfig+0x100>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d00f      	beq.n	8007d48 <TIM_OC2_SetConfig+0xb0>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a1c      	ldr	r2, [pc, #112]	; (8007d9c <TIM_OC2_SetConfig+0x104>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00b      	beq.n	8007d48 <TIM_OC2_SetConfig+0xb0>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4a1b      	ldr	r2, [pc, #108]	; (8007da0 <TIM_OC2_SetConfig+0x108>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d007      	beq.n	8007d48 <TIM_OC2_SetConfig+0xb0>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a1a      	ldr	r2, [pc, #104]	; (8007da4 <TIM_OC2_SetConfig+0x10c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d003      	beq.n	8007d48 <TIM_OC2_SetConfig+0xb0>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a19      	ldr	r2, [pc, #100]	; (8007da8 <TIM_OC2_SetConfig+0x110>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d113      	bne.n	8007d70 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	695b      	ldr	r3, [r3, #20]
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	699b      	ldr	r3, [r3, #24]
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	621a      	str	r2, [r3, #32]
}
 8007d8a:	bf00      	nop
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	40012c00 	.word	0x40012c00
 8007d9c:	40013400 	.word	0x40013400
 8007da0:	40014000 	.word	0x40014000
 8007da4:	40014400 	.word	0x40014400
 8007da8:	40014800 	.word	0x40014800

08007dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b087      	sub	sp, #28
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a1b      	ldr	r3, [r3, #32]
 8007dba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f023 0303 	bic.w	r3, r3, #3
 8007de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	021b      	lsls	r3, r3, #8
 8007e00:	697a      	ldr	r2, [r7, #20]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a27      	ldr	r2, [pc, #156]	; (8007ea8 <TIM_OC3_SetConfig+0xfc>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d003      	beq.n	8007e16 <TIM_OC3_SetConfig+0x6a>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a26      	ldr	r2, [pc, #152]	; (8007eac <TIM_OC3_SetConfig+0x100>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d10d      	bne.n	8007e32 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	021b      	lsls	r3, r3, #8
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a1c      	ldr	r2, [pc, #112]	; (8007ea8 <TIM_OC3_SetConfig+0xfc>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d00f      	beq.n	8007e5a <TIM_OC3_SetConfig+0xae>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a1b      	ldr	r2, [pc, #108]	; (8007eac <TIM_OC3_SetConfig+0x100>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d00b      	beq.n	8007e5a <TIM_OC3_SetConfig+0xae>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4a1a      	ldr	r2, [pc, #104]	; (8007eb0 <TIM_OC3_SetConfig+0x104>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d007      	beq.n	8007e5a <TIM_OC3_SetConfig+0xae>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a19      	ldr	r2, [pc, #100]	; (8007eb4 <TIM_OC3_SetConfig+0x108>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d003      	beq.n	8007e5a <TIM_OC3_SetConfig+0xae>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a18      	ldr	r2, [pc, #96]	; (8007eb8 <TIM_OC3_SetConfig+0x10c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d113      	bne.n	8007e82 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	011b      	lsls	r3, r3, #4
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	011b      	lsls	r3, r3, #4
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	621a      	str	r2, [r3, #32]
}
 8007e9c:	bf00      	nop
 8007e9e:	371c      	adds	r7, #28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	40012c00 	.word	0x40012c00
 8007eac:	40013400 	.word	0x40013400
 8007eb0:	40014000 	.word	0x40014000
 8007eb4:	40014400 	.word	0x40014400
 8007eb8:	40014800 	.word	0x40014800

08007ebc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b087      	sub	sp, #28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a1b      	ldr	r3, [r3, #32]
 8007ed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	69db      	ldr	r3, [r3, #28]
 8007ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ef6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	021b      	lsls	r3, r3, #8
 8007efe:	68fa      	ldr	r2, [r7, #12]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	031b      	lsls	r3, r3, #12
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a18      	ldr	r2, [pc, #96]	; (8007f7c <TIM_OC4_SetConfig+0xc0>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d00f      	beq.n	8007f40 <TIM_OC4_SetConfig+0x84>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	4a17      	ldr	r2, [pc, #92]	; (8007f80 <TIM_OC4_SetConfig+0xc4>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d00b      	beq.n	8007f40 <TIM_OC4_SetConfig+0x84>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4a16      	ldr	r2, [pc, #88]	; (8007f84 <TIM_OC4_SetConfig+0xc8>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d007      	beq.n	8007f40 <TIM_OC4_SetConfig+0x84>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4a15      	ldr	r2, [pc, #84]	; (8007f88 <TIM_OC4_SetConfig+0xcc>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d003      	beq.n	8007f40 <TIM_OC4_SetConfig+0x84>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a14      	ldr	r2, [pc, #80]	; (8007f8c <TIM_OC4_SetConfig+0xd0>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d109      	bne.n	8007f54 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	695b      	ldr	r3, [r3, #20]
 8007f4c:	019b      	lsls	r3, r3, #6
 8007f4e:	697a      	ldr	r2, [r7, #20]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	685a      	ldr	r2, [r3, #4]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	621a      	str	r2, [r3, #32]
}
 8007f6e:	bf00      	nop
 8007f70:	371c      	adds	r7, #28
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	40012c00 	.word	0x40012c00
 8007f80:	40013400 	.word	0x40013400
 8007f84:	40014000 	.word	0x40014000
 8007f88:	40014400 	.word	0x40014400
 8007f8c:	40014800 	.word	0x40014800

08007f90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	041b      	lsls	r3, r3, #16
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a17      	ldr	r2, [pc, #92]	; (8008044 <TIM_OC5_SetConfig+0xb4>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d00f      	beq.n	800800a <TIM_OC5_SetConfig+0x7a>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a16      	ldr	r2, [pc, #88]	; (8008048 <TIM_OC5_SetConfig+0xb8>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d00b      	beq.n	800800a <TIM_OC5_SetConfig+0x7a>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a15      	ldr	r2, [pc, #84]	; (800804c <TIM_OC5_SetConfig+0xbc>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d007      	beq.n	800800a <TIM_OC5_SetConfig+0x7a>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a14      	ldr	r2, [pc, #80]	; (8008050 <TIM_OC5_SetConfig+0xc0>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d003      	beq.n	800800a <TIM_OC5_SetConfig+0x7a>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a13      	ldr	r2, [pc, #76]	; (8008054 <TIM_OC5_SetConfig+0xc4>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d109      	bne.n	800801e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008010:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	695b      	ldr	r3, [r3, #20]
 8008016:	021b      	lsls	r3, r3, #8
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	685a      	ldr	r2, [r3, #4]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	621a      	str	r2, [r3, #32]
}
 8008038:	bf00      	nop
 800803a:	371c      	adds	r7, #28
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	40012c00 	.word	0x40012c00
 8008048:	40013400 	.word	0x40013400
 800804c:	40014000 	.word	0x40014000
 8008050:	40014400 	.word	0x40014400
 8008054:	40014800 	.word	0x40014800

08008058 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008058:	b480      	push	{r7}
 800805a:	b087      	sub	sp, #28
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a1b      	ldr	r3, [r3, #32]
 8008066:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800807e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800808a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	021b      	lsls	r3, r3, #8
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	4313      	orrs	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800809e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	051b      	lsls	r3, r3, #20
 80080a6:	693a      	ldr	r2, [r7, #16]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a18      	ldr	r2, [pc, #96]	; (8008110 <TIM_OC6_SetConfig+0xb8>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d00f      	beq.n	80080d4 <TIM_OC6_SetConfig+0x7c>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4a17      	ldr	r2, [pc, #92]	; (8008114 <TIM_OC6_SetConfig+0xbc>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d00b      	beq.n	80080d4 <TIM_OC6_SetConfig+0x7c>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a16      	ldr	r2, [pc, #88]	; (8008118 <TIM_OC6_SetConfig+0xc0>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d007      	beq.n	80080d4 <TIM_OC6_SetConfig+0x7c>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4a15      	ldr	r2, [pc, #84]	; (800811c <TIM_OC6_SetConfig+0xc4>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d003      	beq.n	80080d4 <TIM_OC6_SetConfig+0x7c>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	4a14      	ldr	r2, [pc, #80]	; (8008120 <TIM_OC6_SetConfig+0xc8>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d109      	bne.n	80080e8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	029b      	lsls	r3, r3, #10
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	685a      	ldr	r2, [r3, #4]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	693a      	ldr	r2, [r7, #16]
 8008100:	621a      	str	r2, [r3, #32]
}
 8008102:	bf00      	nop
 8008104:	371c      	adds	r7, #28
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	40012c00 	.word	0x40012c00
 8008114:	40013400 	.word	0x40013400
 8008118:	40014000 	.word	0x40014000
 800811c:	40014400 	.word	0x40014400
 8008120:	40014800 	.word	0x40014800

08008124 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008124:	b480      	push	{r7}
 8008126:	b087      	sub	sp, #28
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f003 031f 	and.w	r3, r3, #31
 8008136:	2201      	movs	r2, #1
 8008138:	fa02 f303 	lsl.w	r3, r2, r3
 800813c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6a1a      	ldr	r2, [r3, #32]
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	43db      	mvns	r3, r3
 8008146:	401a      	ands	r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a1a      	ldr	r2, [r3, #32]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	f003 031f 	and.w	r3, r3, #31
 8008156:	6879      	ldr	r1, [r7, #4]
 8008158:	fa01 f303 	lsl.w	r3, r1, r3
 800815c:	431a      	orrs	r2, r3
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	621a      	str	r2, [r3, #32]
}
 8008162:	bf00      	nop
 8008164:	371c      	adds	r7, #28
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr
	...

08008170 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008180:	2b01      	cmp	r3, #1
 8008182:	d101      	bne.n	8008188 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008184:	2302      	movs	r3, #2
 8008186:	e068      	b.n	800825a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a2e      	ldr	r2, [pc, #184]	; (8008268 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d004      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a2d      	ldr	r2, [pc, #180]	; (800826c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d108      	bne.n	80081ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80081c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	4313      	orrs	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a1e      	ldr	r2, [pc, #120]	; (8008268 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d01d      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081fa:	d018      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a1b      	ldr	r2, [pc, #108]	; (8008270 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d013      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a1a      	ldr	r2, [pc, #104]	; (8008274 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d00e      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a18      	ldr	r2, [pc, #96]	; (8008278 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d009      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a13      	ldr	r2, [pc, #76]	; (800826c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d004      	beq.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a14      	ldr	r2, [pc, #80]	; (800827c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d10c      	bne.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008234:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	4313      	orrs	r3, r2
 800823e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008258:	2300      	movs	r3, #0
}
 800825a:	4618      	mov	r0, r3
 800825c:	3714      	adds	r7, #20
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	40012c00 	.word	0x40012c00
 800826c:	40013400 	.word	0x40013400
 8008270:	40000400 	.word	0x40000400
 8008274:	40000800 	.word	0x40000800
 8008278:	40000c00 	.word	0x40000c00
 800827c:	40014000 	.word	0x40014000

08008280 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d101      	bne.n	80082ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	e040      	b.n	8008350 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d106      	bne.n	80082e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7fb fae0 	bl	80038a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2224      	movs	r2, #36	; 0x24
 80082e8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0201 	bic.w	r2, r2, #1
 80082f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f992 	bl	8008624 <UART_SetConfig>
 8008300:	4603      	mov	r3, r0
 8008302:	2b01      	cmp	r3, #1
 8008304:	d101      	bne.n	800830a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e022      	b.n	8008350 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830e:	2b00      	cmp	r3, #0
 8008310:	d002      	beq.n	8008318 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fc3e 	bl	8008b94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689a      	ldr	r2, [r3, #8]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f042 0201 	orr.w	r2, r2, #1
 8008346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fcc5 	bl	8008cd8 <UART_CheckIdleState>
 800834e:	4603      	mov	r3, r0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3708      	adds	r7, #8
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b08a      	sub	sp, #40	; 0x28
 800835c:	af02      	add	r7, sp, #8
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	4613      	mov	r3, r2
 8008366:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800836c:	2b20      	cmp	r3, #32
 800836e:	f040 8082 	bne.w	8008476 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d002      	beq.n	800837e <HAL_UART_Transmit+0x26>
 8008378:	88fb      	ldrh	r3, [r7, #6]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e07a      	b.n	8008478 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008388:	2b01      	cmp	r3, #1
 800838a:	d101      	bne.n	8008390 <HAL_UART_Transmit+0x38>
 800838c:	2302      	movs	r3, #2
 800838e:	e073      	b.n	8008478 <HAL_UART_Transmit+0x120>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2200      	movs	r2, #0
 800839c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2221      	movs	r2, #33	; 0x21
 80083a4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083a6:	f7fb fc81 	bl	8003cac <HAL_GetTick>
 80083aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	88fa      	ldrh	r2, [r7, #6]
 80083b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	88fa      	ldrh	r2, [r7, #6]
 80083b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083c4:	d108      	bne.n	80083d8 <HAL_UART_Transmit+0x80>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d104      	bne.n	80083d8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80083ce:	2300      	movs	r3, #0
 80083d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	61bb      	str	r3, [r7, #24]
 80083d6:	e003      	b.n	80083e0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80083e8:	e02d      	b.n	8008446 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	2200      	movs	r2, #0
 80083f2:	2180      	movs	r1, #128	; 0x80
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f000 fcb8 	bl	8008d6a <UART_WaitOnFlagUntilTimeout>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d001      	beq.n	8008404 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	e039      	b.n	8008478 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10b      	bne.n	8008422 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800840a:	69bb      	ldr	r3, [r7, #24]
 800840c:	881a      	ldrh	r2, [r3, #0]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008416:	b292      	uxth	r2, r2
 8008418:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	3302      	adds	r3, #2
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	e008      	b.n	8008434 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	781a      	ldrb	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	b292      	uxth	r2, r2
 800842c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	3301      	adds	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800843a:	b29b      	uxth	r3, r3
 800843c:	3b01      	subs	r3, #1
 800843e:	b29a      	uxth	r2, r3
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800844c:	b29b      	uxth	r3, r3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1cb      	bne.n	80083ea <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	2200      	movs	r2, #0
 800845a:	2140      	movs	r1, #64	; 0x40
 800845c:	68f8      	ldr	r0, [r7, #12]
 800845e:	f000 fc84 	bl	8008d6a <UART_WaitOnFlagUntilTimeout>
 8008462:	4603      	mov	r3, r0
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008468:	2303      	movs	r3, #3
 800846a:	e005      	b.n	8008478 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2220      	movs	r2, #32
 8008470:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008472:	2300      	movs	r3, #0
 8008474:	e000      	b.n	8008478 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008476:	2302      	movs	r3, #2
  }
}
 8008478:	4618      	mov	r0, r3
 800847a:	3720      	adds	r7, #32
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b08a      	sub	sp, #40	; 0x28
 8008484:	af02      	add	r7, sp, #8
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	603b      	str	r3, [r7, #0]
 800848c:	4613      	mov	r3, r2
 800848e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008494:	2b20      	cmp	r3, #32
 8008496:	f040 80bf 	bne.w	8008618 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d002      	beq.n	80084a6 <HAL_UART_Receive+0x26>
 80084a0:	88fb      	ldrh	r3, [r7, #6]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d101      	bne.n	80084aa <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e0b7      	b.n	800861a <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d101      	bne.n	80084b8 <HAL_UART_Receive+0x38>
 80084b4:	2302      	movs	r3, #2
 80084b6:	e0b0      	b.n	800861a <HAL_UART_Receive+0x19a>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2222      	movs	r2, #34	; 0x22
 80084cc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084d4:	f7fb fbea 	bl	8003cac <HAL_GetTick>
 80084d8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	88fa      	ldrh	r2, [r7, #6]
 80084de:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	88fa      	ldrh	r2, [r7, #6]
 80084e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084f2:	d10e      	bne.n	8008512 <HAL_UART_Receive+0x92>
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d105      	bne.n	8008508 <HAL_UART_Receive+0x88>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008502:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008506:	e02d      	b.n	8008564 <HAL_UART_Receive+0xe4>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	22ff      	movs	r2, #255	; 0xff
 800850c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008510:	e028      	b.n	8008564 <HAL_UART_Receive+0xe4>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10d      	bne.n	8008536 <HAL_UART_Receive+0xb6>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d104      	bne.n	800852c <HAL_UART_Receive+0xac>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	22ff      	movs	r2, #255	; 0xff
 8008526:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800852a:	e01b      	b.n	8008564 <HAL_UART_Receive+0xe4>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	227f      	movs	r2, #127	; 0x7f
 8008530:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008534:	e016      	b.n	8008564 <HAL_UART_Receive+0xe4>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800853e:	d10d      	bne.n	800855c <HAL_UART_Receive+0xdc>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d104      	bne.n	8008552 <HAL_UART_Receive+0xd2>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	227f      	movs	r2, #127	; 0x7f
 800854c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008550:	e008      	b.n	8008564 <HAL_UART_Receive+0xe4>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	223f      	movs	r2, #63	; 0x3f
 8008556:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800855a:	e003      	b.n	8008564 <HAL_UART_Receive+0xe4>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800856a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008574:	d108      	bne.n	8008588 <HAL_UART_Receive+0x108>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d104      	bne.n	8008588 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800857e:	2300      	movs	r3, #0
 8008580:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	61bb      	str	r3, [r7, #24]
 8008586:	e003      	b.n	8008590 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800858c:	2300      	movs	r3, #0
 800858e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008598:	e033      	b.n	8008602 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	9300      	str	r3, [sp, #0]
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	2200      	movs	r2, #0
 80085a2:	2120      	movs	r1, #32
 80085a4:	68f8      	ldr	r0, [r7, #12]
 80085a6:	f000 fbe0 	bl	8008d6a <UART_WaitOnFlagUntilTimeout>
 80085aa:	4603      	mov	r3, r0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d001      	beq.n	80085b4 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e032      	b.n	800861a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10c      	bne.n	80085d4 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	8a7b      	ldrh	r3, [r7, #18]
 80085c4:	4013      	ands	r3, r2
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	3302      	adds	r3, #2
 80085d0:	61bb      	str	r3, [r7, #24]
 80085d2:	e00d      	b.n	80085f0 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80085da:	b29b      	uxth	r3, r3
 80085dc:	b2da      	uxtb	r2, r3
 80085de:	8a7b      	ldrh	r3, [r7, #18]
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	4013      	ands	r3, r2
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	3301      	adds	r3, #1
 80085ee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008608:	b29b      	uxth	r3, r3
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1c5      	bne.n	800859a <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2220      	movs	r2, #32
 8008612:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008614:	2300      	movs	r3, #0
 8008616:	e000      	b.n	800861a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8008618:	2302      	movs	r3, #2
  }
}
 800861a:	4618      	mov	r0, r3
 800861c:	3720      	adds	r7, #32
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008628:	b08a      	sub	sp, #40	; 0x28
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	689a      	ldr	r2, [r3, #8]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	431a      	orrs	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	695b      	ldr	r3, [r3, #20]
 8008642:	431a      	orrs	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	69db      	ldr	r3, [r3, #28]
 8008648:	4313      	orrs	r3, r2
 800864a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	4ba4      	ldr	r3, [pc, #656]	; (80088e4 <UART_SetConfig+0x2c0>)
 8008654:	4013      	ands	r3, r2
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	6812      	ldr	r2, [r2, #0]
 800865a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800865c:	430b      	orrs	r3, r1
 800865e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	430a      	orrs	r2, r1
 8008674:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	699b      	ldr	r3, [r3, #24]
 800867a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a99      	ldr	r2, [pc, #612]	; (80088e8 <UART_SetConfig+0x2c4>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d004      	beq.n	8008690 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6a1b      	ldr	r3, [r3, #32]
 800868a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800868c:	4313      	orrs	r3, r2
 800868e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a0:	430a      	orrs	r2, r1
 80086a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a90      	ldr	r2, [pc, #576]	; (80088ec <UART_SetConfig+0x2c8>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d126      	bne.n	80086fc <UART_SetConfig+0xd8>
 80086ae:	4b90      	ldr	r3, [pc, #576]	; (80088f0 <UART_SetConfig+0x2cc>)
 80086b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086b4:	f003 0303 	and.w	r3, r3, #3
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d81b      	bhi.n	80086f4 <UART_SetConfig+0xd0>
 80086bc:	a201      	add	r2, pc, #4	; (adr r2, 80086c4 <UART_SetConfig+0xa0>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086d5 	.word	0x080086d5
 80086c8:	080086e5 	.word	0x080086e5
 80086cc:	080086dd 	.word	0x080086dd
 80086d0:	080086ed 	.word	0x080086ed
 80086d4:	2301      	movs	r3, #1
 80086d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086da:	e116      	b.n	800890a <UART_SetConfig+0x2e6>
 80086dc:	2302      	movs	r3, #2
 80086de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086e2:	e112      	b.n	800890a <UART_SetConfig+0x2e6>
 80086e4:	2304      	movs	r3, #4
 80086e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086ea:	e10e      	b.n	800890a <UART_SetConfig+0x2e6>
 80086ec:	2308      	movs	r3, #8
 80086ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086f2:	e10a      	b.n	800890a <UART_SetConfig+0x2e6>
 80086f4:	2310      	movs	r3, #16
 80086f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086fa:	e106      	b.n	800890a <UART_SetConfig+0x2e6>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a7c      	ldr	r2, [pc, #496]	; (80088f4 <UART_SetConfig+0x2d0>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d138      	bne.n	8008778 <UART_SetConfig+0x154>
 8008706:	4b7a      	ldr	r3, [pc, #488]	; (80088f0 <UART_SetConfig+0x2cc>)
 8008708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800870c:	f003 030c 	and.w	r3, r3, #12
 8008710:	2b0c      	cmp	r3, #12
 8008712:	d82d      	bhi.n	8008770 <UART_SetConfig+0x14c>
 8008714:	a201      	add	r2, pc, #4	; (adr r2, 800871c <UART_SetConfig+0xf8>)
 8008716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871a:	bf00      	nop
 800871c:	08008751 	.word	0x08008751
 8008720:	08008771 	.word	0x08008771
 8008724:	08008771 	.word	0x08008771
 8008728:	08008771 	.word	0x08008771
 800872c:	08008761 	.word	0x08008761
 8008730:	08008771 	.word	0x08008771
 8008734:	08008771 	.word	0x08008771
 8008738:	08008771 	.word	0x08008771
 800873c:	08008759 	.word	0x08008759
 8008740:	08008771 	.word	0x08008771
 8008744:	08008771 	.word	0x08008771
 8008748:	08008771 	.word	0x08008771
 800874c:	08008769 	.word	0x08008769
 8008750:	2300      	movs	r3, #0
 8008752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008756:	e0d8      	b.n	800890a <UART_SetConfig+0x2e6>
 8008758:	2302      	movs	r3, #2
 800875a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800875e:	e0d4      	b.n	800890a <UART_SetConfig+0x2e6>
 8008760:	2304      	movs	r3, #4
 8008762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008766:	e0d0      	b.n	800890a <UART_SetConfig+0x2e6>
 8008768:	2308      	movs	r3, #8
 800876a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800876e:	e0cc      	b.n	800890a <UART_SetConfig+0x2e6>
 8008770:	2310      	movs	r3, #16
 8008772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008776:	e0c8      	b.n	800890a <UART_SetConfig+0x2e6>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a5e      	ldr	r2, [pc, #376]	; (80088f8 <UART_SetConfig+0x2d4>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d125      	bne.n	80087ce <UART_SetConfig+0x1aa>
 8008782:	4b5b      	ldr	r3, [pc, #364]	; (80088f0 <UART_SetConfig+0x2cc>)
 8008784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008788:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800878c:	2b30      	cmp	r3, #48	; 0x30
 800878e:	d016      	beq.n	80087be <UART_SetConfig+0x19a>
 8008790:	2b30      	cmp	r3, #48	; 0x30
 8008792:	d818      	bhi.n	80087c6 <UART_SetConfig+0x1a2>
 8008794:	2b20      	cmp	r3, #32
 8008796:	d00a      	beq.n	80087ae <UART_SetConfig+0x18a>
 8008798:	2b20      	cmp	r3, #32
 800879a:	d814      	bhi.n	80087c6 <UART_SetConfig+0x1a2>
 800879c:	2b00      	cmp	r3, #0
 800879e:	d002      	beq.n	80087a6 <UART_SetConfig+0x182>
 80087a0:	2b10      	cmp	r3, #16
 80087a2:	d008      	beq.n	80087b6 <UART_SetConfig+0x192>
 80087a4:	e00f      	b.n	80087c6 <UART_SetConfig+0x1a2>
 80087a6:	2300      	movs	r3, #0
 80087a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087ac:	e0ad      	b.n	800890a <UART_SetConfig+0x2e6>
 80087ae:	2302      	movs	r3, #2
 80087b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087b4:	e0a9      	b.n	800890a <UART_SetConfig+0x2e6>
 80087b6:	2304      	movs	r3, #4
 80087b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087bc:	e0a5      	b.n	800890a <UART_SetConfig+0x2e6>
 80087be:	2308      	movs	r3, #8
 80087c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087c4:	e0a1      	b.n	800890a <UART_SetConfig+0x2e6>
 80087c6:	2310      	movs	r3, #16
 80087c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087cc:	e09d      	b.n	800890a <UART_SetConfig+0x2e6>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a4a      	ldr	r2, [pc, #296]	; (80088fc <UART_SetConfig+0x2d8>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d125      	bne.n	8008824 <UART_SetConfig+0x200>
 80087d8:	4b45      	ldr	r3, [pc, #276]	; (80088f0 <UART_SetConfig+0x2cc>)
 80087da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80087e2:	2bc0      	cmp	r3, #192	; 0xc0
 80087e4:	d016      	beq.n	8008814 <UART_SetConfig+0x1f0>
 80087e6:	2bc0      	cmp	r3, #192	; 0xc0
 80087e8:	d818      	bhi.n	800881c <UART_SetConfig+0x1f8>
 80087ea:	2b80      	cmp	r3, #128	; 0x80
 80087ec:	d00a      	beq.n	8008804 <UART_SetConfig+0x1e0>
 80087ee:	2b80      	cmp	r3, #128	; 0x80
 80087f0:	d814      	bhi.n	800881c <UART_SetConfig+0x1f8>
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d002      	beq.n	80087fc <UART_SetConfig+0x1d8>
 80087f6:	2b40      	cmp	r3, #64	; 0x40
 80087f8:	d008      	beq.n	800880c <UART_SetConfig+0x1e8>
 80087fa:	e00f      	b.n	800881c <UART_SetConfig+0x1f8>
 80087fc:	2300      	movs	r3, #0
 80087fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008802:	e082      	b.n	800890a <UART_SetConfig+0x2e6>
 8008804:	2302      	movs	r3, #2
 8008806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800880a:	e07e      	b.n	800890a <UART_SetConfig+0x2e6>
 800880c:	2304      	movs	r3, #4
 800880e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008812:	e07a      	b.n	800890a <UART_SetConfig+0x2e6>
 8008814:	2308      	movs	r3, #8
 8008816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800881a:	e076      	b.n	800890a <UART_SetConfig+0x2e6>
 800881c:	2310      	movs	r3, #16
 800881e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008822:	e072      	b.n	800890a <UART_SetConfig+0x2e6>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a35      	ldr	r2, [pc, #212]	; (8008900 <UART_SetConfig+0x2dc>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d12a      	bne.n	8008884 <UART_SetConfig+0x260>
 800882e:	4b30      	ldr	r3, [pc, #192]	; (80088f0 <UART_SetConfig+0x2cc>)
 8008830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008834:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008838:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800883c:	d01a      	beq.n	8008874 <UART_SetConfig+0x250>
 800883e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008842:	d81b      	bhi.n	800887c <UART_SetConfig+0x258>
 8008844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008848:	d00c      	beq.n	8008864 <UART_SetConfig+0x240>
 800884a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800884e:	d815      	bhi.n	800887c <UART_SetConfig+0x258>
 8008850:	2b00      	cmp	r3, #0
 8008852:	d003      	beq.n	800885c <UART_SetConfig+0x238>
 8008854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008858:	d008      	beq.n	800886c <UART_SetConfig+0x248>
 800885a:	e00f      	b.n	800887c <UART_SetConfig+0x258>
 800885c:	2300      	movs	r3, #0
 800885e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008862:	e052      	b.n	800890a <UART_SetConfig+0x2e6>
 8008864:	2302      	movs	r3, #2
 8008866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800886a:	e04e      	b.n	800890a <UART_SetConfig+0x2e6>
 800886c:	2304      	movs	r3, #4
 800886e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008872:	e04a      	b.n	800890a <UART_SetConfig+0x2e6>
 8008874:	2308      	movs	r3, #8
 8008876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800887a:	e046      	b.n	800890a <UART_SetConfig+0x2e6>
 800887c:	2310      	movs	r3, #16
 800887e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008882:	e042      	b.n	800890a <UART_SetConfig+0x2e6>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a17      	ldr	r2, [pc, #92]	; (80088e8 <UART_SetConfig+0x2c4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d13a      	bne.n	8008904 <UART_SetConfig+0x2e0>
 800888e:	4b18      	ldr	r3, [pc, #96]	; (80088f0 <UART_SetConfig+0x2cc>)
 8008890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008894:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008898:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800889c:	d01a      	beq.n	80088d4 <UART_SetConfig+0x2b0>
 800889e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80088a2:	d81b      	bhi.n	80088dc <UART_SetConfig+0x2b8>
 80088a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088a8:	d00c      	beq.n	80088c4 <UART_SetConfig+0x2a0>
 80088aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088ae:	d815      	bhi.n	80088dc <UART_SetConfig+0x2b8>
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d003      	beq.n	80088bc <UART_SetConfig+0x298>
 80088b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088b8:	d008      	beq.n	80088cc <UART_SetConfig+0x2a8>
 80088ba:	e00f      	b.n	80088dc <UART_SetConfig+0x2b8>
 80088bc:	2300      	movs	r3, #0
 80088be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088c2:	e022      	b.n	800890a <UART_SetConfig+0x2e6>
 80088c4:	2302      	movs	r3, #2
 80088c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088ca:	e01e      	b.n	800890a <UART_SetConfig+0x2e6>
 80088cc:	2304      	movs	r3, #4
 80088ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088d2:	e01a      	b.n	800890a <UART_SetConfig+0x2e6>
 80088d4:	2308      	movs	r3, #8
 80088d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088da:	e016      	b.n	800890a <UART_SetConfig+0x2e6>
 80088dc:	2310      	movs	r3, #16
 80088de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088e2:	e012      	b.n	800890a <UART_SetConfig+0x2e6>
 80088e4:	efff69f3 	.word	0xefff69f3
 80088e8:	40008000 	.word	0x40008000
 80088ec:	40013800 	.word	0x40013800
 80088f0:	40021000 	.word	0x40021000
 80088f4:	40004400 	.word	0x40004400
 80088f8:	40004800 	.word	0x40004800
 80088fc:	40004c00 	.word	0x40004c00
 8008900:	40005000 	.word	0x40005000
 8008904:	2310      	movs	r3, #16
 8008906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a9f      	ldr	r2, [pc, #636]	; (8008b8c <UART_SetConfig+0x568>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d17a      	bne.n	8008a0a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008918:	2b08      	cmp	r3, #8
 800891a:	d824      	bhi.n	8008966 <UART_SetConfig+0x342>
 800891c:	a201      	add	r2, pc, #4	; (adr r2, 8008924 <UART_SetConfig+0x300>)
 800891e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008922:	bf00      	nop
 8008924:	08008949 	.word	0x08008949
 8008928:	08008967 	.word	0x08008967
 800892c:	08008951 	.word	0x08008951
 8008930:	08008967 	.word	0x08008967
 8008934:	08008957 	.word	0x08008957
 8008938:	08008967 	.word	0x08008967
 800893c:	08008967 	.word	0x08008967
 8008940:	08008967 	.word	0x08008967
 8008944:	0800895f 	.word	0x0800895f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008948:	f7fd f9da 	bl	8005d00 <HAL_RCC_GetPCLK1Freq>
 800894c:	61f8      	str	r0, [r7, #28]
        break;
 800894e:	e010      	b.n	8008972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008950:	4b8f      	ldr	r3, [pc, #572]	; (8008b90 <UART_SetConfig+0x56c>)
 8008952:	61fb      	str	r3, [r7, #28]
        break;
 8008954:	e00d      	b.n	8008972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008956:	f7fd f93b 	bl	8005bd0 <HAL_RCC_GetSysClockFreq>
 800895a:	61f8      	str	r0, [r7, #28]
        break;
 800895c:	e009      	b.n	8008972 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800895e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008962:	61fb      	str	r3, [r7, #28]
        break;
 8008964:	e005      	b.n	8008972 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008966:	2300      	movs	r3, #0
 8008968:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008970:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 80fb 	beq.w	8008b70 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	685a      	ldr	r2, [r3, #4]
 800897e:	4613      	mov	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	4413      	add	r3, r2
 8008984:	69fa      	ldr	r2, [r7, #28]
 8008986:	429a      	cmp	r2, r3
 8008988:	d305      	bcc.n	8008996 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	429a      	cmp	r2, r3
 8008994:	d903      	bls.n	800899e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800899c:	e0e8      	b.n	8008b70 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	2200      	movs	r2, #0
 80089a2:	461c      	mov	r4, r3
 80089a4:	4615      	mov	r5, r2
 80089a6:	f04f 0200 	mov.w	r2, #0
 80089aa:	f04f 0300 	mov.w	r3, #0
 80089ae:	022b      	lsls	r3, r5, #8
 80089b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80089b4:	0222      	lsls	r2, r4, #8
 80089b6:	68f9      	ldr	r1, [r7, #12]
 80089b8:	6849      	ldr	r1, [r1, #4]
 80089ba:	0849      	lsrs	r1, r1, #1
 80089bc:	2000      	movs	r0, #0
 80089be:	4688      	mov	r8, r1
 80089c0:	4681      	mov	r9, r0
 80089c2:	eb12 0a08 	adds.w	sl, r2, r8
 80089c6:	eb43 0b09 	adc.w	fp, r3, r9
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	603b      	str	r3, [r7, #0]
 80089d2:	607a      	str	r2, [r7, #4]
 80089d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089d8:	4650      	mov	r0, sl
 80089da:	4659      	mov	r1, fp
 80089dc:	f7f8 f8f4 	bl	8000bc8 <__aeabi_uldivmod>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	4613      	mov	r3, r2
 80089e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089ee:	d308      	bcc.n	8008a02 <UART_SetConfig+0x3de>
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089f6:	d204      	bcs.n	8008a02 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	69ba      	ldr	r2, [r7, #24]
 80089fe:	60da      	str	r2, [r3, #12]
 8008a00:	e0b6      	b.n	8008b70 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008a08:	e0b2      	b.n	8008b70 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a12:	d15e      	bne.n	8008ad2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008a14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a18:	2b08      	cmp	r3, #8
 8008a1a:	d828      	bhi.n	8008a6e <UART_SetConfig+0x44a>
 8008a1c:	a201      	add	r2, pc, #4	; (adr r2, 8008a24 <UART_SetConfig+0x400>)
 8008a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a22:	bf00      	nop
 8008a24:	08008a49 	.word	0x08008a49
 8008a28:	08008a51 	.word	0x08008a51
 8008a2c:	08008a59 	.word	0x08008a59
 8008a30:	08008a6f 	.word	0x08008a6f
 8008a34:	08008a5f 	.word	0x08008a5f
 8008a38:	08008a6f 	.word	0x08008a6f
 8008a3c:	08008a6f 	.word	0x08008a6f
 8008a40:	08008a6f 	.word	0x08008a6f
 8008a44:	08008a67 	.word	0x08008a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a48:	f7fd f95a 	bl	8005d00 <HAL_RCC_GetPCLK1Freq>
 8008a4c:	61f8      	str	r0, [r7, #28]
        break;
 8008a4e:	e014      	b.n	8008a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a50:	f7fd f96c 	bl	8005d2c <HAL_RCC_GetPCLK2Freq>
 8008a54:	61f8      	str	r0, [r7, #28]
        break;
 8008a56:	e010      	b.n	8008a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a58:	4b4d      	ldr	r3, [pc, #308]	; (8008b90 <UART_SetConfig+0x56c>)
 8008a5a:	61fb      	str	r3, [r7, #28]
        break;
 8008a5c:	e00d      	b.n	8008a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a5e:	f7fd f8b7 	bl	8005bd0 <HAL_RCC_GetSysClockFreq>
 8008a62:	61f8      	str	r0, [r7, #28]
        break;
 8008a64:	e009      	b.n	8008a7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a6a:	61fb      	str	r3, [r7, #28]
        break;
 8008a6c:	e005      	b.n	8008a7a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008a78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d077      	beq.n	8008b70 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a80:	69fb      	ldr	r3, [r7, #28]
 8008a82:	005a      	lsls	r2, r3, #1
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	085b      	lsrs	r3, r3, #1
 8008a8a:	441a      	add	r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a96:	69bb      	ldr	r3, [r7, #24]
 8008a98:	2b0f      	cmp	r3, #15
 8008a9a:	d916      	bls.n	8008aca <UART_SetConfig+0x4a6>
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008aa2:	d212      	bcs.n	8008aca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	f023 030f 	bic.w	r3, r3, #15
 8008aac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	085b      	lsrs	r3, r3, #1
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	f003 0307 	and.w	r3, r3, #7
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	8afb      	ldrh	r3, [r7, #22]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	8afa      	ldrh	r2, [r7, #22]
 8008ac6:	60da      	str	r2, [r3, #12]
 8008ac8:	e052      	b.n	8008b70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008ad0:	e04e      	b.n	8008b70 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ad2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ad6:	2b08      	cmp	r3, #8
 8008ad8:	d827      	bhi.n	8008b2a <UART_SetConfig+0x506>
 8008ada:	a201      	add	r2, pc, #4	; (adr r2, 8008ae0 <UART_SetConfig+0x4bc>)
 8008adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae0:	08008b05 	.word	0x08008b05
 8008ae4:	08008b0d 	.word	0x08008b0d
 8008ae8:	08008b15 	.word	0x08008b15
 8008aec:	08008b2b 	.word	0x08008b2b
 8008af0:	08008b1b 	.word	0x08008b1b
 8008af4:	08008b2b 	.word	0x08008b2b
 8008af8:	08008b2b 	.word	0x08008b2b
 8008afc:	08008b2b 	.word	0x08008b2b
 8008b00:	08008b23 	.word	0x08008b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b04:	f7fd f8fc 	bl	8005d00 <HAL_RCC_GetPCLK1Freq>
 8008b08:	61f8      	str	r0, [r7, #28]
        break;
 8008b0a:	e014      	b.n	8008b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b0c:	f7fd f90e 	bl	8005d2c <HAL_RCC_GetPCLK2Freq>
 8008b10:	61f8      	str	r0, [r7, #28]
        break;
 8008b12:	e010      	b.n	8008b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b14:	4b1e      	ldr	r3, [pc, #120]	; (8008b90 <UART_SetConfig+0x56c>)
 8008b16:	61fb      	str	r3, [r7, #28]
        break;
 8008b18:	e00d      	b.n	8008b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b1a:	f7fd f859 	bl	8005bd0 <HAL_RCC_GetSysClockFreq>
 8008b1e:	61f8      	str	r0, [r7, #28]
        break;
 8008b20:	e009      	b.n	8008b36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b26:	61fb      	str	r3, [r7, #28]
        break;
 8008b28:	e005      	b.n	8008b36 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008b34:	bf00      	nop
    }

    if (pclk != 0U)
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d019      	beq.n	8008b70 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	085a      	lsrs	r2, r3, #1
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	441a      	add	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b4e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	2b0f      	cmp	r3, #15
 8008b54:	d909      	bls.n	8008b6a <UART_SetConfig+0x546>
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b5c:	d205      	bcs.n	8008b6a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	b29a      	uxth	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60da      	str	r2, [r3, #12]
 8008b68:	e002      	b.n	8008b70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2200      	movs	r2, #0
 8008b74:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008b7c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3728      	adds	r7, #40	; 0x28
 8008b84:	46bd      	mov	sp, r7
 8008b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b8a:	bf00      	nop
 8008b8c:	40008000 	.word	0x40008000
 8008b90:	00f42400 	.word	0x00f42400

08008b94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba0:	f003 0301 	and.w	r3, r3, #1
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d00a      	beq.n	8008bbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc2:	f003 0302 	and.w	r3, r3, #2
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00a      	beq.n	8008be0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	430a      	orrs	r2, r1
 8008bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be4:	f003 0304 	and.w	r3, r3, #4
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00a      	beq.n	8008c02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00a      	beq.n	8008c24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	430a      	orrs	r2, r1
 8008c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c28:	f003 0310 	and.w	r3, r3, #16
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00a      	beq.n	8008c46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4a:	f003 0320 	and.w	r3, r3, #32
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	430a      	orrs	r2, r1
 8008c66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d01a      	beq.n	8008caa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	430a      	orrs	r2, r1
 8008c88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c92:	d10a      	bne.n	8008caa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d00a      	beq.n	8008ccc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	605a      	str	r2, [r3, #4]
  }
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af02      	add	r7, sp, #8
 8008cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ce8:	f7fa ffe0 	bl	8003cac <HAL_GetTick>
 8008cec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0308 	and.w	r3, r3, #8
 8008cf8:	2b08      	cmp	r3, #8
 8008cfa:	d10e      	bne.n	8008d1a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 f82d 	bl	8008d6a <UART_WaitOnFlagUntilTimeout>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d001      	beq.n	8008d1a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e023      	b.n	8008d62 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f003 0304 	and.w	r3, r3, #4
 8008d24:	2b04      	cmp	r3, #4
 8008d26:	d10e      	bne.n	8008d46 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d2c:	9300      	str	r3, [sp, #0]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2200      	movs	r2, #0
 8008d32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 f817 	bl	8008d6a <UART_WaitOnFlagUntilTimeout>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d001      	beq.n	8008d46 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e00d      	b.n	8008d62 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2220      	movs	r2, #32
 8008d50:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}

08008d6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d6a:	b580      	push	{r7, lr}
 8008d6c:	b09c      	sub	sp, #112	; 0x70
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	60f8      	str	r0, [r7, #12]
 8008d72:	60b9      	str	r1, [r7, #8]
 8008d74:	603b      	str	r3, [r7, #0]
 8008d76:	4613      	mov	r3, r2
 8008d78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d7a:	e0a5      	b.n	8008ec8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d82:	f000 80a1 	beq.w	8008ec8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d86:	f7fa ff91 	bl	8003cac <HAL_GetTick>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	1ad3      	subs	r3, r2, r3
 8008d90:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d302      	bcc.n	8008d9c <UART_WaitOnFlagUntilTimeout+0x32>
 8008d96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d13e      	bne.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008da4:	e853 3f00 	ldrex	r3, [r3]
 8008da8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008daa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008db0:	667b      	str	r3, [r7, #100]	; 0x64
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	461a      	mov	r2, r3
 8008db8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008dba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dbc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dbe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008dc0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008dc2:	e841 2300 	strex	r3, r2, [r1]
 8008dc6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008dc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1e6      	bne.n	8008d9c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de0:	f023 0301 	bic.w	r3, r3, #1
 8008de4:	663b      	str	r3, [r7, #96]	; 0x60
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3308      	adds	r3, #8
 8008dec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008dee:	64ba      	str	r2, [r7, #72]	; 0x48
 8008df0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008df4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008df6:	e841 2300 	strex	r3, r2, [r1]
 8008dfa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008dfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1e5      	bne.n	8008dce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2220      	movs	r2, #32
 8008e06:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2220      	movs	r2, #32
 8008e0c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e067      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0304 	and.w	r3, r3, #4
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d04f      	beq.n	8008ec8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	69db      	ldr	r3, [r3, #28]
 8008e2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e36:	d147      	bne.n	8008ec8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e40:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4a:	e853 3f00 	ldrex	r3, [r3]
 8008e4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e60:	637b      	str	r3, [r7, #52]	; 0x34
 8008e62:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e68:	e841 2300 	strex	r3, r2, [r1]
 8008e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d1e6      	bne.n	8008e42 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3308      	adds	r3, #8
 8008e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	e853 3f00 	ldrex	r3, [r3]
 8008e82:	613b      	str	r3, [r7, #16]
   return(result);
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	f023 0301 	bic.w	r3, r3, #1
 8008e8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	3308      	adds	r3, #8
 8008e92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008e94:	623a      	str	r2, [r7, #32]
 8008e96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e98:	69f9      	ldr	r1, [r7, #28]
 8008e9a:	6a3a      	ldr	r2, [r7, #32]
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e5      	bne.n	8008e74 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2220      	movs	r2, #32
 8008eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e010      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	69da      	ldr	r2, [r3, #28]
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	4013      	ands	r3, r2
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	bf0c      	ite	eq
 8008ed8:	2301      	moveq	r3, #1
 8008eda:	2300      	movne	r3, #0
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	461a      	mov	r2, r3
 8008ee0:	79fb      	ldrb	r3, [r7, #7]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	f43f af4a 	beq.w	8008d7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3770      	adds	r7, #112	; 0x70
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008ef8:	4904      	ldr	r1, [pc, #16]	; (8008f0c <MX_FATFS_Init+0x18>)
 8008efa:	4805      	ldr	r0, [pc, #20]	; (8008f10 <MX_FATFS_Init+0x1c>)
 8008efc:	f003 f950 	bl	800c1a0 <FATFS_LinkDriver>
 8008f00:	4603      	mov	r3, r0
 8008f02:	461a      	mov	r2, r3
 8008f04:	4b03      	ldr	r3, [pc, #12]	; (8008f14 <MX_FATFS_Init+0x20>)
 8008f06:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008f08:	bf00      	nop
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	2000082c 	.word	0x2000082c
 8008f10:	2000002c 	.word	0x2000002c
 8008f14:	20000828 	.word	0x20000828

08008f18 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008f1c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	4603      	mov	r3, r0
 8008f30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8008f32:	79fb      	ldrb	r3, [r7, #7]
 8008f34:	4618      	mov	r0, r3
 8008f36:	f000 f9d9 	bl	80092ec <USER_SPI_initialize>
 8008f3a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8008f4e:	79fb      	ldrb	r3, [r7, #7]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 fab7 	bl	80094c4 <USER_SPI_status>
 8008f56:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3708      	adds	r7, #8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60b9      	str	r1, [r7, #8]
 8008f68:	607a      	str	r2, [r7, #4]
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8008f70:	7bf8      	ldrb	r0, [r7, #15]
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	68b9      	ldr	r1, [r7, #8]
 8008f78:	f000 faba 	bl	80094f0 <USER_SPI_read>
 8008f7c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}

08008f86 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b084      	sub	sp, #16
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	607a      	str	r2, [r7, #4]
 8008f90:	603b      	str	r3, [r7, #0]
 8008f92:	4603      	mov	r3, r0
 8008f94:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8008f96:	7bf8      	ldrb	r0, [r7, #15]
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	687a      	ldr	r2, [r7, #4]
 8008f9c:	68b9      	ldr	r1, [r7, #8]
 8008f9e:	f000 fb0d 	bl	80095bc <USER_SPI_write>
 8008fa2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b082      	sub	sp, #8
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	603a      	str	r2, [r7, #0]
 8008fb6:	71fb      	strb	r3, [r7, #7]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8008fbc:	79b9      	ldrb	r1, [r7, #6]
 8008fbe:	79fb      	ldrb	r3, [r7, #7]
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f000 fb76 	bl	80096b4 <USER_SPI_ioctl>
 8008fc8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3708      	adds	r7, #8
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
	...

08008fd4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008fdc:	f7fa fe66 	bl	8003cac <HAL_GetTick>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	4a04      	ldr	r2, [pc, #16]	; (8008ff4 <SPI_Timer_On+0x20>)
 8008fe4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8008fe6:	4a04      	ldr	r2, [pc, #16]	; (8008ff8 <SPI_Timer_On+0x24>)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6013      	str	r3, [r2, #0]
}
 8008fec:	bf00      	nop
 8008fee:	3708      	adds	r7, #8
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	20000834 	.word	0x20000834
 8008ff8:	20000838 	.word	0x20000838

08008ffc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8009000:	f7fa fe54 	bl	8003cac <HAL_GetTick>
 8009004:	4602      	mov	r2, r0
 8009006:	4b06      	ldr	r3, [pc, #24]	; (8009020 <SPI_Timer_Status+0x24>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	1ad2      	subs	r2, r2, r3
 800900c:	4b05      	ldr	r3, [pc, #20]	; (8009024 <SPI_Timer_Status+0x28>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	429a      	cmp	r2, r3
 8009012:	bf34      	ite	cc
 8009014:	2301      	movcc	r3, #1
 8009016:	2300      	movcs	r3, #0
 8009018:	b2db      	uxtb	r3, r3
}
 800901a:	4618      	mov	r0, r3
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000834 	.word	0x20000834
 8009024:	20000838 	.word	0x20000838

08009028 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b086      	sub	sp, #24
 800902c:	af02      	add	r7, sp, #8
 800902e:	4603      	mov	r3, r0
 8009030:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8009032:	f107 020f 	add.w	r2, r7, #15
 8009036:	1df9      	adds	r1, r7, #7
 8009038:	2332      	movs	r3, #50	; 0x32
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	2301      	movs	r3, #1
 800903e:	4804      	ldr	r0, [pc, #16]	; (8009050 <xchg_spi+0x28>)
 8009040:	f7fd fc49 	bl	80068d6 <HAL_SPI_TransmitReceive>
    return rxDat;
 8009044:	7bfb      	ldrb	r3, [r7, #15]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	20000638 	.word	0x20000638

08009054 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8009054:	b590      	push	{r4, r7, lr}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800905e:	2300      	movs	r3, #0
 8009060:	60fb      	str	r3, [r7, #12]
 8009062:	e00a      	b.n	800907a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	18d4      	adds	r4, r2, r3
 800906a:	20ff      	movs	r0, #255	; 0xff
 800906c:	f7ff ffdc 	bl	8009028 <xchg_spi>
 8009070:	4603      	mov	r3, r0
 8009072:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	60fb      	str	r3, [r7, #12]
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	429a      	cmp	r2, r3
 8009080:	d3f0      	bcc.n	8009064 <rcvr_spi_multi+0x10>
	}
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	3714      	adds	r7, #20
 8009088:	46bd      	mov	sp, r7
 800908a:	bd90      	pop	{r4, r7, pc}

0800908c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8009096:	2300      	movs	r3, #0
 8009098:	60fb      	str	r3, [r7, #12]
 800909a:	e009      	b.n	80090b0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4413      	add	r3, r2
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7ff ffbf 	bl	8009028 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	3301      	adds	r3, #1
 80090ae:	60fb      	str	r3, [r7, #12]
 80090b0:	68fa      	ldr	r2, [r7, #12]
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d3f1      	bcc.n	800909c <xmit_spi_multi+0x10>
	}
}
 80090b8:	bf00      	nop
 80090ba:	bf00      	nop
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b086      	sub	sp, #24
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80090ca:	f7fa fdef 	bl	8003cac <HAL_GetTick>
 80090ce:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80090d4:	20ff      	movs	r0, #255	; 0xff
 80090d6:	f7ff ffa7 	bl	8009028 <xchg_spi>
 80090da:	4603      	mov	r3, r0
 80090dc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80090de:	7bfb      	ldrb	r3, [r7, #15]
 80090e0:	2bff      	cmp	r3, #255	; 0xff
 80090e2:	d007      	beq.n	80090f4 <wait_ready+0x32>
 80090e4:	f7fa fde2 	bl	8003cac <HAL_GetTick>
 80090e8:	4602      	mov	r2, r0
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	1ad3      	subs	r3, r2, r3
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d8ef      	bhi.n	80090d4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	2bff      	cmp	r3, #255	; 0xff
 80090f8:	bf0c      	ite	eq
 80090fa:	2301      	moveq	r3, #1
 80090fc:	2300      	movne	r3, #0
 80090fe:	b2db      	uxtb	r3, r3
}
 8009100:	4618      	mov	r0, r3
 8009102:	3718      	adds	r7, #24
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800910c:	2201      	movs	r2, #1
 800910e:	2140      	movs	r1, #64	; 0x40
 8009110:	4803      	ldr	r0, [pc, #12]	; (8009120 <despiselect+0x18>)
 8009112:	f7fb fb3f 	bl	8004794 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8009116:	20ff      	movs	r0, #255	; 0xff
 8009118:	f7ff ff86 	bl	8009028 <xchg_spi>

}
 800911c:	bf00      	nop
 800911e:	bd80      	pop	{r7, pc}
 8009120:	48000400 	.word	0x48000400

08009124 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8009124:	b580      	push	{r7, lr}
 8009126:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8009128:	2200      	movs	r2, #0
 800912a:	2140      	movs	r1, #64	; 0x40
 800912c:	4809      	ldr	r0, [pc, #36]	; (8009154 <spiselect+0x30>)
 800912e:	f7fb fb31 	bl	8004794 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8009132:	20ff      	movs	r0, #255	; 0xff
 8009134:	f7ff ff78 	bl	8009028 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8009138:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800913c:	f7ff ffc1 	bl	80090c2 <wait_ready>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <spiselect+0x26>
 8009146:	2301      	movs	r3, #1
 8009148:	e002      	b.n	8009150 <spiselect+0x2c>

	despiselect();
 800914a:	f7ff ffdd 	bl	8009108 <despiselect>
	return 0;	/* Timeout */
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	bd80      	pop	{r7, pc}
 8009154:	48000400 	.word	0x48000400

08009158 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8009162:	20c8      	movs	r0, #200	; 0xc8
 8009164:	f7ff ff36 	bl	8008fd4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8009168:	20ff      	movs	r0, #255	; 0xff
 800916a:	f7ff ff5d 	bl	8009028 <xchg_spi>
 800916e:	4603      	mov	r3, r0
 8009170:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	2bff      	cmp	r3, #255	; 0xff
 8009176:	d104      	bne.n	8009182 <rcvr_datablock+0x2a>
 8009178:	f7ff ff40 	bl	8008ffc <SPI_Timer_Status>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1f2      	bne.n	8009168 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8009182:	7bfb      	ldrb	r3, [r7, #15]
 8009184:	2bfe      	cmp	r3, #254	; 0xfe
 8009186:	d001      	beq.n	800918c <rcvr_datablock+0x34>
 8009188:	2300      	movs	r3, #0
 800918a:	e00a      	b.n	80091a2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800918c:	6839      	ldr	r1, [r7, #0]
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f7ff ff60 	bl	8009054 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8009194:	20ff      	movs	r0, #255	; 0xff
 8009196:	f7ff ff47 	bl	8009028 <xchg_spi>
 800919a:	20ff      	movs	r0, #255	; 0xff
 800919c:	f7ff ff44 	bl	8009028 <xchg_spi>

	return 1;						/* Function succeeded */
 80091a0:	2301      	movs	r3, #1
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b084      	sub	sp, #16
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
 80091b2:	460b      	mov	r3, r1
 80091b4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80091b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80091ba:	f7ff ff82 	bl	80090c2 <wait_ready>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d101      	bne.n	80091c8 <xmit_datablock+0x1e>
 80091c4:	2300      	movs	r3, #0
 80091c6:	e01e      	b.n	8009206 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80091c8:	78fb      	ldrb	r3, [r7, #3]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7ff ff2c 	bl	8009028 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	2bfd      	cmp	r3, #253	; 0xfd
 80091d4:	d016      	beq.n	8009204 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80091d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7ff ff56 	bl	800908c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80091e0:	20ff      	movs	r0, #255	; 0xff
 80091e2:	f7ff ff21 	bl	8009028 <xchg_spi>
 80091e6:	20ff      	movs	r0, #255	; 0xff
 80091e8:	f7ff ff1e 	bl	8009028 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80091ec:	20ff      	movs	r0, #255	; 0xff
 80091ee:	f7ff ff1b 	bl	8009028 <xchg_spi>
 80091f2:	4603      	mov	r3, r0
 80091f4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80091f6:	7bfb      	ldrb	r3, [r7, #15]
 80091f8:	f003 031f 	and.w	r3, r3, #31
 80091fc:	2b05      	cmp	r3, #5
 80091fe:	d001      	beq.n	8009204 <xmit_datablock+0x5a>
 8009200:	2300      	movs	r3, #0
 8009202:	e000      	b.n	8009206 <xmit_datablock+0x5c>
	}
	return 1;
 8009204:	2301      	movs	r3, #1
}
 8009206:	4618      	mov	r0, r3
 8009208:	3710      	adds	r7, #16
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	4603      	mov	r3, r0
 8009216:	6039      	str	r1, [r7, #0]
 8009218:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800921a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800921e:	2b00      	cmp	r3, #0
 8009220:	da0e      	bge.n	8009240 <send_cmd+0x32>
		cmd &= 0x7F;
 8009222:	79fb      	ldrb	r3, [r7, #7]
 8009224:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009228:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800922a:	2100      	movs	r1, #0
 800922c:	2037      	movs	r0, #55	; 0x37
 800922e:	f7ff ffee 	bl	800920e <send_cmd>
 8009232:	4603      	mov	r3, r0
 8009234:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8009236:	7bbb      	ldrb	r3, [r7, #14]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d901      	bls.n	8009240 <send_cmd+0x32>
 800923c:	7bbb      	ldrb	r3, [r7, #14]
 800923e:	e051      	b.n	80092e4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8009240:	79fb      	ldrb	r3, [r7, #7]
 8009242:	2b0c      	cmp	r3, #12
 8009244:	d008      	beq.n	8009258 <send_cmd+0x4a>
		despiselect();
 8009246:	f7ff ff5f 	bl	8009108 <despiselect>
		if (!spiselect()) return 0xFF;
 800924a:	f7ff ff6b 	bl	8009124 <spiselect>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	d101      	bne.n	8009258 <send_cmd+0x4a>
 8009254:	23ff      	movs	r3, #255	; 0xff
 8009256:	e045      	b.n	80092e4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8009258:	79fb      	ldrb	r3, [r7, #7]
 800925a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800925e:	b2db      	uxtb	r3, r3
 8009260:	4618      	mov	r0, r3
 8009262:	f7ff fee1 	bl	8009028 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	0e1b      	lsrs	r3, r3, #24
 800926a:	b2db      	uxtb	r3, r3
 800926c:	4618      	mov	r0, r3
 800926e:	f7ff fedb 	bl	8009028 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	0c1b      	lsrs	r3, r3, #16
 8009276:	b2db      	uxtb	r3, r3
 8009278:	4618      	mov	r0, r3
 800927a:	f7ff fed5 	bl	8009028 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	0a1b      	lsrs	r3, r3, #8
 8009282:	b2db      	uxtb	r3, r3
 8009284:	4618      	mov	r0, r3
 8009286:	f7ff fecf 	bl	8009028 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	b2db      	uxtb	r3, r3
 800928e:	4618      	mov	r0, r3
 8009290:	f7ff feca 	bl	8009028 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8009294:	2301      	movs	r3, #1
 8009296:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8009298:	79fb      	ldrb	r3, [r7, #7]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d101      	bne.n	80092a2 <send_cmd+0x94>
 800929e:	2395      	movs	r3, #149	; 0x95
 80092a0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80092a2:	79fb      	ldrb	r3, [r7, #7]
 80092a4:	2b08      	cmp	r3, #8
 80092a6:	d101      	bne.n	80092ac <send_cmd+0x9e>
 80092a8:	2387      	movs	r3, #135	; 0x87
 80092aa:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff feba 	bl	8009028 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80092b4:	79fb      	ldrb	r3, [r7, #7]
 80092b6:	2b0c      	cmp	r3, #12
 80092b8:	d102      	bne.n	80092c0 <send_cmd+0xb2>
 80092ba:	20ff      	movs	r0, #255	; 0xff
 80092bc:	f7ff feb4 	bl	8009028 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80092c0:	230a      	movs	r3, #10
 80092c2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80092c4:	20ff      	movs	r0, #255	; 0xff
 80092c6:	f7ff feaf 	bl	8009028 <xchg_spi>
 80092ca:	4603      	mov	r3, r0
 80092cc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80092ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	da05      	bge.n	80092e2 <send_cmd+0xd4>
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	3b01      	subs	r3, #1
 80092da:	73fb      	strb	r3, [r7, #15]
 80092dc:	7bfb      	ldrb	r3, [r7, #15]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1f0      	bne.n	80092c4 <send_cmd+0xb6>

	return res;							/* Return received response */
 80092e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80092ec:	b590      	push	{r4, r7, lr}
 80092ee:	b085      	sub	sp, #20
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	4603      	mov	r3, r0
 80092f4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80092f6:	79fb      	ldrb	r3, [r7, #7]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d001      	beq.n	8009300 <USER_SPI_initialize+0x14>
 80092fc:	2301      	movs	r3, #1
 80092fe:	e0d6      	b.n	80094ae <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8009300:	4b6d      	ldr	r3, [pc, #436]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	f003 0302 	and.w	r3, r3, #2
 800930a:	2b00      	cmp	r3, #0
 800930c:	d003      	beq.n	8009316 <USER_SPI_initialize+0x2a>
 800930e:	4b6a      	ldr	r3, [pc, #424]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	b2db      	uxtb	r3, r3
 8009314:	e0cb      	b.n	80094ae <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8009316:	4b69      	ldr	r3, [pc, #420]	; (80094bc <USER_SPI_initialize+0x1d0>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009320:	4b66      	ldr	r3, [pc, #408]	; (80094bc <USER_SPI_initialize+0x1d0>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8009328:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800932a:	230a      	movs	r3, #10
 800932c:	73fb      	strb	r3, [r7, #15]
 800932e:	e005      	b.n	800933c <USER_SPI_initialize+0x50>
 8009330:	20ff      	movs	r0, #255	; 0xff
 8009332:	f7ff fe79 	bl	8009028 <xchg_spi>
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	3b01      	subs	r3, #1
 800933a:	73fb      	strb	r3, [r7, #15]
 800933c:	7bfb      	ldrb	r3, [r7, #15]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1f6      	bne.n	8009330 <USER_SPI_initialize+0x44>

	ty = 0;
 8009342:	2300      	movs	r3, #0
 8009344:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8009346:	2100      	movs	r1, #0
 8009348:	2000      	movs	r0, #0
 800934a:	f7ff ff60 	bl	800920e <send_cmd>
 800934e:	4603      	mov	r3, r0
 8009350:	2b01      	cmp	r3, #1
 8009352:	f040 808b 	bne.w	800946c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8009356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800935a:	f7ff fe3b 	bl	8008fd4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800935e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009362:	2008      	movs	r0, #8
 8009364:	f7ff ff53 	bl	800920e <send_cmd>
 8009368:	4603      	mov	r3, r0
 800936a:	2b01      	cmp	r3, #1
 800936c:	d151      	bne.n	8009412 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800936e:	2300      	movs	r3, #0
 8009370:	73fb      	strb	r3, [r7, #15]
 8009372:	e00d      	b.n	8009390 <USER_SPI_initialize+0xa4>
 8009374:	7bfc      	ldrb	r4, [r7, #15]
 8009376:	20ff      	movs	r0, #255	; 0xff
 8009378:	f7ff fe56 	bl	8009028 <xchg_spi>
 800937c:	4603      	mov	r3, r0
 800937e:	461a      	mov	r2, r3
 8009380:	f104 0310 	add.w	r3, r4, #16
 8009384:	443b      	add	r3, r7
 8009386:	f803 2c08 	strb.w	r2, [r3, #-8]
 800938a:	7bfb      	ldrb	r3, [r7, #15]
 800938c:	3301      	adds	r3, #1
 800938e:	73fb      	strb	r3, [r7, #15]
 8009390:	7bfb      	ldrb	r3, [r7, #15]
 8009392:	2b03      	cmp	r3, #3
 8009394:	d9ee      	bls.n	8009374 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8009396:	7abb      	ldrb	r3, [r7, #10]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d167      	bne.n	800946c <USER_SPI_initialize+0x180>
 800939c:	7afb      	ldrb	r3, [r7, #11]
 800939e:	2baa      	cmp	r3, #170	; 0xaa
 80093a0:	d164      	bne.n	800946c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80093a2:	bf00      	nop
 80093a4:	f7ff fe2a 	bl	8008ffc <SPI_Timer_Status>
 80093a8:	4603      	mov	r3, r0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d007      	beq.n	80093be <USER_SPI_initialize+0xd2>
 80093ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80093b2:	20a9      	movs	r0, #169	; 0xa9
 80093b4:	f7ff ff2b 	bl	800920e <send_cmd>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1f2      	bne.n	80093a4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80093be:	f7ff fe1d 	bl	8008ffc <SPI_Timer_Status>
 80093c2:	4603      	mov	r3, r0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d051      	beq.n	800946c <USER_SPI_initialize+0x180>
 80093c8:	2100      	movs	r1, #0
 80093ca:	203a      	movs	r0, #58	; 0x3a
 80093cc:	f7ff ff1f 	bl	800920e <send_cmd>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d14a      	bne.n	800946c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80093d6:	2300      	movs	r3, #0
 80093d8:	73fb      	strb	r3, [r7, #15]
 80093da:	e00d      	b.n	80093f8 <USER_SPI_initialize+0x10c>
 80093dc:	7bfc      	ldrb	r4, [r7, #15]
 80093de:	20ff      	movs	r0, #255	; 0xff
 80093e0:	f7ff fe22 	bl	8009028 <xchg_spi>
 80093e4:	4603      	mov	r3, r0
 80093e6:	461a      	mov	r2, r3
 80093e8:	f104 0310 	add.w	r3, r4, #16
 80093ec:	443b      	add	r3, r7
 80093ee:	f803 2c08 	strb.w	r2, [r3, #-8]
 80093f2:	7bfb      	ldrb	r3, [r7, #15]
 80093f4:	3301      	adds	r3, #1
 80093f6:	73fb      	strb	r3, [r7, #15]
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	2b03      	cmp	r3, #3
 80093fc:	d9ee      	bls.n	80093dc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80093fe:	7a3b      	ldrb	r3, [r7, #8]
 8009400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009404:	2b00      	cmp	r3, #0
 8009406:	d001      	beq.n	800940c <USER_SPI_initialize+0x120>
 8009408:	230c      	movs	r3, #12
 800940a:	e000      	b.n	800940e <USER_SPI_initialize+0x122>
 800940c:	2304      	movs	r3, #4
 800940e:	737b      	strb	r3, [r7, #13]
 8009410:	e02c      	b.n	800946c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8009412:	2100      	movs	r1, #0
 8009414:	20a9      	movs	r0, #169	; 0xa9
 8009416:	f7ff fefa 	bl	800920e <send_cmd>
 800941a:	4603      	mov	r3, r0
 800941c:	2b01      	cmp	r3, #1
 800941e:	d804      	bhi.n	800942a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8009420:	2302      	movs	r3, #2
 8009422:	737b      	strb	r3, [r7, #13]
 8009424:	23a9      	movs	r3, #169	; 0xa9
 8009426:	73bb      	strb	r3, [r7, #14]
 8009428:	e003      	b.n	8009432 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800942a:	2301      	movs	r3, #1
 800942c:	737b      	strb	r3, [r7, #13]
 800942e:	2301      	movs	r3, #1
 8009430:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8009432:	bf00      	nop
 8009434:	f7ff fde2 	bl	8008ffc <SPI_Timer_Status>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d007      	beq.n	800944e <USER_SPI_initialize+0x162>
 800943e:	7bbb      	ldrb	r3, [r7, #14]
 8009440:	2100      	movs	r1, #0
 8009442:	4618      	mov	r0, r3
 8009444:	f7ff fee3 	bl	800920e <send_cmd>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1f2      	bne.n	8009434 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800944e:	f7ff fdd5 	bl	8008ffc <SPI_Timer_Status>
 8009452:	4603      	mov	r3, r0
 8009454:	2b00      	cmp	r3, #0
 8009456:	d007      	beq.n	8009468 <USER_SPI_initialize+0x17c>
 8009458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800945c:	2010      	movs	r0, #16
 800945e:	f7ff fed6 	bl	800920e <send_cmd>
 8009462:	4603      	mov	r3, r0
 8009464:	2b00      	cmp	r3, #0
 8009466:	d001      	beq.n	800946c <USER_SPI_initialize+0x180>
				ty = 0;
 8009468:	2300      	movs	r3, #0
 800946a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800946c:	4a14      	ldr	r2, [pc, #80]	; (80094c0 <USER_SPI_initialize+0x1d4>)
 800946e:	7b7b      	ldrb	r3, [r7, #13]
 8009470:	7013      	strb	r3, [r2, #0]
	despiselect();
 8009472:	f7ff fe49 	bl	8009108 <despiselect>

	if (ty) {			/* OK */
 8009476:	7b7b      	ldrb	r3, [r7, #13]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d012      	beq.n	80094a2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800947c:	4b0f      	ldr	r3, [pc, #60]	; (80094bc <USER_SPI_initialize+0x1d0>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009486:	4b0d      	ldr	r3, [pc, #52]	; (80094bc <USER_SPI_initialize+0x1d0>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f042 0210 	orr.w	r2, r2, #16
 800948e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8009490:	4b09      	ldr	r3, [pc, #36]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	b2db      	uxtb	r3, r3
 8009496:	f023 0301 	bic.w	r3, r3, #1
 800949a:	b2da      	uxtb	r2, r3
 800949c:	4b06      	ldr	r3, [pc, #24]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 800949e:	701a      	strb	r2, [r3, #0]
 80094a0:	e002      	b.n	80094a8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80094a2:	4b05      	ldr	r3, [pc, #20]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 80094a4:	2201      	movs	r2, #1
 80094a6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80094a8:	4b03      	ldr	r3, [pc, #12]	; (80094b8 <USER_SPI_initialize+0x1cc>)
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	b2db      	uxtb	r3, r3
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3714      	adds	r7, #20
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd90      	pop	{r4, r7, pc}
 80094b6:	bf00      	nop
 80094b8:	20000040 	.word	0x20000040
 80094bc:	20000638 	.word	0x20000638
 80094c0:	20000830 	.word	0x20000830

080094c4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	4603      	mov	r3, r0
 80094cc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80094ce:	79fb      	ldrb	r3, [r7, #7]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d001      	beq.n	80094d8 <USER_SPI_status+0x14>
 80094d4:	2301      	movs	r3, #1
 80094d6:	e002      	b.n	80094de <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80094d8:	4b04      	ldr	r3, [pc, #16]	; (80094ec <USER_SPI_status+0x28>)
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	b2db      	uxtb	r3, r3
}
 80094de:	4618      	mov	r0, r3
 80094e0:	370c      	adds	r7, #12
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	20000040 	.word	0x20000040

080094f0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60b9      	str	r1, [r7, #8]
 80094f8:	607a      	str	r2, [r7, #4]
 80094fa:	603b      	str	r3, [r7, #0]
 80094fc:	4603      	mov	r3, r0
 80094fe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8009500:	7bfb      	ldrb	r3, [r7, #15]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d102      	bne.n	800950c <USER_SPI_read+0x1c>
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d101      	bne.n	8009510 <USER_SPI_read+0x20>
 800950c:	2304      	movs	r3, #4
 800950e:	e04d      	b.n	80095ac <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009510:	4b28      	ldr	r3, [pc, #160]	; (80095b4 <USER_SPI_read+0xc4>)
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	b2db      	uxtb	r3, r3
 8009516:	f003 0301 	and.w	r3, r3, #1
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <USER_SPI_read+0x32>
 800951e:	2303      	movs	r3, #3
 8009520:	e044      	b.n	80095ac <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8009522:	4b25      	ldr	r3, [pc, #148]	; (80095b8 <USER_SPI_read+0xc8>)
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	f003 0308 	and.w	r3, r3, #8
 800952a:	2b00      	cmp	r3, #0
 800952c:	d102      	bne.n	8009534 <USER_SPI_read+0x44>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	025b      	lsls	r3, r3, #9
 8009532:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d111      	bne.n	800955e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	2011      	movs	r0, #17
 800953e:	f7ff fe66 	bl	800920e <send_cmd>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d129      	bne.n	800959c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8009548:	f44f 7100 	mov.w	r1, #512	; 0x200
 800954c:	68b8      	ldr	r0, [r7, #8]
 800954e:	f7ff fe03 	bl	8009158 <rcvr_datablock>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d021      	beq.n	800959c <USER_SPI_read+0xac>
			count = 0;
 8009558:	2300      	movs	r3, #0
 800955a:	603b      	str	r3, [r7, #0]
 800955c:	e01e      	b.n	800959c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800955e:	6879      	ldr	r1, [r7, #4]
 8009560:	2012      	movs	r0, #18
 8009562:	f7ff fe54 	bl	800920e <send_cmd>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d117      	bne.n	800959c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800956c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009570:	68b8      	ldr	r0, [r7, #8]
 8009572:	f7ff fdf1 	bl	8009158 <rcvr_datablock>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00a      	beq.n	8009592 <USER_SPI_read+0xa2>
				buff += 512;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8009582:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	3b01      	subs	r3, #1
 8009588:	603b      	str	r3, [r7, #0]
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1ed      	bne.n	800956c <USER_SPI_read+0x7c>
 8009590:	e000      	b.n	8009594 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8009592:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8009594:	2100      	movs	r1, #0
 8009596:	200c      	movs	r0, #12
 8009598:	f7ff fe39 	bl	800920e <send_cmd>
		}
	}
	despiselect();
 800959c:	f7ff fdb4 	bl	8009108 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	bf14      	ite	ne
 80095a6:	2301      	movne	r3, #1
 80095a8:	2300      	moveq	r3, #0
 80095aa:	b2db      	uxtb	r3, r3
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	20000040 	.word	0x20000040
 80095b8:	20000830 	.word	0x20000830

080095bc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60b9      	str	r1, [r7, #8]
 80095c4:	607a      	str	r2, [r7, #4]
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	4603      	mov	r3, r0
 80095ca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80095cc:	7bfb      	ldrb	r3, [r7, #15]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <USER_SPI_write+0x1c>
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d101      	bne.n	80095dc <USER_SPI_write+0x20>
 80095d8:	2304      	movs	r3, #4
 80095da:	e063      	b.n	80096a4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80095dc:	4b33      	ldr	r3, [pc, #204]	; (80096ac <USER_SPI_write+0xf0>)
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	f003 0301 	and.w	r3, r3, #1
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d001      	beq.n	80095ee <USER_SPI_write+0x32>
 80095ea:	2303      	movs	r3, #3
 80095ec:	e05a      	b.n	80096a4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80095ee:	4b2f      	ldr	r3, [pc, #188]	; (80096ac <USER_SPI_write+0xf0>)
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	f003 0304 	and.w	r3, r3, #4
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d001      	beq.n	8009600 <USER_SPI_write+0x44>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e051      	b.n	80096a4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8009600:	4b2b      	ldr	r3, [pc, #172]	; (80096b0 <USER_SPI_write+0xf4>)
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	f003 0308 	and.w	r3, r3, #8
 8009608:	2b00      	cmp	r3, #0
 800960a:	d102      	bne.n	8009612 <USER_SPI_write+0x56>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	025b      	lsls	r3, r3, #9
 8009610:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d110      	bne.n	800963a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8009618:	6879      	ldr	r1, [r7, #4]
 800961a:	2018      	movs	r0, #24
 800961c:	f7ff fdf7 	bl	800920e <send_cmd>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d136      	bne.n	8009694 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8009626:	21fe      	movs	r1, #254	; 0xfe
 8009628:	68b8      	ldr	r0, [r7, #8]
 800962a:	f7ff fdbe 	bl	80091aa <xmit_datablock>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d02f      	beq.n	8009694 <USER_SPI_write+0xd8>
			count = 0;
 8009634:	2300      	movs	r3, #0
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	e02c      	b.n	8009694 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800963a:	4b1d      	ldr	r3, [pc, #116]	; (80096b0 <USER_SPI_write+0xf4>)
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	f003 0306 	and.w	r3, r3, #6
 8009642:	2b00      	cmp	r3, #0
 8009644:	d003      	beq.n	800964e <USER_SPI_write+0x92>
 8009646:	6839      	ldr	r1, [r7, #0]
 8009648:	2097      	movs	r0, #151	; 0x97
 800964a:	f7ff fde0 	bl	800920e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800964e:	6879      	ldr	r1, [r7, #4]
 8009650:	2019      	movs	r0, #25
 8009652:	f7ff fddc 	bl	800920e <send_cmd>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d11b      	bne.n	8009694 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800965c:	21fc      	movs	r1, #252	; 0xfc
 800965e:	68b8      	ldr	r0, [r7, #8]
 8009660:	f7ff fda3 	bl	80091aa <xmit_datablock>
 8009664:	4603      	mov	r3, r0
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00a      	beq.n	8009680 <USER_SPI_write+0xc4>
				buff += 512;
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8009670:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	3b01      	subs	r3, #1
 8009676:	603b      	str	r3, [r7, #0]
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d1ee      	bne.n	800965c <USER_SPI_write+0xa0>
 800967e:	e000      	b.n	8009682 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8009680:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8009682:	21fd      	movs	r1, #253	; 0xfd
 8009684:	2000      	movs	r0, #0
 8009686:	f7ff fd90 	bl	80091aa <xmit_datablock>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d101      	bne.n	8009694 <USER_SPI_write+0xd8>
 8009690:	2301      	movs	r3, #1
 8009692:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8009694:	f7ff fd38 	bl	8009108 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	2b00      	cmp	r3, #0
 800969c:	bf14      	ite	ne
 800969e:	2301      	movne	r3, #1
 80096a0:	2300      	moveq	r3, #0
 80096a2:	b2db      	uxtb	r3, r3
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}
 80096ac:	20000040 	.word	0x20000040
 80096b0:	20000830 	.word	0x20000830

080096b4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b08c      	sub	sp, #48	; 0x30
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	4603      	mov	r3, r0
 80096bc:	603a      	str	r2, [r7, #0]
 80096be:	71fb      	strb	r3, [r7, #7]
 80096c0:	460b      	mov	r3, r1
 80096c2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80096c4:	79fb      	ldrb	r3, [r7, #7]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d001      	beq.n	80096ce <USER_SPI_ioctl+0x1a>
 80096ca:	2304      	movs	r3, #4
 80096cc:	e15a      	b.n	8009984 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80096ce:	4baf      	ldr	r3, [pc, #700]	; (800998c <USER_SPI_ioctl+0x2d8>)
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <USER_SPI_ioctl+0x2c>
 80096dc:	2303      	movs	r3, #3
 80096de:	e151      	b.n	8009984 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80096e0:	2301      	movs	r3, #1
 80096e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80096e6:	79bb      	ldrb	r3, [r7, #6]
 80096e8:	2b04      	cmp	r3, #4
 80096ea:	f200 8136 	bhi.w	800995a <USER_SPI_ioctl+0x2a6>
 80096ee:	a201      	add	r2, pc, #4	; (adr r2, 80096f4 <USER_SPI_ioctl+0x40>)
 80096f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f4:	08009709 	.word	0x08009709
 80096f8:	0800971d 	.word	0x0800971d
 80096fc:	0800995b 	.word	0x0800995b
 8009700:	080097c9 	.word	0x080097c9
 8009704:	080098bf 	.word	0x080098bf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8009708:	f7ff fd0c 	bl	8009124 <spiselect>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 8127 	beq.w	8009962 <USER_SPI_ioctl+0x2ae>
 8009714:	2300      	movs	r3, #0
 8009716:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800971a:	e122      	b.n	8009962 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800971c:	2100      	movs	r1, #0
 800971e:	2009      	movs	r0, #9
 8009720:	f7ff fd75 	bl	800920e <send_cmd>
 8009724:	4603      	mov	r3, r0
 8009726:	2b00      	cmp	r3, #0
 8009728:	f040 811d 	bne.w	8009966 <USER_SPI_ioctl+0x2b2>
 800972c:	f107 030c 	add.w	r3, r7, #12
 8009730:	2110      	movs	r1, #16
 8009732:	4618      	mov	r0, r3
 8009734:	f7ff fd10 	bl	8009158 <rcvr_datablock>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	f000 8113 	beq.w	8009966 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8009740:	7b3b      	ldrb	r3, [r7, #12]
 8009742:	099b      	lsrs	r3, r3, #6
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b01      	cmp	r3, #1
 8009748:	d111      	bne.n	800976e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800974a:	7d7b      	ldrb	r3, [r7, #21]
 800974c:	461a      	mov	r2, r3
 800974e:	7d3b      	ldrb	r3, [r7, #20]
 8009750:	021b      	lsls	r3, r3, #8
 8009752:	4413      	add	r3, r2
 8009754:	461a      	mov	r2, r3
 8009756:	7cfb      	ldrb	r3, [r7, #19]
 8009758:	041b      	lsls	r3, r3, #16
 800975a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800975e:	4413      	add	r3, r2
 8009760:	3301      	adds	r3, #1
 8009762:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	029a      	lsls	r2, r3, #10
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	601a      	str	r2, [r3, #0]
 800976c:	e028      	b.n	80097c0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800976e:	7c7b      	ldrb	r3, [r7, #17]
 8009770:	f003 030f 	and.w	r3, r3, #15
 8009774:	b2da      	uxtb	r2, r3
 8009776:	7dbb      	ldrb	r3, [r7, #22]
 8009778:	09db      	lsrs	r3, r3, #7
 800977a:	b2db      	uxtb	r3, r3
 800977c:	4413      	add	r3, r2
 800977e:	b2da      	uxtb	r2, r3
 8009780:	7d7b      	ldrb	r3, [r7, #21]
 8009782:	005b      	lsls	r3, r3, #1
 8009784:	b2db      	uxtb	r3, r3
 8009786:	f003 0306 	and.w	r3, r3, #6
 800978a:	b2db      	uxtb	r3, r3
 800978c:	4413      	add	r3, r2
 800978e:	b2db      	uxtb	r3, r3
 8009790:	3302      	adds	r3, #2
 8009792:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8009796:	7d3b      	ldrb	r3, [r7, #20]
 8009798:	099b      	lsrs	r3, r3, #6
 800979a:	b2db      	uxtb	r3, r3
 800979c:	461a      	mov	r2, r3
 800979e:	7cfb      	ldrb	r3, [r7, #19]
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	441a      	add	r2, r3
 80097a4:	7cbb      	ldrb	r3, [r7, #18]
 80097a6:	029b      	lsls	r3, r3, #10
 80097a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80097ac:	4413      	add	r3, r2
 80097ae:	3301      	adds	r3, #1
 80097b0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80097b2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80097b6:	3b09      	subs	r3, #9
 80097b8:	69fa      	ldr	r2, [r7, #28]
 80097ba:	409a      	lsls	r2, r3
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80097c0:	2300      	movs	r3, #0
 80097c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80097c6:	e0ce      	b.n	8009966 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80097c8:	4b71      	ldr	r3, [pc, #452]	; (8009990 <USER_SPI_ioctl+0x2dc>)
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	f003 0304 	and.w	r3, r3, #4
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d031      	beq.n	8009838 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80097d4:	2100      	movs	r1, #0
 80097d6:	208d      	movs	r0, #141	; 0x8d
 80097d8:	f7ff fd19 	bl	800920e <send_cmd>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f040 80c3 	bne.w	800996a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80097e4:	20ff      	movs	r0, #255	; 0xff
 80097e6:	f7ff fc1f 	bl	8009028 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80097ea:	f107 030c 	add.w	r3, r7, #12
 80097ee:	2110      	movs	r1, #16
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7ff fcb1 	bl	8009158 <rcvr_datablock>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 80b6 	beq.w	800996a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80097fe:	2330      	movs	r3, #48	; 0x30
 8009800:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009804:	e007      	b.n	8009816 <USER_SPI_ioctl+0x162>
 8009806:	20ff      	movs	r0, #255	; 0xff
 8009808:	f7ff fc0e 	bl	8009028 <xchg_spi>
 800980c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009810:	3b01      	subs	r3, #1
 8009812:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009816:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1f3      	bne.n	8009806 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800981e:	7dbb      	ldrb	r3, [r7, #22]
 8009820:	091b      	lsrs	r3, r3, #4
 8009822:	b2db      	uxtb	r3, r3
 8009824:	461a      	mov	r2, r3
 8009826:	2310      	movs	r3, #16
 8009828:	fa03 f202 	lsl.w	r2, r3, r2
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8009836:	e098      	b.n	800996a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8009838:	2100      	movs	r1, #0
 800983a:	2009      	movs	r0, #9
 800983c:	f7ff fce7 	bl	800920e <send_cmd>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	f040 8091 	bne.w	800996a <USER_SPI_ioctl+0x2b6>
 8009848:	f107 030c 	add.w	r3, r7, #12
 800984c:	2110      	movs	r1, #16
 800984e:	4618      	mov	r0, r3
 8009850:	f7ff fc82 	bl	8009158 <rcvr_datablock>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	f000 8087 	beq.w	800996a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800985c:	4b4c      	ldr	r3, [pc, #304]	; (8009990 <USER_SPI_ioctl+0x2dc>)
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	f003 0302 	and.w	r3, r3, #2
 8009864:	2b00      	cmp	r3, #0
 8009866:	d012      	beq.n	800988e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8009868:	7dbb      	ldrb	r3, [r7, #22]
 800986a:	005b      	lsls	r3, r3, #1
 800986c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8009870:	7dfa      	ldrb	r2, [r7, #23]
 8009872:	09d2      	lsrs	r2, r2, #7
 8009874:	b2d2      	uxtb	r2, r2
 8009876:	4413      	add	r3, r2
 8009878:	1c5a      	adds	r2, r3, #1
 800987a:	7e7b      	ldrb	r3, [r7, #25]
 800987c:	099b      	lsrs	r3, r3, #6
 800987e:	b2db      	uxtb	r3, r3
 8009880:	3b01      	subs	r3, #1
 8009882:	fa02 f303 	lsl.w	r3, r2, r3
 8009886:	461a      	mov	r2, r3
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	e013      	b.n	80098b6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800988e:	7dbb      	ldrb	r3, [r7, #22]
 8009890:	109b      	asrs	r3, r3, #2
 8009892:	b29b      	uxth	r3, r3
 8009894:	f003 031f 	and.w	r3, r3, #31
 8009898:	3301      	adds	r3, #1
 800989a:	7dfa      	ldrb	r2, [r7, #23]
 800989c:	00d2      	lsls	r2, r2, #3
 800989e:	f002 0218 	and.w	r2, r2, #24
 80098a2:	7df9      	ldrb	r1, [r7, #23]
 80098a4:	0949      	lsrs	r1, r1, #5
 80098a6:	b2c9      	uxtb	r1, r1
 80098a8:	440a      	add	r2, r1
 80098aa:	3201      	adds	r2, #1
 80098ac:	fb02 f303 	mul.w	r3, r2, r3
 80098b0:	461a      	mov	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80098bc:	e055      	b.n	800996a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80098be:	4b34      	ldr	r3, [pc, #208]	; (8009990 <USER_SPI_ioctl+0x2dc>)
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	f003 0306 	and.w	r3, r3, #6
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d051      	beq.n	800996e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80098ca:	f107 020c 	add.w	r2, r7, #12
 80098ce:	79fb      	ldrb	r3, [r7, #7]
 80098d0:	210b      	movs	r1, #11
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7ff feee 	bl	80096b4 <USER_SPI_ioctl>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d149      	bne.n	8009972 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80098de:	7b3b      	ldrb	r3, [r7, #12]
 80098e0:	099b      	lsrs	r3, r3, #6
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d104      	bne.n	80098f2 <USER_SPI_ioctl+0x23e>
 80098e8:	7dbb      	ldrb	r3, [r7, #22]
 80098ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d041      	beq.n	8009976 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	623b      	str	r3, [r7, #32]
 80098f6:	6a3b      	ldr	r3, [r7, #32]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80098fc:	6a3b      	ldr	r3, [r7, #32]
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8009902:	4b23      	ldr	r3, [pc, #140]	; (8009990 <USER_SPI_ioctl+0x2dc>)
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	f003 0308 	and.w	r3, r3, #8
 800990a:	2b00      	cmp	r3, #0
 800990c:	d105      	bne.n	800991a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800990e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009910:	025b      	lsls	r3, r3, #9
 8009912:	62bb      	str	r3, [r7, #40]	; 0x28
 8009914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009916:	025b      	lsls	r3, r3, #9
 8009918:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800991a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800991c:	2020      	movs	r0, #32
 800991e:	f7ff fc76 	bl	800920e <send_cmd>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d128      	bne.n	800997a <USER_SPI_ioctl+0x2c6>
 8009928:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800992a:	2021      	movs	r0, #33	; 0x21
 800992c:	f7ff fc6f 	bl	800920e <send_cmd>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d121      	bne.n	800997a <USER_SPI_ioctl+0x2c6>
 8009936:	2100      	movs	r1, #0
 8009938:	2026      	movs	r0, #38	; 0x26
 800993a:	f7ff fc68 	bl	800920e <send_cmd>
 800993e:	4603      	mov	r3, r0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d11a      	bne.n	800997a <USER_SPI_ioctl+0x2c6>
 8009944:	f247 5030 	movw	r0, #30000	; 0x7530
 8009948:	f7ff fbbb 	bl	80090c2 <wait_ready>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d013      	beq.n	800997a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8009952:	2300      	movs	r3, #0
 8009954:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8009958:	e00f      	b.n	800997a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800995a:	2304      	movs	r3, #4
 800995c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009960:	e00c      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		break;
 8009962:	bf00      	nop
 8009964:	e00a      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		break;
 8009966:	bf00      	nop
 8009968:	e008      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		break;
 800996a:	bf00      	nop
 800996c:	e006      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800996e:	bf00      	nop
 8009970:	e004      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8009972:	bf00      	nop
 8009974:	e002      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8009976:	bf00      	nop
 8009978:	e000      	b.n	800997c <USER_SPI_ioctl+0x2c8>
		break;
 800997a:	bf00      	nop
	}

	despiselect();
 800997c:	f7ff fbc4 	bl	8009108 <despiselect>

	return res;
 8009980:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009984:	4618      	mov	r0, r3
 8009986:	3730      	adds	r7, #48	; 0x30
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}
 800998c:	20000040 	.word	0x20000040
 8009990:	20000830 	.word	0x20000830

08009994 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	4603      	mov	r3, r0
 800999c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800999e:	79fb      	ldrb	r3, [r7, #7]
 80099a0:	4a08      	ldr	r2, [pc, #32]	; (80099c4 <disk_status+0x30>)
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	4413      	add	r3, r2
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	79fa      	ldrb	r2, [r7, #7]
 80099ac:	4905      	ldr	r1, [pc, #20]	; (80099c4 <disk_status+0x30>)
 80099ae:	440a      	add	r2, r1
 80099b0:	7a12      	ldrb	r2, [r2, #8]
 80099b2:	4610      	mov	r0, r2
 80099b4:	4798      	blx	r3
 80099b6:	4603      	mov	r3, r0
 80099b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80099ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3710      	adds	r7, #16
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}
 80099c4:	20000864 	.word	0x20000864

080099c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80099d2:	2300      	movs	r3, #0
 80099d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80099d6:	79fb      	ldrb	r3, [r7, #7]
 80099d8:	4a0d      	ldr	r2, [pc, #52]	; (8009a10 <disk_initialize+0x48>)
 80099da:	5cd3      	ldrb	r3, [r2, r3]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d111      	bne.n	8009a04 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80099e0:	79fb      	ldrb	r3, [r7, #7]
 80099e2:	4a0b      	ldr	r2, [pc, #44]	; (8009a10 <disk_initialize+0x48>)
 80099e4:	2101      	movs	r1, #1
 80099e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	4a09      	ldr	r2, [pc, #36]	; (8009a10 <disk_initialize+0x48>)
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4413      	add	r3, r2
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	79fa      	ldrb	r2, [r7, #7]
 80099f6:	4906      	ldr	r1, [pc, #24]	; (8009a10 <disk_initialize+0x48>)
 80099f8:	440a      	add	r2, r1
 80099fa:	7a12      	ldrb	r2, [r2, #8]
 80099fc:	4610      	mov	r0, r2
 80099fe:	4798      	blx	r3
 8009a00:	4603      	mov	r3, r0
 8009a02:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	20000864 	.word	0x20000864

08009a14 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009a14:	b590      	push	{r4, r7, lr}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60b9      	str	r1, [r7, #8]
 8009a1c:	607a      	str	r2, [r7, #4]
 8009a1e:	603b      	str	r3, [r7, #0]
 8009a20:	4603      	mov	r3, r0
 8009a22:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009a24:	7bfb      	ldrb	r3, [r7, #15]
 8009a26:	4a0a      	ldr	r2, [pc, #40]	; (8009a50 <disk_read+0x3c>)
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	4413      	add	r3, r2
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	689c      	ldr	r4, [r3, #8]
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
 8009a32:	4a07      	ldr	r2, [pc, #28]	; (8009a50 <disk_read+0x3c>)
 8009a34:	4413      	add	r3, r2
 8009a36:	7a18      	ldrb	r0, [r3, #8]
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	68b9      	ldr	r1, [r7, #8]
 8009a3e:	47a0      	blx	r4
 8009a40:	4603      	mov	r3, r0
 8009a42:	75fb      	strb	r3, [r7, #23]
  return res;
 8009a44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	371c      	adds	r7, #28
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd90      	pop	{r4, r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	20000864 	.word	0x20000864

08009a54 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009a54:	b590      	push	{r4, r7, lr}
 8009a56:	b087      	sub	sp, #28
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60b9      	str	r1, [r7, #8]
 8009a5c:	607a      	str	r2, [r7, #4]
 8009a5e:	603b      	str	r3, [r7, #0]
 8009a60:	4603      	mov	r3, r0
 8009a62:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009a64:	7bfb      	ldrb	r3, [r7, #15]
 8009a66:	4a0a      	ldr	r2, [pc, #40]	; (8009a90 <disk_write+0x3c>)
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4413      	add	r3, r2
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	68dc      	ldr	r4, [r3, #12]
 8009a70:	7bfb      	ldrb	r3, [r7, #15]
 8009a72:	4a07      	ldr	r2, [pc, #28]	; (8009a90 <disk_write+0x3c>)
 8009a74:	4413      	add	r3, r2
 8009a76:	7a18      	ldrb	r0, [r3, #8]
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	68b9      	ldr	r1, [r7, #8]
 8009a7e:	47a0      	blx	r4
 8009a80:	4603      	mov	r3, r0
 8009a82:	75fb      	strb	r3, [r7, #23]
  return res;
 8009a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	371c      	adds	r7, #28
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd90      	pop	{r4, r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	20000864 	.word	0x20000864

08009a94 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	603a      	str	r2, [r7, #0]
 8009a9e:	71fb      	strb	r3, [r7, #7]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009aa4:	79fb      	ldrb	r3, [r7, #7]
 8009aa6:	4a09      	ldr	r2, [pc, #36]	; (8009acc <disk_ioctl+0x38>)
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	4413      	add	r3, r2
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	79fa      	ldrb	r2, [r7, #7]
 8009ab2:	4906      	ldr	r1, [pc, #24]	; (8009acc <disk_ioctl+0x38>)
 8009ab4:	440a      	add	r2, r1
 8009ab6:	7a10      	ldrb	r0, [r2, #8]
 8009ab8:	79b9      	ldrb	r1, [r7, #6]
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	4798      	blx	r3
 8009abe:	4603      	mov	r3, r0
 8009ac0:	73fb      	strb	r3, [r7, #15]
  return res;
 8009ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	20000864 	.word	0x20000864

08009ad0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	3301      	adds	r3, #1
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009ae0:	89fb      	ldrh	r3, [r7, #14]
 8009ae2:	021b      	lsls	r3, r3, #8
 8009ae4:	b21a      	sxth	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	b21b      	sxth	r3, r3
 8009aec:	4313      	orrs	r3, r2
 8009aee:	b21b      	sxth	r3, r3
 8009af0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009af2:	89fb      	ldrh	r3, [r7, #14]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3714      	adds	r7, #20
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009b00:	b480      	push	{r7}
 8009b02:	b085      	sub	sp, #20
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	3303      	adds	r3, #3
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	021b      	lsls	r3, r3, #8
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	3202      	adds	r2, #2
 8009b18:	7812      	ldrb	r2, [r2, #0]
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	021b      	lsls	r3, r3, #8
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	3201      	adds	r2, #1
 8009b26:	7812      	ldrb	r2, [r2, #0]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	021b      	lsls	r3, r3, #8
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	7812      	ldrb	r2, [r2, #0]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	60fb      	str	r3, [r7, #12]
	return rv;
 8009b38:	68fb      	ldr	r3, [r7, #12]
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3714      	adds	r7, #20
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr

08009b46 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009b46:	b480      	push	{r7}
 8009b48:	b083      	sub	sp, #12
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
 8009b4e:	460b      	mov	r3, r1
 8009b50:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	1c5a      	adds	r2, r3, #1
 8009b56:	607a      	str	r2, [r7, #4]
 8009b58:	887a      	ldrh	r2, [r7, #2]
 8009b5a:	b2d2      	uxtb	r2, r2
 8009b5c:	701a      	strb	r2, [r3, #0]
 8009b5e:	887b      	ldrh	r3, [r7, #2]
 8009b60:	0a1b      	lsrs	r3, r3, #8
 8009b62:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	607a      	str	r2, [r7, #4]
 8009b6a:	887a      	ldrh	r2, [r7, #2]
 8009b6c:	b2d2      	uxtb	r2, r2
 8009b6e:	701a      	strb	r2, [r3, #0]
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	1c5a      	adds	r2, r3, #1
 8009b8a:	607a      	str	r2, [r7, #4]
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	b2d2      	uxtb	r2, r2
 8009b90:	701a      	strb	r2, [r3, #0]
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	0a1b      	lsrs	r3, r3, #8
 8009b96:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	1c5a      	adds	r2, r3, #1
 8009b9c:	607a      	str	r2, [r7, #4]
 8009b9e:	683a      	ldr	r2, [r7, #0]
 8009ba0:	b2d2      	uxtb	r2, r2
 8009ba2:	701a      	strb	r2, [r3, #0]
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	0a1b      	lsrs	r3, r3, #8
 8009ba8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	1c5a      	adds	r2, r3, #1
 8009bae:	607a      	str	r2, [r7, #4]
 8009bb0:	683a      	ldr	r2, [r7, #0]
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	701a      	strb	r2, [r3, #0]
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	0a1b      	lsrs	r3, r3, #8
 8009bba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	607a      	str	r2, [r7, #4]
 8009bc2:	683a      	ldr	r2, [r7, #0]
 8009bc4:	b2d2      	uxtb	r2, r2
 8009bc6:	701a      	strb	r2, [r3, #0]
}
 8009bc8:	bf00      	nop
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009bd4:	b480      	push	{r7}
 8009bd6:	b087      	sub	sp, #28
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00d      	beq.n	8009c0a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	1c53      	adds	r3, r2, #1
 8009bf2:	613b      	str	r3, [r7, #16]
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	1c59      	adds	r1, r3, #1
 8009bf8:	6179      	str	r1, [r7, #20]
 8009bfa:	7812      	ldrb	r2, [r2, #0]
 8009bfc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3b01      	subs	r3, #1
 8009c02:	607b      	str	r3, [r7, #4]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1f1      	bne.n	8009bee <mem_cpy+0x1a>
	}
}
 8009c0a:	bf00      	nop
 8009c0c:	371c      	adds	r7, #28
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr

08009c16 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009c16:	b480      	push	{r7}
 8009c18:	b087      	sub	sp, #28
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	1c5a      	adds	r2, r3, #1
 8009c2a:	617a      	str	r2, [r7, #20]
 8009c2c:	68ba      	ldr	r2, [r7, #8]
 8009c2e:	b2d2      	uxtb	r2, r2
 8009c30:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	3b01      	subs	r3, #1
 8009c36:	607b      	str	r3, [r7, #4]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1f3      	bne.n	8009c26 <mem_set+0x10>
}
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	371c      	adds	r7, #28
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009c4c:	b480      	push	{r7}
 8009c4e:	b089      	sub	sp, #36	; 0x24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	61fb      	str	r3, [r7, #28]
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009c60:	2300      	movs	r3, #0
 8009c62:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009c64:	69fb      	ldr	r3, [r7, #28]
 8009c66:	1c5a      	adds	r2, r3, #1
 8009c68:	61fa      	str	r2, [r7, #28]
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	61ba      	str	r2, [r7, #24]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	1acb      	subs	r3, r1, r3
 8009c78:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	607b      	str	r3, [r7, #4]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <mem_cmp+0x40>
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d0eb      	beq.n	8009c64 <mem_cmp+0x18>

	return r;
 8009c8c:	697b      	ldr	r3, [r7, #20]
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3724      	adds	r7, #36	; 0x24
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009c9a:	b480      	push	{r7}
 8009c9c:	b083      	sub	sp, #12
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
 8009ca2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009ca4:	e002      	b.n	8009cac <chk_chr+0x12>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	607b      	str	r3, [r7, #4]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d005      	beq.n	8009cc0 <chk_chr+0x26>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	461a      	mov	r2, r3
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d1f2      	bne.n	8009ca6 <chk_chr+0xc>
	return *str;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	781b      	ldrb	r3, [r3, #0]
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b082      	sub	sp, #8
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d009      	beq.n	8009cf2 <lock_fs+0x22>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	68db      	ldr	r3, [r3, #12]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f002 fa92 	bl	800c20c <ff_req_grant>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d001      	beq.n	8009cf2 <lock_fs+0x22>
 8009cee:	2301      	movs	r3, #1
 8009cf0:	e000      	b.n	8009cf4 <lock_fs+0x24>
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3708      	adds	r7, #8
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	460b      	mov	r3, r1
 8009d06:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d00d      	beq.n	8009d2a <unlock_fs+0x2e>
 8009d0e:	78fb      	ldrb	r3, [r7, #3]
 8009d10:	2b0c      	cmp	r3, #12
 8009d12:	d00a      	beq.n	8009d2a <unlock_fs+0x2e>
 8009d14:	78fb      	ldrb	r3, [r7, #3]
 8009d16:	2b0b      	cmp	r3, #11
 8009d18:	d007      	beq.n	8009d2a <unlock_fs+0x2e>
 8009d1a:	78fb      	ldrb	r3, [r7, #3]
 8009d1c:	2b0f      	cmp	r3, #15
 8009d1e:	d004      	beq.n	8009d2a <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	4618      	mov	r0, r3
 8009d26:	f002 fa86 	bl	800c236 <ff_rel_grant>
	}
}
 8009d2a:	bf00      	nop
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
	...

08009d34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009d3e:	2300      	movs	r3, #0
 8009d40:	60bb      	str	r3, [r7, #8]
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	60fb      	str	r3, [r7, #12]
 8009d46:	e029      	b.n	8009d9c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009d48:	4a27      	ldr	r2, [pc, #156]	; (8009de8 <chk_lock+0xb4>)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	011b      	lsls	r3, r3, #4
 8009d4e:	4413      	add	r3, r2
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d01d      	beq.n	8009d92 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009d56:	4a24      	ldr	r2, [pc, #144]	; (8009de8 <chk_lock+0xb4>)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	011b      	lsls	r3, r3, #4
 8009d5c:	4413      	add	r3, r2
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d116      	bne.n	8009d96 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009d68:	4a1f      	ldr	r2, [pc, #124]	; (8009de8 <chk_lock+0xb4>)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	011b      	lsls	r3, r3, #4
 8009d6e:	4413      	add	r3, r2
 8009d70:	3304      	adds	r3, #4
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d10c      	bne.n	8009d96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009d7c:	4a1a      	ldr	r2, [pc, #104]	; (8009de8 <chk_lock+0xb4>)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	011b      	lsls	r3, r3, #4
 8009d82:	4413      	add	r3, r2
 8009d84:	3308      	adds	r3, #8
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d102      	bne.n	8009d96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009d90:	e007      	b.n	8009da2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009d92:	2301      	movs	r3, #1
 8009d94:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	60fb      	str	r3, [r7, #12]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d9d2      	bls.n	8009d48 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d109      	bne.n	8009dbc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d102      	bne.n	8009db4 <chk_lock+0x80>
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b02      	cmp	r3, #2
 8009db2:	d101      	bne.n	8009db8 <chk_lock+0x84>
 8009db4:	2300      	movs	r3, #0
 8009db6:	e010      	b.n	8009dda <chk_lock+0xa6>
 8009db8:	2312      	movs	r3, #18
 8009dba:	e00e      	b.n	8009dda <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d108      	bne.n	8009dd4 <chk_lock+0xa0>
 8009dc2:	4a09      	ldr	r2, [pc, #36]	; (8009de8 <chk_lock+0xb4>)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	011b      	lsls	r3, r3, #4
 8009dc8:	4413      	add	r3, r2
 8009dca:	330c      	adds	r3, #12
 8009dcc:	881b      	ldrh	r3, [r3, #0]
 8009dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009dd2:	d101      	bne.n	8009dd8 <chk_lock+0xa4>
 8009dd4:	2310      	movs	r3, #16
 8009dd6:	e000      	b.n	8009dda <chk_lock+0xa6>
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3714      	adds	r7, #20
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	20000844 	.word	0x20000844

08009dec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009df2:	2300      	movs	r3, #0
 8009df4:	607b      	str	r3, [r7, #4]
 8009df6:	e002      	b.n	8009dfe <enq_lock+0x12>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	607b      	str	r3, [r7, #4]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d806      	bhi.n	8009e12 <enq_lock+0x26>
 8009e04:	4a09      	ldr	r2, [pc, #36]	; (8009e2c <enq_lock+0x40>)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	011b      	lsls	r3, r3, #4
 8009e0a:	4413      	add	r3, r2
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d1f2      	bne.n	8009df8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	bf14      	ite	ne
 8009e18:	2301      	movne	r3, #1
 8009e1a:	2300      	moveq	r3, #0
 8009e1c:	b2db      	uxtb	r3, r3
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	370c      	adds	r7, #12
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	20000844 	.word	0x20000844

08009e30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	60fb      	str	r3, [r7, #12]
 8009e3e:	e01f      	b.n	8009e80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009e40:	4a41      	ldr	r2, [pc, #260]	; (8009f48 <inc_lock+0x118>)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	011b      	lsls	r3, r3, #4
 8009e46:	4413      	add	r3, r2
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d113      	bne.n	8009e7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009e52:	4a3d      	ldr	r2, [pc, #244]	; (8009f48 <inc_lock+0x118>)
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	011b      	lsls	r3, r3, #4
 8009e58:	4413      	add	r3, r2
 8009e5a:	3304      	adds	r3, #4
 8009e5c:	681a      	ldr	r2, [r3, #0]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d109      	bne.n	8009e7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009e66:	4a38      	ldr	r2, [pc, #224]	; (8009f48 <inc_lock+0x118>)
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	011b      	lsls	r3, r3, #4
 8009e6c:	4413      	add	r3, r2
 8009e6e:	3308      	adds	r3, #8
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d006      	beq.n	8009e88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	60fb      	str	r3, [r7, #12]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d9dc      	bls.n	8009e40 <inc_lock+0x10>
 8009e86:	e000      	b.n	8009e8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009e88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d132      	bne.n	8009ef6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009e90:	2300      	movs	r3, #0
 8009e92:	60fb      	str	r3, [r7, #12]
 8009e94:	e002      	b.n	8009e9c <inc_lock+0x6c>
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	60fb      	str	r3, [r7, #12]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d806      	bhi.n	8009eb0 <inc_lock+0x80>
 8009ea2:	4a29      	ldr	r2, [pc, #164]	; (8009f48 <inc_lock+0x118>)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	011b      	lsls	r3, r3, #4
 8009ea8:	4413      	add	r3, r2
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1f2      	bne.n	8009e96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2b02      	cmp	r3, #2
 8009eb4:	d101      	bne.n	8009eba <inc_lock+0x8a>
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	e040      	b.n	8009f3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	4922      	ldr	r1, [pc, #136]	; (8009f48 <inc_lock+0x118>)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	011b      	lsls	r3, r3, #4
 8009ec4:	440b      	add	r3, r1
 8009ec6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	689a      	ldr	r2, [r3, #8]
 8009ecc:	491e      	ldr	r1, [pc, #120]	; (8009f48 <inc_lock+0x118>)
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	011b      	lsls	r3, r3, #4
 8009ed2:	440b      	add	r3, r1
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	695a      	ldr	r2, [r3, #20]
 8009edc:	491a      	ldr	r1, [pc, #104]	; (8009f48 <inc_lock+0x118>)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	011b      	lsls	r3, r3, #4
 8009ee2:	440b      	add	r3, r1
 8009ee4:	3308      	adds	r3, #8
 8009ee6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009ee8:	4a17      	ldr	r2, [pc, #92]	; (8009f48 <inc_lock+0x118>)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	011b      	lsls	r3, r3, #4
 8009eee:	4413      	add	r3, r2
 8009ef0:	330c      	adds	r3, #12
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d009      	beq.n	8009f10 <inc_lock+0xe0>
 8009efc:	4a12      	ldr	r2, [pc, #72]	; (8009f48 <inc_lock+0x118>)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	011b      	lsls	r3, r3, #4
 8009f02:	4413      	add	r3, r2
 8009f04:	330c      	adds	r3, #12
 8009f06:	881b      	ldrh	r3, [r3, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d001      	beq.n	8009f10 <inc_lock+0xe0>
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	e015      	b.n	8009f3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d108      	bne.n	8009f28 <inc_lock+0xf8>
 8009f16:	4a0c      	ldr	r2, [pc, #48]	; (8009f48 <inc_lock+0x118>)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	4413      	add	r3, r2
 8009f1e:	330c      	adds	r3, #12
 8009f20:	881b      	ldrh	r3, [r3, #0]
 8009f22:	3301      	adds	r3, #1
 8009f24:	b29a      	uxth	r2, r3
 8009f26:	e001      	b.n	8009f2c <inc_lock+0xfc>
 8009f28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f2c:	4906      	ldr	r1, [pc, #24]	; (8009f48 <inc_lock+0x118>)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	011b      	lsls	r3, r3, #4
 8009f32:	440b      	add	r3, r1
 8009f34:	330c      	adds	r3, #12
 8009f36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	3301      	adds	r3, #1
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3714      	adds	r7, #20
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr
 8009f48:	20000844 	.word	0x20000844

08009f4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b085      	sub	sp, #20
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	3b01      	subs	r3, #1
 8009f58:	607b      	str	r3, [r7, #4]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d825      	bhi.n	8009fac <dec_lock+0x60>
		n = Files[i].ctr;
 8009f60:	4a17      	ldr	r2, [pc, #92]	; (8009fc0 <dec_lock+0x74>)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	011b      	lsls	r3, r3, #4
 8009f66:	4413      	add	r3, r2
 8009f68:	330c      	adds	r3, #12
 8009f6a:	881b      	ldrh	r3, [r3, #0]
 8009f6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009f6e:	89fb      	ldrh	r3, [r7, #14]
 8009f70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f74:	d101      	bne.n	8009f7a <dec_lock+0x2e>
 8009f76:	2300      	movs	r3, #0
 8009f78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009f7a:	89fb      	ldrh	r3, [r7, #14]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d002      	beq.n	8009f86 <dec_lock+0x3a>
 8009f80:	89fb      	ldrh	r3, [r7, #14]
 8009f82:	3b01      	subs	r3, #1
 8009f84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009f86:	4a0e      	ldr	r2, [pc, #56]	; (8009fc0 <dec_lock+0x74>)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	011b      	lsls	r3, r3, #4
 8009f8c:	4413      	add	r3, r2
 8009f8e:	330c      	adds	r3, #12
 8009f90:	89fa      	ldrh	r2, [r7, #14]
 8009f92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009f94:	89fb      	ldrh	r3, [r7, #14]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d105      	bne.n	8009fa6 <dec_lock+0x5a>
 8009f9a:	4a09      	ldr	r2, [pc, #36]	; (8009fc0 <dec_lock+0x74>)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	011b      	lsls	r3, r3, #4
 8009fa0:	4413      	add	r3, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	737b      	strb	r3, [r7, #13]
 8009faa:	e001      	b.n	8009fb0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009fac:	2302      	movs	r3, #2
 8009fae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009fb0:	7b7b      	ldrb	r3, [r7, #13]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	20000844 	.word	0x20000844

08009fc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009fcc:	2300      	movs	r3, #0
 8009fce:	60fb      	str	r3, [r7, #12]
 8009fd0:	e010      	b.n	8009ff4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009fd2:	4a0d      	ldr	r2, [pc, #52]	; (800a008 <clear_lock+0x44>)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	011b      	lsls	r3, r3, #4
 8009fd8:	4413      	add	r3, r2
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d105      	bne.n	8009fee <clear_lock+0x2a>
 8009fe2:	4a09      	ldr	r2, [pc, #36]	; (800a008 <clear_lock+0x44>)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	011b      	lsls	r3, r3, #4
 8009fe8:	4413      	add	r3, r2
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	60fb      	str	r3, [r7, #12]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d9eb      	bls.n	8009fd2 <clear_lock+0xe>
	}
}
 8009ffa:	bf00      	nop
 8009ffc:	bf00      	nop
 8009ffe:	3714      	adds	r7, #20
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr
 800a008:	20000844 	.word	0x20000844

0800a00c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	78db      	ldrb	r3, [r3, #3]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d034      	beq.n	800a08a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a024:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	7858      	ldrb	r0, [r3, #1]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a030:	2301      	movs	r3, #1
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	f7ff fd0e 	bl	8009a54 <disk_write>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a03e:	2301      	movs	r3, #1
 800a040:	73fb      	strb	r3, [r7, #15]
 800a042:	e022      	b.n	800a08a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04e:	697a      	ldr	r2, [r7, #20]
 800a050:	1ad2      	subs	r2, r2, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	69db      	ldr	r3, [r3, #28]
 800a056:	429a      	cmp	r2, r3
 800a058:	d217      	bcs.n	800a08a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	789b      	ldrb	r3, [r3, #2]
 800a05e:	613b      	str	r3, [r7, #16]
 800a060:	e010      	b.n	800a084 <sync_window+0x78>
					wsect += fs->fsize;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	69db      	ldr	r3, [r3, #28]
 800a066:	697a      	ldr	r2, [r7, #20]
 800a068:	4413      	add	r3, r2
 800a06a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	7858      	ldrb	r0, [r3, #1]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a076:	2301      	movs	r3, #1
 800a078:	697a      	ldr	r2, [r7, #20]
 800a07a:	f7ff fceb 	bl	8009a54 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	3b01      	subs	r3, #1
 800a082:	613b      	str	r3, [r7, #16]
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d8eb      	bhi.n	800a062 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a08a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3718      	adds	r7, #24
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0a6:	683a      	ldr	r2, [r7, #0]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d01b      	beq.n	800a0e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f7ff ffad 	bl	800a00c <sync_window>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a0b6:	7bfb      	ldrb	r3, [r7, #15]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d113      	bne.n	800a0e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	7858      	ldrb	r0, [r3, #1]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	683a      	ldr	r2, [r7, #0]
 800a0ca:	f7ff fca3 	bl	8009a14 <disk_read>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d004      	beq.n	800a0de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800a0e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3710      	adds	r7, #16
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
	...

0800a0f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f7ff ff87 	bl	800a00c <sync_window>
 800a0fe:	4603      	mov	r3, r0
 800a100:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a102:	7bfb      	ldrb	r3, [r7, #15]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d158      	bne.n	800a1ba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	d148      	bne.n	800a1a2 <sync_fs+0xb2>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	791b      	ldrb	r3, [r3, #4]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d144      	bne.n	800a1a2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	3334      	adds	r3, #52	; 0x34
 800a11c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a120:	2100      	movs	r1, #0
 800a122:	4618      	mov	r0, r3
 800a124:	f7ff fd77 	bl	8009c16 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	3334      	adds	r3, #52	; 0x34
 800a12c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a130:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff fd06 	bl	8009b46 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	3334      	adds	r3, #52	; 0x34
 800a13e:	4921      	ldr	r1, [pc, #132]	; (800a1c4 <sync_fs+0xd4>)
 800a140:	4618      	mov	r0, r3
 800a142:	f7ff fd1b 	bl	8009b7c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	3334      	adds	r3, #52	; 0x34
 800a14a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a14e:	491e      	ldr	r1, [pc, #120]	; (800a1c8 <sync_fs+0xd8>)
 800a150:	4618      	mov	r0, r3
 800a152:	f7ff fd13 	bl	8009b7c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	3334      	adds	r3, #52	; 0x34
 800a15a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	695b      	ldr	r3, [r3, #20]
 800a162:	4619      	mov	r1, r3
 800a164:	4610      	mov	r0, r2
 800a166:	f7ff fd09 	bl	8009b7c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	3334      	adds	r3, #52	; 0x34
 800a16e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	691b      	ldr	r3, [r3, #16]
 800a176:	4619      	mov	r1, r3
 800a178:	4610      	mov	r0, r2
 800a17a:	f7ff fcff 	bl	8009b7c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6a1b      	ldr	r3, [r3, #32]
 800a182:	1c5a      	adds	r2, r3, #1
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	7858      	ldrb	r0, [r3, #1]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a196:	2301      	movs	r3, #1
 800a198:	f7ff fc5c 	bl	8009a54 <disk_write>
			fs->fsi_flag = 0;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	785b      	ldrb	r3, [r3, #1]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f7ff fc72 	bl	8009a94 <disk_ioctl>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d001      	beq.n	800a1ba <sync_fs+0xca>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3710      	adds	r7, #16
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	41615252 	.word	0x41615252
 800a1c8:	61417272 	.word	0x61417272

0800a1cc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	3b02      	subs	r3, #2
 800a1da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	3b02      	subs	r3, #2
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d301      	bcc.n	800a1ec <clust2sect+0x20>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	e008      	b.n	800a1fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	895b      	ldrh	r3, [r3, #10]
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	fb03 f202 	mul.w	r2, r3, r2
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1fc:	4413      	add	r3, r2
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	370c      	adds	r7, #12
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr

0800a20a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a20a:	b580      	push	{r7, lr}
 800a20c:	b086      	sub	sp, #24
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
 800a212:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d904      	bls.n	800a22a <get_fat+0x20>
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	699b      	ldr	r3, [r3, #24]
 800a224:	683a      	ldr	r2, [r7, #0]
 800a226:	429a      	cmp	r2, r3
 800a228:	d302      	bcc.n	800a230 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a22a:	2301      	movs	r3, #1
 800a22c:	617b      	str	r3, [r7, #20]
 800a22e:	e08f      	b.n	800a350 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a230:	f04f 33ff 	mov.w	r3, #4294967295
 800a234:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	2b03      	cmp	r3, #3
 800a23c:	d062      	beq.n	800a304 <get_fat+0xfa>
 800a23e:	2b03      	cmp	r3, #3
 800a240:	dc7c      	bgt.n	800a33c <get_fat+0x132>
 800a242:	2b01      	cmp	r3, #1
 800a244:	d002      	beq.n	800a24c <get_fat+0x42>
 800a246:	2b02      	cmp	r3, #2
 800a248:	d042      	beq.n	800a2d0 <get_fat+0xc6>
 800a24a:	e077      	b.n	800a33c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	60fb      	str	r3, [r7, #12]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	085b      	lsrs	r3, r3, #1
 800a254:	68fa      	ldr	r2, [r7, #12]
 800a256:	4413      	add	r3, r2
 800a258:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	0a5b      	lsrs	r3, r3, #9
 800a262:	4413      	add	r3, r2
 800a264:	4619      	mov	r1, r3
 800a266:	6938      	ldr	r0, [r7, #16]
 800a268:	f7ff ff14 	bl	800a094 <move_window>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d167      	bne.n	800a342 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	1c5a      	adds	r2, r3, #1
 800a276:	60fa      	str	r2, [r7, #12]
 800a278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a27c:	693a      	ldr	r2, [r7, #16]
 800a27e:	4413      	add	r3, r2
 800a280:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a284:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	0a5b      	lsrs	r3, r3, #9
 800a28e:	4413      	add	r3, r2
 800a290:	4619      	mov	r1, r3
 800a292:	6938      	ldr	r0, [r7, #16]
 800a294:	f7ff fefe 	bl	800a094 <move_window>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d153      	bne.n	800a346 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	4413      	add	r3, r2
 800a2a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a2ac:	021b      	lsls	r3, r3, #8
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	f003 0301 	and.w	r3, r3, #1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <get_fat+0xbc>
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	091b      	lsrs	r3, r3, #4
 800a2c4:	e002      	b.n	800a2cc <get_fat+0xc2>
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a2cc:	617b      	str	r3, [r7, #20]
			break;
 800a2ce:	e03f      	b.n	800a350 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	0a1b      	lsrs	r3, r3, #8
 800a2d8:	4413      	add	r3, r2
 800a2da:	4619      	mov	r1, r3
 800a2dc:	6938      	ldr	r0, [r7, #16]
 800a2de:	f7ff fed9 	bl	800a094 <move_window>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d130      	bne.n	800a34a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	005b      	lsls	r3, r3, #1
 800a2f2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a2f6:	4413      	add	r3, r2
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7ff fbe9 	bl	8009ad0 <ld_word>
 800a2fe:	4603      	mov	r3, r0
 800a300:	617b      	str	r3, [r7, #20]
			break;
 800a302:	e025      	b.n	800a350 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	09db      	lsrs	r3, r3, #7
 800a30c:	4413      	add	r3, r2
 800a30e:	4619      	mov	r1, r3
 800a310:	6938      	ldr	r0, [r7, #16]
 800a312:	f7ff febf 	bl	800a094 <move_window>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d118      	bne.n	800a34e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a32a:	4413      	add	r3, r2
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fbe7 	bl	8009b00 <ld_dword>
 800a332:	4603      	mov	r3, r0
 800a334:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a338:	617b      	str	r3, [r7, #20]
			break;
 800a33a:	e009      	b.n	800a350 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a33c:	2301      	movs	r3, #1
 800a33e:	617b      	str	r3, [r7, #20]
 800a340:	e006      	b.n	800a350 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a342:	bf00      	nop
 800a344:	e004      	b.n	800a350 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a346:	bf00      	nop
 800a348:	e002      	b.n	800a350 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a34a:	bf00      	nop
 800a34c:	e000      	b.n	800a350 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a34e:	bf00      	nop
		}
	}

	return val;
 800a350:	697b      	ldr	r3, [r7, #20]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3718      	adds	r7, #24
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}

0800a35a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a35a:	b590      	push	{r4, r7, lr}
 800a35c:	b089      	sub	sp, #36	; 0x24
 800a35e:	af00      	add	r7, sp, #0
 800a360:	60f8      	str	r0, [r7, #12]
 800a362:	60b9      	str	r1, [r7, #8]
 800a364:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a366:	2302      	movs	r3, #2
 800a368:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	f240 80d2 	bls.w	800a516 <put_fat+0x1bc>
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	699b      	ldr	r3, [r3, #24]
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	429a      	cmp	r2, r3
 800a37a:	f080 80cc 	bcs.w	800a516 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	2b03      	cmp	r3, #3
 800a384:	f000 8096 	beq.w	800a4b4 <put_fat+0x15a>
 800a388:	2b03      	cmp	r3, #3
 800a38a:	f300 80cd 	bgt.w	800a528 <put_fat+0x1ce>
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d002      	beq.n	800a398 <put_fat+0x3e>
 800a392:	2b02      	cmp	r3, #2
 800a394:	d06e      	beq.n	800a474 <put_fat+0x11a>
 800a396:	e0c7      	b.n	800a528 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	61bb      	str	r3, [r7, #24]
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	085b      	lsrs	r3, r3, #1
 800a3a0:	69ba      	ldr	r2, [r7, #24]
 800a3a2:	4413      	add	r3, r2
 800a3a4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	0a5b      	lsrs	r3, r3, #9
 800a3ae:	4413      	add	r3, r2
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	68f8      	ldr	r0, [r7, #12]
 800a3b4:	f7ff fe6e 	bl	800a094 <move_window>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a3bc:	7ffb      	ldrb	r3, [r7, #31]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	f040 80ab 	bne.w	800a51a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	1c59      	adds	r1, r3, #1
 800a3ce:	61b9      	str	r1, [r7, #24]
 800a3d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3d4:	4413      	add	r3, r2
 800a3d6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	f003 0301 	and.w	r3, r3, #1
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00d      	beq.n	800a3fe <put_fat+0xa4>
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	b25b      	sxtb	r3, r3
 800a3e8:	f003 030f 	and.w	r3, r3, #15
 800a3ec:	b25a      	sxtb	r2, r3
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	011b      	lsls	r3, r3, #4
 800a3f4:	b25b      	sxtb	r3, r3
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	b25b      	sxtb	r3, r3
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	e001      	b.n	800a402 <put_fat+0xa8>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	b2db      	uxtb	r3, r3
 800a402:	697a      	ldr	r2, [r7, #20]
 800a404:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2201      	movs	r2, #1
 800a40a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	0a5b      	lsrs	r3, r3, #9
 800a414:	4413      	add	r3, r2
 800a416:	4619      	mov	r1, r3
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f7ff fe3b 	bl	800a094 <move_window>
 800a41e:	4603      	mov	r3, r0
 800a420:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a422:	7ffb      	ldrb	r3, [r7, #31]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d17a      	bne.n	800a51e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a434:	4413      	add	r3, r2
 800a436:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	f003 0301 	and.w	r3, r3, #1
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d003      	beq.n	800a44a <put_fat+0xf0>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	091b      	lsrs	r3, r3, #4
 800a446:	b2db      	uxtb	r3, r3
 800a448:	e00e      	b.n	800a468 <put_fat+0x10e>
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b25b      	sxtb	r3, r3
 800a450:	f023 030f 	bic.w	r3, r3, #15
 800a454:	b25a      	sxtb	r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	0a1b      	lsrs	r3, r3, #8
 800a45a:	b25b      	sxtb	r3, r3
 800a45c:	f003 030f 	and.w	r3, r3, #15
 800a460:	b25b      	sxtb	r3, r3
 800a462:	4313      	orrs	r3, r2
 800a464:	b25b      	sxtb	r3, r3
 800a466:	b2db      	uxtb	r3, r3
 800a468:	697a      	ldr	r2, [r7, #20]
 800a46a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2201      	movs	r2, #1
 800a470:	70da      	strb	r2, [r3, #3]
			break;
 800a472:	e059      	b.n	800a528 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	0a1b      	lsrs	r3, r3, #8
 800a47c:	4413      	add	r3, r2
 800a47e:	4619      	mov	r1, r3
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f7ff fe07 	bl	800a094 <move_window>
 800a486:	4603      	mov	r3, r0
 800a488:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a48a:	7ffb      	ldrb	r3, [r7, #31]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d148      	bne.n	800a522 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	005b      	lsls	r3, r3, #1
 800a49a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a49e:	4413      	add	r3, r2
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	b292      	uxth	r2, r2
 800a4a4:	4611      	mov	r1, r2
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f7ff fb4d 	bl	8009b46 <st_word>
			fs->wflag = 1;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	70da      	strb	r2, [r3, #3]
			break;
 800a4b2:	e039      	b.n	800a528 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	09db      	lsrs	r3, r3, #7
 800a4bc:	4413      	add	r3, r2
 800a4be:	4619      	mov	r1, r3
 800a4c0:	68f8      	ldr	r0, [r7, #12]
 800a4c2:	f7ff fde7 	bl	800a094 <move_window>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a4ca:	7ffb      	ldrb	r3, [r7, #31]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d12a      	bne.n	800a526 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	009b      	lsls	r3, r3, #2
 800a4e0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a4e4:	4413      	add	r3, r2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7ff fb0a 	bl	8009b00 <ld_dword>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a4f2:	4323      	orrs	r3, r4
 800a4f4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a504:	4413      	add	r3, r2
 800a506:	6879      	ldr	r1, [r7, #4]
 800a508:	4618      	mov	r0, r3
 800a50a:	f7ff fb37 	bl	8009b7c <st_dword>
			fs->wflag = 1;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2201      	movs	r2, #1
 800a512:	70da      	strb	r2, [r3, #3]
			break;
 800a514:	e008      	b.n	800a528 <put_fat+0x1ce>
		}
	}
 800a516:	bf00      	nop
 800a518:	e006      	b.n	800a528 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a51a:	bf00      	nop
 800a51c:	e004      	b.n	800a528 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a51e:	bf00      	nop
 800a520:	e002      	b.n	800a528 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a522:	bf00      	nop
 800a524:	e000      	b.n	800a528 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a526:	bf00      	nop
	return res;
 800a528:	7ffb      	ldrb	r3, [r7, #31]
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3724      	adds	r7, #36	; 0x24
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd90      	pop	{r4, r7, pc}

0800a532 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a532:	b580      	push	{r7, lr}
 800a534:	b088      	sub	sp, #32
 800a536:	af00      	add	r7, sp, #0
 800a538:	60f8      	str	r0, [r7, #12]
 800a53a:	60b9      	str	r1, [r7, #8]
 800a53c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a53e:	2300      	movs	r3, #0
 800a540:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d904      	bls.n	800a558 <remove_chain+0x26>
 800a54e:	69bb      	ldr	r3, [r7, #24]
 800a550:	699b      	ldr	r3, [r3, #24]
 800a552:	68ba      	ldr	r2, [r7, #8]
 800a554:	429a      	cmp	r2, r3
 800a556:	d301      	bcc.n	800a55c <remove_chain+0x2a>
 800a558:	2302      	movs	r3, #2
 800a55a:	e04b      	b.n	800a5f4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d00c      	beq.n	800a57c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a562:	f04f 32ff 	mov.w	r2, #4294967295
 800a566:	6879      	ldr	r1, [r7, #4]
 800a568:	69b8      	ldr	r0, [r7, #24]
 800a56a:	f7ff fef6 	bl	800a35a <put_fat>
 800a56e:	4603      	mov	r3, r0
 800a570:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a572:	7ffb      	ldrb	r3, [r7, #31]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d001      	beq.n	800a57c <remove_chain+0x4a>
 800a578:	7ffb      	ldrb	r3, [r7, #31]
 800a57a:	e03b      	b.n	800a5f4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a57c:	68b9      	ldr	r1, [r7, #8]
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f7ff fe43 	bl	800a20a <get_fat>
 800a584:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d031      	beq.n	800a5f0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d101      	bne.n	800a596 <remove_chain+0x64>
 800a592:	2302      	movs	r3, #2
 800a594:	e02e      	b.n	800a5f4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59c:	d101      	bne.n	800a5a2 <remove_chain+0x70>
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e028      	b.n	800a5f4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	68b9      	ldr	r1, [r7, #8]
 800a5a6:	69b8      	ldr	r0, [r7, #24]
 800a5a8:	f7ff fed7 	bl	800a35a <put_fat>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a5b0:	7ffb      	ldrb	r3, [r7, #31]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d001      	beq.n	800a5ba <remove_chain+0x88>
 800a5b6:	7ffb      	ldrb	r3, [r7, #31]
 800a5b8:	e01c      	b.n	800a5f4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	695a      	ldr	r2, [r3, #20]
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	699b      	ldr	r3, [r3, #24]
 800a5c2:	3b02      	subs	r3, #2
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d20b      	bcs.n	800a5e0 <remove_chain+0xae>
			fs->free_clst++;
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	695b      	ldr	r3, [r3, #20]
 800a5cc:	1c5a      	adds	r2, r3, #1
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	791b      	ldrb	r3, [r3, #4]
 800a5d6:	f043 0301 	orr.w	r3, r3, #1
 800a5da:	b2da      	uxtb	r2, r3
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a5e4:	69bb      	ldr	r3, [r7, #24]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	68ba      	ldr	r2, [r7, #8]
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d3c6      	bcc.n	800a57c <remove_chain+0x4a>
 800a5ee:	e000      	b.n	800a5f2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a5f0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3720      	adds	r7, #32
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b088      	sub	sp, #32
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d10d      	bne.n	800a62e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d004      	beq.n	800a628 <create_chain+0x2c>
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	699b      	ldr	r3, [r3, #24]
 800a622:	69ba      	ldr	r2, [r7, #24]
 800a624:	429a      	cmp	r2, r3
 800a626:	d31b      	bcc.n	800a660 <create_chain+0x64>
 800a628:	2301      	movs	r3, #1
 800a62a:	61bb      	str	r3, [r7, #24]
 800a62c:	e018      	b.n	800a660 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f7ff fdea 	bl	800a20a <get_fat>
 800a636:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d801      	bhi.n	800a642 <create_chain+0x46>
 800a63e:	2301      	movs	r3, #1
 800a640:	e070      	b.n	800a724 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a648:	d101      	bne.n	800a64e <create_chain+0x52>
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	e06a      	b.n	800a724 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	699b      	ldr	r3, [r3, #24]
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	429a      	cmp	r2, r3
 800a656:	d201      	bcs.n	800a65c <create_chain+0x60>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	e063      	b.n	800a724 <create_chain+0x128>
		scl = clst;
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	3301      	adds	r3, #1
 800a668:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	699b      	ldr	r3, [r3, #24]
 800a66e:	69fa      	ldr	r2, [r7, #28]
 800a670:	429a      	cmp	r2, r3
 800a672:	d307      	bcc.n	800a684 <create_chain+0x88>
				ncl = 2;
 800a674:	2302      	movs	r3, #2
 800a676:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a678:	69fa      	ldr	r2, [r7, #28]
 800a67a:	69bb      	ldr	r3, [r7, #24]
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d901      	bls.n	800a684 <create_chain+0x88>
 800a680:	2300      	movs	r3, #0
 800a682:	e04f      	b.n	800a724 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a684:	69f9      	ldr	r1, [r7, #28]
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f7ff fdbf 	bl	800a20a <get_fat>
 800a68c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00e      	beq.n	800a6b2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b01      	cmp	r3, #1
 800a698:	d003      	beq.n	800a6a2 <create_chain+0xa6>
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a0:	d101      	bne.n	800a6a6 <create_chain+0xaa>
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	e03e      	b.n	800a724 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a6a6:	69fa      	ldr	r2, [r7, #28]
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d1da      	bne.n	800a664 <create_chain+0x68>
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	e038      	b.n	800a724 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a6b2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6b8:	69f9      	ldr	r1, [r7, #28]
 800a6ba:	6938      	ldr	r0, [r7, #16]
 800a6bc:	f7ff fe4d 	bl	800a35a <put_fat>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a6c4:	7dfb      	ldrb	r3, [r7, #23]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d109      	bne.n	800a6de <create_chain+0xe2>
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d006      	beq.n	800a6de <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a6d0:	69fa      	ldr	r2, [r7, #28]
 800a6d2:	6839      	ldr	r1, [r7, #0]
 800a6d4:	6938      	ldr	r0, [r7, #16]
 800a6d6:	f7ff fe40 	bl	800a35a <put_fat>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a6de:	7dfb      	ldrb	r3, [r7, #23]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d116      	bne.n	800a712 <create_chain+0x116>
		fs->last_clst = ncl;
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	69fa      	ldr	r2, [r7, #28]
 800a6e8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	695a      	ldr	r2, [r3, #20]
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	699b      	ldr	r3, [r3, #24]
 800a6f2:	3b02      	subs	r3, #2
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d804      	bhi.n	800a702 <create_chain+0x106>
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	695b      	ldr	r3, [r3, #20]
 800a6fc:	1e5a      	subs	r2, r3, #1
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	791b      	ldrb	r3, [r3, #4]
 800a706:	f043 0301 	orr.w	r3, r3, #1
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	711a      	strb	r2, [r3, #4]
 800a710:	e007      	b.n	800a722 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a712:	7dfb      	ldrb	r3, [r7, #23]
 800a714:	2b01      	cmp	r3, #1
 800a716:	d102      	bne.n	800a71e <create_chain+0x122>
 800a718:	f04f 33ff 	mov.w	r3, #4294967295
 800a71c:	e000      	b.n	800a720 <create_chain+0x124>
 800a71e:	2301      	movs	r3, #1
 800a720:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a722:	69fb      	ldr	r3, [r7, #28]
}
 800a724:	4618      	mov	r0, r3
 800a726:	3720      	adds	r7, #32
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b087      	sub	sp, #28
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a740:	3304      	adds	r3, #4
 800a742:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	0a5b      	lsrs	r3, r3, #9
 800a748:	68fa      	ldr	r2, [r7, #12]
 800a74a:	8952      	ldrh	r2, [r2, #10]
 800a74c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a750:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	1d1a      	adds	r2, r3, #4
 800a756:	613a      	str	r2, [r7, #16]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d101      	bne.n	800a766 <clmt_clust+0x3a>
 800a762:	2300      	movs	r3, #0
 800a764:	e010      	b.n	800a788 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a766:	697a      	ldr	r2, [r7, #20]
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d307      	bcc.n	800a77e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a76e:	697a      	ldr	r2, [r7, #20]
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	1ad3      	subs	r3, r2, r3
 800a774:	617b      	str	r3, [r7, #20]
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	3304      	adds	r3, #4
 800a77a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a77c:	e7e9      	b.n	800a752 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a77e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	4413      	add	r3, r2
}
 800a788:	4618      	mov	r0, r3
 800a78a:	371c      	adds	r7, #28
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b086      	sub	sp, #24
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7aa:	d204      	bcs.n	800a7b6 <dir_sdi+0x22>
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	f003 031f 	and.w	r3, r3, #31
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d001      	beq.n	800a7ba <dir_sdi+0x26>
		return FR_INT_ERR;
 800a7b6:	2302      	movs	r3, #2
 800a7b8:	e063      	b.n	800a882 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	683a      	ldr	r2, [r7, #0]
 800a7be:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d106      	bne.n	800a7da <dir_sdi+0x46>
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	2b02      	cmp	r3, #2
 800a7d2:	d902      	bls.n	800a7da <dir_sdi+0x46>
		clst = fs->dirbase;
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7d8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d10c      	bne.n	800a7fa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	095b      	lsrs	r3, r3, #5
 800a7e4:	693a      	ldr	r2, [r7, #16]
 800a7e6:	8912      	ldrh	r2, [r2, #8]
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d301      	bcc.n	800a7f0 <dir_sdi+0x5c>
 800a7ec:	2302      	movs	r3, #2
 800a7ee:	e048      	b.n	800a882 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	61da      	str	r2, [r3, #28]
 800a7f8:	e029      	b.n	800a84e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	895b      	ldrh	r3, [r3, #10]
 800a7fe:	025b      	lsls	r3, r3, #9
 800a800:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a802:	e019      	b.n	800a838 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6979      	ldr	r1, [r7, #20]
 800a808:	4618      	mov	r0, r3
 800a80a:	f7ff fcfe 	bl	800a20a <get_fat>
 800a80e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a816:	d101      	bne.n	800a81c <dir_sdi+0x88>
 800a818:	2301      	movs	r3, #1
 800a81a:	e032      	b.n	800a882 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d904      	bls.n	800a82c <dir_sdi+0x98>
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	699b      	ldr	r3, [r3, #24]
 800a826:	697a      	ldr	r2, [r7, #20]
 800a828:	429a      	cmp	r2, r3
 800a82a:	d301      	bcc.n	800a830 <dir_sdi+0x9c>
 800a82c:	2302      	movs	r3, #2
 800a82e:	e028      	b.n	800a882 <dir_sdi+0xee>
			ofs -= csz;
 800a830:	683a      	ldr	r2, [r7, #0]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	1ad3      	subs	r3, r2, r3
 800a836:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a838:	683a      	ldr	r2, [r7, #0]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d2e1      	bcs.n	800a804 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800a840:	6979      	ldr	r1, [r7, #20]
 800a842:	6938      	ldr	r0, [r7, #16]
 800a844:	f7ff fcc2 	bl	800a1cc <clust2sect>
 800a848:	4602      	mov	r2, r0
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	697a      	ldr	r2, [r7, #20]
 800a852:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	69db      	ldr	r3, [r3, #28]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d101      	bne.n	800a860 <dir_sdi+0xcc>
 800a85c:	2302      	movs	r3, #2
 800a85e:	e010      	b.n	800a882 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	69da      	ldr	r2, [r3, #28]
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	0a5b      	lsrs	r3, r3, #9
 800a868:	441a      	add	r2, r3
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a87a:	441a      	add	r2, r3
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a880:	2300      	movs	r3, #0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3718      	adds	r7, #24
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b086      	sub	sp, #24
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	695b      	ldr	r3, [r3, #20]
 800a89e:	3320      	adds	r3, #32
 800a8a0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	69db      	ldr	r3, [r3, #28]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d003      	beq.n	800a8b2 <dir_next+0x28>
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a8b0:	d301      	bcc.n	800a8b6 <dir_next+0x2c>
 800a8b2:	2304      	movs	r3, #4
 800a8b4:	e0aa      	b.n	800aa0c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	f040 8098 	bne.w	800a9f2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	69db      	ldr	r3, [r3, #28]
 800a8c6:	1c5a      	adds	r2, r3, #1
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	699b      	ldr	r3, [r3, #24]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10b      	bne.n	800a8ec <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	095b      	lsrs	r3, r3, #5
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	8912      	ldrh	r2, [r2, #8]
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	f0c0 8088 	bcc.w	800a9f2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	61da      	str	r2, [r3, #28]
 800a8e8:	2304      	movs	r3, #4
 800a8ea:	e08f      	b.n	800aa0c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	0a5b      	lsrs	r3, r3, #9
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	8952      	ldrh	r2, [r2, #10]
 800a8f4:	3a01      	subs	r2, #1
 800a8f6:	4013      	ands	r3, r2
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d17a      	bne.n	800a9f2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	699b      	ldr	r3, [r3, #24]
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f7ff fc80 	bl	800a20a <get_fat>
 800a90a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d801      	bhi.n	800a916 <dir_next+0x8c>
 800a912:	2302      	movs	r3, #2
 800a914:	e07a      	b.n	800aa0c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a91c:	d101      	bne.n	800a922 <dir_next+0x98>
 800a91e:	2301      	movs	r3, #1
 800a920:	e074      	b.n	800aa0c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	699b      	ldr	r3, [r3, #24]
 800a926:	697a      	ldr	r2, [r7, #20]
 800a928:	429a      	cmp	r2, r3
 800a92a:	d358      	bcc.n	800a9de <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d104      	bne.n	800a93c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2200      	movs	r2, #0
 800a936:	61da      	str	r2, [r3, #28]
 800a938:	2304      	movs	r3, #4
 800a93a:	e067      	b.n	800aa0c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	699b      	ldr	r3, [r3, #24]
 800a942:	4619      	mov	r1, r3
 800a944:	4610      	mov	r0, r2
 800a946:	f7ff fe59 	bl	800a5fc <create_chain>
 800a94a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d101      	bne.n	800a956 <dir_next+0xcc>
 800a952:	2307      	movs	r3, #7
 800a954:	e05a      	b.n	800aa0c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d101      	bne.n	800a960 <dir_next+0xd6>
 800a95c:	2302      	movs	r3, #2
 800a95e:	e055      	b.n	800aa0c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a966:	d101      	bne.n	800a96c <dir_next+0xe2>
 800a968:	2301      	movs	r3, #1
 800a96a:	e04f      	b.n	800aa0c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f7ff fb4d 	bl	800a00c <sync_window>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	d001      	beq.n	800a97c <dir_next+0xf2>
 800a978:	2301      	movs	r3, #1
 800a97a:	e047      	b.n	800aa0c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	3334      	adds	r3, #52	; 0x34
 800a980:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a984:	2100      	movs	r1, #0
 800a986:	4618      	mov	r0, r3
 800a988:	f7ff f945 	bl	8009c16 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a98c:	2300      	movs	r3, #0
 800a98e:	613b      	str	r3, [r7, #16]
 800a990:	6979      	ldr	r1, [r7, #20]
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f7ff fc1a 	bl	800a1cc <clust2sect>
 800a998:	4602      	mov	r2, r0
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	631a      	str	r2, [r3, #48]	; 0x30
 800a99e:	e012      	b.n	800a9c6 <dir_next+0x13c>
						fs->wflag = 1;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a9a6:	68f8      	ldr	r0, [r7, #12]
 800a9a8:	f7ff fb30 	bl	800a00c <sync_window>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <dir_next+0x12c>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e02a      	b.n	800aa0c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	613b      	str	r3, [r7, #16]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9c0:	1c5a      	adds	r2, r3, #1
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	631a      	str	r2, [r3, #48]	; 0x30
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	895b      	ldrh	r3, [r3, #10]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d3e6      	bcc.n	800a9a0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	1ad2      	subs	r2, r2, r3
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	697a      	ldr	r2, [r7, #20]
 800a9e2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a9e4:	6979      	ldr	r1, [r7, #20]
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f7ff fbf0 	bl	800a1cc <clust2sect>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa04:	441a      	add	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3718      	adds	r7, #24
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b086      	sub	sp, #24
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800aa24:	2100      	movs	r1, #0
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f7ff feb4 	bl	800a794 <dir_sdi>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aa30:	7dfb      	ldrb	r3, [r7, #23]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d12b      	bne.n	800aa8e <dir_alloc+0x7a>
		n = 0;
 800aa36:	2300      	movs	r3, #0
 800aa38:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	69db      	ldr	r3, [r3, #28]
 800aa3e:	4619      	mov	r1, r3
 800aa40:	68f8      	ldr	r0, [r7, #12]
 800aa42:	f7ff fb27 	bl	800a094 <move_window>
 800aa46:	4603      	mov	r3, r0
 800aa48:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800aa4a:	7dfb      	ldrb	r3, [r7, #23]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d11d      	bne.n	800aa8c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6a1b      	ldr	r3, [r3, #32]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2be5      	cmp	r3, #229	; 0xe5
 800aa58:	d004      	beq.n	800aa64 <dir_alloc+0x50>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6a1b      	ldr	r3, [r3, #32]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d107      	bne.n	800aa74 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	3301      	adds	r3, #1
 800aa68:	613b      	str	r3, [r7, #16]
 800aa6a:	693a      	ldr	r2, [r7, #16]
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d102      	bne.n	800aa78 <dir_alloc+0x64>
 800aa72:	e00c      	b.n	800aa8e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800aa74:	2300      	movs	r3, #0
 800aa76:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800aa78:	2101      	movs	r1, #1
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f7ff ff05 	bl	800a88a <dir_next>
 800aa80:	4603      	mov	r3, r0
 800aa82:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800aa84:	7dfb      	ldrb	r3, [r7, #23]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d0d7      	beq.n	800aa3a <dir_alloc+0x26>
 800aa8a:	e000      	b.n	800aa8e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800aa8c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800aa8e:	7dfb      	ldrb	r3, [r7, #23]
 800aa90:	2b04      	cmp	r3, #4
 800aa92:	d101      	bne.n	800aa98 <dir_alloc+0x84>
 800aa94:	2307      	movs	r3, #7
 800aa96:	75fb      	strb	r3, [r7, #23]
	return res;
 800aa98:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3718      	adds	r7, #24
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b084      	sub	sp, #16
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
 800aaaa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	331a      	adds	r3, #26
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7ff f80d 	bl	8009ad0 <ld_word>
 800aab6:	4603      	mov	r3, r0
 800aab8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	2b03      	cmp	r3, #3
 800aac0:	d109      	bne.n	800aad6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	3314      	adds	r3, #20
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7ff f802 	bl	8009ad0 <ld_word>
 800aacc:	4603      	mov	r3, r0
 800aace:	041b      	lsls	r3, r3, #16
 800aad0:	68fa      	ldr	r2, [r7, #12]
 800aad2:	4313      	orrs	r3, r2
 800aad4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800aad6:	68fb      	ldr	r3, [r7, #12]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3710      	adds	r7, #16
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	331a      	adds	r3, #26
 800aaf0:	687a      	ldr	r2, [r7, #4]
 800aaf2:	b292      	uxth	r2, r2
 800aaf4:	4611      	mov	r1, r2
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7ff f825 	bl	8009b46 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	2b03      	cmp	r3, #3
 800ab02:	d109      	bne.n	800ab18 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	f103 0214 	add.w	r2, r3, #20
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	0c1b      	lsrs	r3, r3, #16
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	4619      	mov	r1, r3
 800ab12:	4610      	mov	r0, r2
 800ab14:	f7ff f817 	bl	8009b46 <st_word>
	}
}
 800ab18:	bf00      	nop
 800ab1a:	3710      	adds	r7, #16
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b086      	sub	sp, #24
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ab2e:	2100      	movs	r1, #0
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f7ff fe2f 	bl	800a794 <dir_sdi>
 800ab36:	4603      	mov	r3, r0
 800ab38:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ab3a:	7dfb      	ldrb	r3, [r7, #23]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d001      	beq.n	800ab44 <dir_find+0x24>
 800ab40:	7dfb      	ldrb	r3, [r7, #23]
 800ab42:	e03e      	b.n	800abc2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	69db      	ldr	r3, [r3, #28]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	6938      	ldr	r0, [r7, #16]
 800ab4c:	f7ff faa2 	bl	800a094 <move_window>
 800ab50:	4603      	mov	r3, r0
 800ab52:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ab54:	7dfb      	ldrb	r3, [r7, #23]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d12f      	bne.n	800abba <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a1b      	ldr	r3, [r3, #32]
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d102      	bne.n	800ab6e <dir_find+0x4e>
 800ab68:	2304      	movs	r3, #4
 800ab6a:	75fb      	strb	r3, [r7, #23]
 800ab6c:	e028      	b.n	800abc0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a1b      	ldr	r3, [r3, #32]
 800ab72:	330b      	adds	r3, #11
 800ab74:	781b      	ldrb	r3, [r3, #0]
 800ab76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab7a:	b2da      	uxtb	r2, r3
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6a1b      	ldr	r3, [r3, #32]
 800ab84:	330b      	adds	r3, #11
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	f003 0308 	and.w	r3, r3, #8
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d10a      	bne.n	800aba6 <dir_find+0x86>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a18      	ldr	r0, [r3, #32]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	3324      	adds	r3, #36	; 0x24
 800ab98:	220b      	movs	r2, #11
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f7ff f856 	bl	8009c4c <mem_cmp>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d00b      	beq.n	800abbe <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800aba6:	2100      	movs	r1, #0
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7ff fe6e 	bl	800a88a <dir_next>
 800abae:	4603      	mov	r3, r0
 800abb0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800abb2:	7dfb      	ldrb	r3, [r7, #23]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0c5      	beq.n	800ab44 <dir_find+0x24>
 800abb8:	e002      	b.n	800abc0 <dir_find+0xa0>
		if (res != FR_OK) break;
 800abba:	bf00      	nop
 800abbc:	e000      	b.n	800abc0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800abbe:	bf00      	nop

	return res;
 800abc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3718      	adds	r7, #24
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}

0800abca <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b084      	sub	sp, #16
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800abd8:	2101      	movs	r1, #1
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f7ff ff1a 	bl	800aa14 <dir_alloc>
 800abe0:	4603      	mov	r3, r0
 800abe2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800abe4:	7bfb      	ldrb	r3, [r7, #15]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d11c      	bne.n	800ac24 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	69db      	ldr	r3, [r3, #28]
 800abee:	4619      	mov	r1, r3
 800abf0:	68b8      	ldr	r0, [r7, #8]
 800abf2:	f7ff fa4f 	bl	800a094 <move_window>
 800abf6:	4603      	mov	r3, r0
 800abf8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800abfa:	7bfb      	ldrb	r3, [r7, #15]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d111      	bne.n	800ac24 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6a1b      	ldr	r3, [r3, #32]
 800ac04:	2220      	movs	r2, #32
 800ac06:	2100      	movs	r1, #0
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f7ff f804 	bl	8009c16 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6a18      	ldr	r0, [r3, #32]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	3324      	adds	r3, #36	; 0x24
 800ac16:	220b      	movs	r2, #11
 800ac18:	4619      	mov	r1, r3
 800ac1a:	f7fe ffdb 	bl	8009bd4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	2201      	movs	r2, #1
 800ac22:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ac24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
	...

0800ac30 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b088      	sub	sp, #32
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	60fb      	str	r3, [r7, #12]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	3324      	adds	r3, #36	; 0x24
 800ac44:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ac46:	220b      	movs	r2, #11
 800ac48:	2120      	movs	r1, #32
 800ac4a:	68b8      	ldr	r0, [r7, #8]
 800ac4c:	f7fe ffe3 	bl	8009c16 <mem_set>
	si = i = 0; ni = 8;
 800ac50:	2300      	movs	r3, #0
 800ac52:	613b      	str	r3, [r7, #16]
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	61fb      	str	r3, [r7, #28]
 800ac58:	2308      	movs	r3, #8
 800ac5a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ac5c:	69fb      	ldr	r3, [r7, #28]
 800ac5e:	1c5a      	adds	r2, r3, #1
 800ac60:	61fa      	str	r2, [r7, #28]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	4413      	add	r3, r2
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ac6a:	7efb      	ldrb	r3, [r7, #27]
 800ac6c:	2b20      	cmp	r3, #32
 800ac6e:	d94e      	bls.n	800ad0e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800ac70:	7efb      	ldrb	r3, [r7, #27]
 800ac72:	2b2f      	cmp	r3, #47	; 0x2f
 800ac74:	d006      	beq.n	800ac84 <create_name+0x54>
 800ac76:	7efb      	ldrb	r3, [r7, #27]
 800ac78:	2b5c      	cmp	r3, #92	; 0x5c
 800ac7a:	d110      	bne.n	800ac9e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ac7c:	e002      	b.n	800ac84 <create_name+0x54>
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	3301      	adds	r3, #1
 800ac82:	61fb      	str	r3, [r7, #28]
 800ac84:	68fa      	ldr	r2, [r7, #12]
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	4413      	add	r3, r2
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	2b2f      	cmp	r3, #47	; 0x2f
 800ac8e:	d0f6      	beq.n	800ac7e <create_name+0x4e>
 800ac90:	68fa      	ldr	r2, [r7, #12]
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	4413      	add	r3, r2
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	2b5c      	cmp	r3, #92	; 0x5c
 800ac9a:	d0f0      	beq.n	800ac7e <create_name+0x4e>
			break;
 800ac9c:	e038      	b.n	800ad10 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ac9e:	7efb      	ldrb	r3, [r7, #27]
 800aca0:	2b2e      	cmp	r3, #46	; 0x2e
 800aca2:	d003      	beq.n	800acac <create_name+0x7c>
 800aca4:	693a      	ldr	r2, [r7, #16]
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d30c      	bcc.n	800acc6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	2b0b      	cmp	r3, #11
 800acb0:	d002      	beq.n	800acb8 <create_name+0x88>
 800acb2:	7efb      	ldrb	r3, [r7, #27]
 800acb4:	2b2e      	cmp	r3, #46	; 0x2e
 800acb6:	d001      	beq.n	800acbc <create_name+0x8c>
 800acb8:	2306      	movs	r3, #6
 800acba:	e044      	b.n	800ad46 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800acbc:	2308      	movs	r3, #8
 800acbe:	613b      	str	r3, [r7, #16]
 800acc0:	230b      	movs	r3, #11
 800acc2:	617b      	str	r3, [r7, #20]
			continue;
 800acc4:	e022      	b.n	800ad0c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800acc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800acca:	2b00      	cmp	r3, #0
 800accc:	da04      	bge.n	800acd8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800acce:	7efb      	ldrb	r3, [r7, #27]
 800acd0:	3b80      	subs	r3, #128	; 0x80
 800acd2:	4a1f      	ldr	r2, [pc, #124]	; (800ad50 <create_name+0x120>)
 800acd4:	5cd3      	ldrb	r3, [r2, r3]
 800acd6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800acd8:	7efb      	ldrb	r3, [r7, #27]
 800acda:	4619      	mov	r1, r3
 800acdc:	481d      	ldr	r0, [pc, #116]	; (800ad54 <create_name+0x124>)
 800acde:	f7fe ffdc 	bl	8009c9a <chk_chr>
 800ace2:	4603      	mov	r3, r0
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d001      	beq.n	800acec <create_name+0xbc>
 800ace8:	2306      	movs	r3, #6
 800acea:	e02c      	b.n	800ad46 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800acec:	7efb      	ldrb	r3, [r7, #27]
 800acee:	2b60      	cmp	r3, #96	; 0x60
 800acf0:	d905      	bls.n	800acfe <create_name+0xce>
 800acf2:	7efb      	ldrb	r3, [r7, #27]
 800acf4:	2b7a      	cmp	r3, #122	; 0x7a
 800acf6:	d802      	bhi.n	800acfe <create_name+0xce>
 800acf8:	7efb      	ldrb	r3, [r7, #27]
 800acfa:	3b20      	subs	r3, #32
 800acfc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	1c5a      	adds	r2, r3, #1
 800ad02:	613a      	str	r2, [r7, #16]
 800ad04:	68ba      	ldr	r2, [r7, #8]
 800ad06:	4413      	add	r3, r2
 800ad08:	7efa      	ldrb	r2, [r7, #27]
 800ad0a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800ad0c:	e7a6      	b.n	800ac5c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ad0e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800ad10:	68fa      	ldr	r2, [r7, #12]
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	441a      	add	r2, r3
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d101      	bne.n	800ad24 <create_name+0xf4>
 800ad20:	2306      	movs	r3, #6
 800ad22:	e010      	b.n	800ad46 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	2be5      	cmp	r3, #229	; 0xe5
 800ad2a:	d102      	bne.n	800ad32 <create_name+0x102>
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	2205      	movs	r2, #5
 800ad30:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ad32:	7efb      	ldrb	r3, [r7, #27]
 800ad34:	2b20      	cmp	r3, #32
 800ad36:	d801      	bhi.n	800ad3c <create_name+0x10c>
 800ad38:	2204      	movs	r2, #4
 800ad3a:	e000      	b.n	800ad3e <create_name+0x10e>
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	330b      	adds	r3, #11
 800ad42:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ad44:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3720      	adds	r7, #32
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	08013fc0 	.word	0x08013fc0
 800ad54:	08013c88 	.word	0x08013c88

0800ad58 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b086      	sub	sp, #24
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ad66:	693b      	ldr	r3, [r7, #16]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ad6c:	e002      	b.n	800ad74 <follow_path+0x1c>
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	3301      	adds	r3, #1
 800ad72:	603b      	str	r3, [r7, #0]
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	2b2f      	cmp	r3, #47	; 0x2f
 800ad7a:	d0f8      	beq.n	800ad6e <follow_path+0x16>
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	2b5c      	cmp	r3, #92	; 0x5c
 800ad82:	d0f4      	beq.n	800ad6e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	2200      	movs	r2, #0
 800ad88:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	781b      	ldrb	r3, [r3, #0]
 800ad8e:	2b1f      	cmp	r3, #31
 800ad90:	d80a      	bhi.n	800ada8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2280      	movs	r2, #128	; 0x80
 800ad96:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ad9a:	2100      	movs	r1, #0
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f7ff fcf9 	bl	800a794 <dir_sdi>
 800ada2:	4603      	mov	r3, r0
 800ada4:	75fb      	strb	r3, [r7, #23]
 800ada6:	e043      	b.n	800ae30 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ada8:	463b      	mov	r3, r7
 800adaa:	4619      	mov	r1, r3
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f7ff ff3f 	bl	800ac30 <create_name>
 800adb2:	4603      	mov	r3, r0
 800adb4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800adb6:	7dfb      	ldrb	r3, [r7, #23]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d134      	bne.n	800ae26 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f7ff feaf 	bl	800ab20 <dir_find>
 800adc2:	4603      	mov	r3, r0
 800adc4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800adcc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800adce:	7dfb      	ldrb	r3, [r7, #23]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d00a      	beq.n	800adea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800add4:	7dfb      	ldrb	r3, [r7, #23]
 800add6:	2b04      	cmp	r3, #4
 800add8:	d127      	bne.n	800ae2a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800adda:	7afb      	ldrb	r3, [r7, #11]
 800addc:	f003 0304 	and.w	r3, r3, #4
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d122      	bne.n	800ae2a <follow_path+0xd2>
 800ade4:	2305      	movs	r3, #5
 800ade6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ade8:	e01f      	b.n	800ae2a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800adea:	7afb      	ldrb	r3, [r7, #11]
 800adec:	f003 0304 	and.w	r3, r3, #4
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d11c      	bne.n	800ae2e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	799b      	ldrb	r3, [r3, #6]
 800adf8:	f003 0310 	and.w	r3, r3, #16
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d102      	bne.n	800ae06 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ae00:	2305      	movs	r3, #5
 800ae02:	75fb      	strb	r3, [r7, #23]
 800ae04:	e014      	b.n	800ae30 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	695b      	ldr	r3, [r3, #20]
 800ae10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae14:	4413      	add	r3, r2
 800ae16:	4619      	mov	r1, r3
 800ae18:	68f8      	ldr	r0, [r7, #12]
 800ae1a:	f7ff fe42 	bl	800aaa2 <ld_clust>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ae24:	e7c0      	b.n	800ada8 <follow_path+0x50>
			if (res != FR_OK) break;
 800ae26:	bf00      	nop
 800ae28:	e002      	b.n	800ae30 <follow_path+0xd8>
				break;
 800ae2a:	bf00      	nop
 800ae2c:	e000      	b.n	800ae30 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ae2e:	bf00      	nop
			}
		}
	}

	return res;
 800ae30:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3718      	adds	r7, #24
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ae3a:	b480      	push	{r7}
 800ae3c:	b087      	sub	sp, #28
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ae42:	f04f 33ff 	mov.w	r3, #4294967295
 800ae46:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d031      	beq.n	800aeb4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	617b      	str	r3, [r7, #20]
 800ae56:	e002      	b.n	800ae5e <get_ldnumber+0x24>
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	617b      	str	r3, [r7, #20]
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	2b20      	cmp	r3, #32
 800ae64:	d903      	bls.n	800ae6e <get_ldnumber+0x34>
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	2b3a      	cmp	r3, #58	; 0x3a
 800ae6c:	d1f4      	bne.n	800ae58 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	2b3a      	cmp	r3, #58	; 0x3a
 800ae74:	d11c      	bne.n	800aeb0 <get_ldnumber+0x76>
			tp = *path;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	1c5a      	adds	r2, r3, #1
 800ae80:	60fa      	str	r2, [r7, #12]
 800ae82:	781b      	ldrb	r3, [r3, #0]
 800ae84:	3b30      	subs	r3, #48	; 0x30
 800ae86:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	2b09      	cmp	r3, #9
 800ae8c:	d80e      	bhi.n	800aeac <get_ldnumber+0x72>
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d10a      	bne.n	800aeac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d107      	bne.n	800aeac <get_ldnumber+0x72>
					vol = (int)i;
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	3301      	adds	r3, #1
 800aea4:	617b      	str	r3, [r7, #20]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	697a      	ldr	r2, [r7, #20]
 800aeaa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	e002      	b.n	800aeb6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800aeb4:	693b      	ldr	r3, [r7, #16]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	371c      	adds	r7, #28
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr
	...

0800aec4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	70da      	strb	r2, [r3, #3]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f04f 32ff 	mov.w	r2, #4294967295
 800aeda:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800aedc:	6839      	ldr	r1, [r7, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f7ff f8d8 	bl	800a094 <move_window>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d001      	beq.n	800aeee <check_fs+0x2a>
 800aeea:	2304      	movs	r3, #4
 800aeec:	e038      	b.n	800af60 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	3334      	adds	r3, #52	; 0x34
 800aef2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7fe fdea 	bl	8009ad0 <ld_word>
 800aefc:	4603      	mov	r3, r0
 800aefe:	461a      	mov	r2, r3
 800af00:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800af04:	429a      	cmp	r2, r3
 800af06:	d001      	beq.n	800af0c <check_fs+0x48>
 800af08:	2303      	movs	r3, #3
 800af0a:	e029      	b.n	800af60 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800af12:	2be9      	cmp	r3, #233	; 0xe9
 800af14:	d009      	beq.n	800af2a <check_fs+0x66>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800af1c:	2beb      	cmp	r3, #235	; 0xeb
 800af1e:	d11e      	bne.n	800af5e <check_fs+0x9a>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800af26:	2b90      	cmp	r3, #144	; 0x90
 800af28:	d119      	bne.n	800af5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	3334      	adds	r3, #52	; 0x34
 800af2e:	3336      	adds	r3, #54	; 0x36
 800af30:	4618      	mov	r0, r3
 800af32:	f7fe fde5 	bl	8009b00 <ld_dword>
 800af36:	4603      	mov	r3, r0
 800af38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800af3c:	4a0a      	ldr	r2, [pc, #40]	; (800af68 <check_fs+0xa4>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d101      	bne.n	800af46 <check_fs+0x82>
 800af42:	2300      	movs	r3, #0
 800af44:	e00c      	b.n	800af60 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	3334      	adds	r3, #52	; 0x34
 800af4a:	3352      	adds	r3, #82	; 0x52
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7fe fdd7 	bl	8009b00 <ld_dword>
 800af52:	4603      	mov	r3, r0
 800af54:	4a05      	ldr	r2, [pc, #20]	; (800af6c <check_fs+0xa8>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d101      	bne.n	800af5e <check_fs+0x9a>
 800af5a:	2300      	movs	r3, #0
 800af5c:	e000      	b.n	800af60 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800af5e:	2302      	movs	r3, #2
}
 800af60:	4618      	mov	r0, r3
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	00544146 	.word	0x00544146
 800af6c:	33544146 	.word	0x33544146

0800af70 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b096      	sub	sp, #88	; 0x58
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	4613      	mov	r3, r2
 800af7c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	2200      	movs	r2, #0
 800af82:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800af84:	68f8      	ldr	r0, [r7, #12]
 800af86:	f7ff ff58 	bl	800ae3a <get_ldnumber>
 800af8a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800af8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af8e:	2b00      	cmp	r3, #0
 800af90:	da01      	bge.n	800af96 <find_volume+0x26>
 800af92:	230b      	movs	r3, #11
 800af94:	e235      	b.n	800b402 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800af96:	4aa5      	ldr	r2, [pc, #660]	; (800b22c <find_volume+0x2bc>)
 800af98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af9e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800afa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d101      	bne.n	800afaa <find_volume+0x3a>
 800afa6:	230c      	movs	r3, #12
 800afa8:	e22b      	b.n	800b402 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800afaa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800afac:	f7fe fe90 	bl	8009cd0 <lock_fs>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d101      	bne.n	800afba <find_volume+0x4a>
 800afb6:	230f      	movs	r3, #15
 800afb8:	e223      	b.n	800b402 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afbe:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800afc0:	79fb      	ldrb	r3, [r7, #7]
 800afc2:	f023 0301 	bic.w	r3, r3, #1
 800afc6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800afc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d01a      	beq.n	800b006 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800afd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afd2:	785b      	ldrb	r3, [r3, #1]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7fe fcdd 	bl	8009994 <disk_status>
 800afda:	4603      	mov	r3, r0
 800afdc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800afe0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800afe4:	f003 0301 	and.w	r3, r3, #1
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d10c      	bne.n	800b006 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800afec:	79fb      	ldrb	r3, [r7, #7]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d007      	beq.n	800b002 <find_volume+0x92>
 800aff2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aff6:	f003 0304 	and.w	r3, r3, #4
 800affa:	2b00      	cmp	r3, #0
 800affc:	d001      	beq.n	800b002 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800affe:	230a      	movs	r3, #10
 800b000:	e1ff      	b.n	800b402 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800b002:	2300      	movs	r3, #0
 800b004:	e1fd      	b.n	800b402 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b008:	2200      	movs	r2, #0
 800b00a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b00c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b00e:	b2da      	uxtb	r2, r3
 800b010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b012:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b016:	785b      	ldrb	r3, [r3, #1]
 800b018:	4618      	mov	r0, r3
 800b01a:	f7fe fcd5 	bl	80099c8 <disk_initialize>
 800b01e:	4603      	mov	r3, r0
 800b020:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b024:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b028:	f003 0301 	and.w	r3, r3, #1
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d001      	beq.n	800b034 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b030:	2303      	movs	r3, #3
 800b032:	e1e6      	b.n	800b402 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b034:	79fb      	ldrb	r3, [r7, #7]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d007      	beq.n	800b04a <find_volume+0xda>
 800b03a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b03e:	f003 0304 	and.w	r3, r3, #4
 800b042:	2b00      	cmp	r3, #0
 800b044:	d001      	beq.n	800b04a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800b046:	230a      	movs	r3, #10
 800b048:	e1db      	b.n	800b402 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b04a:	2300      	movs	r3, #0
 800b04c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b04e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b050:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b052:	f7ff ff37 	bl	800aec4 <check_fs>
 800b056:	4603      	mov	r3, r0
 800b058:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b05c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b060:	2b02      	cmp	r3, #2
 800b062:	d149      	bne.n	800b0f8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b064:	2300      	movs	r3, #0
 800b066:	643b      	str	r3, [r7, #64]	; 0x40
 800b068:	e01e      	b.n	800b0a8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b06a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b072:	011b      	lsls	r3, r3, #4
 800b074:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b078:	4413      	add	r3, r2
 800b07a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07e:	3304      	adds	r3, #4
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d006      	beq.n	800b094 <find_volume+0x124>
 800b086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b088:	3308      	adds	r3, #8
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fe fd38 	bl	8009b00 <ld_dword>
 800b090:	4602      	mov	r2, r0
 800b092:	e000      	b.n	800b096 <find_volume+0x126>
 800b094:	2200      	movs	r2, #0
 800b096:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	3358      	adds	r3, #88	; 0x58
 800b09c:	443b      	add	r3, r7
 800b09e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b0a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	643b      	str	r3, [r7, #64]	; 0x40
 800b0a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0aa:	2b03      	cmp	r3, #3
 800b0ac:	d9dd      	bls.n	800b06a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b0b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d002      	beq.n	800b0be <find_volume+0x14e>
 800b0b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b0be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	3358      	adds	r3, #88	; 0x58
 800b0c4:	443b      	add	r3, r7
 800b0c6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b0ca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b0cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d005      	beq.n	800b0de <find_volume+0x16e>
 800b0d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b0d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b0d6:	f7ff fef5 	bl	800aec4 <check_fs>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	e000      	b.n	800b0e0 <find_volume+0x170>
 800b0de:	2303      	movs	r3, #3
 800b0e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b0e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d905      	bls.n	800b0f8 <find_volume+0x188>
 800b0ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0ee:	3301      	adds	r3, #1
 800b0f0:	643b      	str	r3, [r7, #64]	; 0x40
 800b0f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0f4:	2b03      	cmp	r3, #3
 800b0f6:	d9e2      	bls.n	800b0be <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b0f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b0fc:	2b04      	cmp	r3, #4
 800b0fe:	d101      	bne.n	800b104 <find_volume+0x194>
 800b100:	2301      	movs	r3, #1
 800b102:	e17e      	b.n	800b402 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b104:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d901      	bls.n	800b110 <find_volume+0x1a0>
 800b10c:	230d      	movs	r3, #13
 800b10e:	e178      	b.n	800b402 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b112:	3334      	adds	r3, #52	; 0x34
 800b114:	330b      	adds	r3, #11
 800b116:	4618      	mov	r0, r3
 800b118:	f7fe fcda 	bl	8009ad0 <ld_word>
 800b11c:	4603      	mov	r3, r0
 800b11e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b122:	d001      	beq.n	800b128 <find_volume+0x1b8>
 800b124:	230d      	movs	r3, #13
 800b126:	e16c      	b.n	800b402 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12a:	3334      	adds	r3, #52	; 0x34
 800b12c:	3316      	adds	r3, #22
 800b12e:	4618      	mov	r0, r3
 800b130:	f7fe fcce 	bl	8009ad0 <ld_word>
 800b134:	4603      	mov	r3, r0
 800b136:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d106      	bne.n	800b14c <find_volume+0x1dc>
 800b13e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b140:	3334      	adds	r3, #52	; 0x34
 800b142:	3324      	adds	r3, #36	; 0x24
 800b144:	4618      	mov	r0, r3
 800b146:	f7fe fcdb 	bl	8009b00 <ld_dword>
 800b14a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b14e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b150:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b154:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15e:	789b      	ldrb	r3, [r3, #2]
 800b160:	2b01      	cmp	r3, #1
 800b162:	d005      	beq.n	800b170 <find_volume+0x200>
 800b164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b166:	789b      	ldrb	r3, [r3, #2]
 800b168:	2b02      	cmp	r3, #2
 800b16a:	d001      	beq.n	800b170 <find_volume+0x200>
 800b16c:	230d      	movs	r3, #13
 800b16e:	e148      	b.n	800b402 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b172:	789b      	ldrb	r3, [r3, #2]
 800b174:	461a      	mov	r2, r3
 800b176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b178:	fb02 f303 	mul.w	r3, r2, r3
 800b17c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b184:	b29a      	uxth	r2, r3
 800b186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b188:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b18c:	895b      	ldrh	r3, [r3, #10]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d008      	beq.n	800b1a4 <find_volume+0x234>
 800b192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b194:	895b      	ldrh	r3, [r3, #10]
 800b196:	461a      	mov	r2, r3
 800b198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b19a:	895b      	ldrh	r3, [r3, #10]
 800b19c:	3b01      	subs	r3, #1
 800b19e:	4013      	ands	r3, r2
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d001      	beq.n	800b1a8 <find_volume+0x238>
 800b1a4:	230d      	movs	r3, #13
 800b1a6:	e12c      	b.n	800b402 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b1a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1aa:	3334      	adds	r3, #52	; 0x34
 800b1ac:	3311      	adds	r3, #17
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7fe fc8e 	bl	8009ad0 <ld_word>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1be:	891b      	ldrh	r3, [r3, #8]
 800b1c0:	f003 030f 	and.w	r3, r3, #15
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d001      	beq.n	800b1ce <find_volume+0x25e>
 800b1ca:	230d      	movs	r3, #13
 800b1cc:	e119      	b.n	800b402 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b1ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d0:	3334      	adds	r3, #52	; 0x34
 800b1d2:	3313      	adds	r3, #19
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f7fe fc7b 	bl	8009ad0 <ld_word>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b1de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d106      	bne.n	800b1f2 <find_volume+0x282>
 800b1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1e6:	3334      	adds	r3, #52	; 0x34
 800b1e8:	3320      	adds	r3, #32
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7fe fc88 	bl	8009b00 <ld_dword>
 800b1f0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b1f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1f4:	3334      	adds	r3, #52	; 0x34
 800b1f6:	330e      	adds	r3, #14
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7fe fc69 	bl	8009ad0 <ld_word>
 800b1fe:	4603      	mov	r3, r0
 800b200:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b202:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b204:	2b00      	cmp	r3, #0
 800b206:	d101      	bne.n	800b20c <find_volume+0x29c>
 800b208:	230d      	movs	r3, #13
 800b20a:	e0fa      	b.n	800b402 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b20c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b20e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b210:	4413      	add	r3, r2
 800b212:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b214:	8912      	ldrh	r2, [r2, #8]
 800b216:	0912      	lsrs	r2, r2, #4
 800b218:	b292      	uxth	r2, r2
 800b21a:	4413      	add	r3, r2
 800b21c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b21e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b222:	429a      	cmp	r2, r3
 800b224:	d204      	bcs.n	800b230 <find_volume+0x2c0>
 800b226:	230d      	movs	r3, #13
 800b228:	e0eb      	b.n	800b402 <find_volume+0x492>
 800b22a:	bf00      	nop
 800b22c:	2000083c 	.word	0x2000083c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b230:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b238:	8952      	ldrh	r2, [r2, #10]
 800b23a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b23e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b242:	2b00      	cmp	r3, #0
 800b244:	d101      	bne.n	800b24a <find_volume+0x2da>
 800b246:	230d      	movs	r3, #13
 800b248:	e0db      	b.n	800b402 <find_volume+0x492>
		fmt = FS_FAT32;
 800b24a:	2303      	movs	r3, #3
 800b24c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b252:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b256:	4293      	cmp	r3, r2
 800b258:	d802      	bhi.n	800b260 <find_volume+0x2f0>
 800b25a:	2302      	movs	r3, #2
 800b25c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b262:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b266:	4293      	cmp	r3, r2
 800b268:	d802      	bhi.n	800b270 <find_volume+0x300>
 800b26a:	2301      	movs	r3, #1
 800b26c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b272:	1c9a      	adds	r2, r3, #2
 800b274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b276:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800b278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b27a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b27c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b27e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b280:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b282:	441a      	add	r2, r3
 800b284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b286:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800b288:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28c:	441a      	add	r2, r3
 800b28e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b290:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800b292:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b296:	2b03      	cmp	r3, #3
 800b298:	d11e      	bne.n	800b2d8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b29a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b29c:	3334      	adds	r3, #52	; 0x34
 800b29e:	332a      	adds	r3, #42	; 0x2a
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f7fe fc15 	bl	8009ad0 <ld_word>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d001      	beq.n	800b2b0 <find_volume+0x340>
 800b2ac:	230d      	movs	r3, #13
 800b2ae:	e0a8      	b.n	800b402 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2b2:	891b      	ldrh	r3, [r3, #8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d001      	beq.n	800b2bc <find_volume+0x34c>
 800b2b8:	230d      	movs	r3, #13
 800b2ba:	e0a2      	b.n	800b402 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2be:	3334      	adds	r3, #52	; 0x34
 800b2c0:	332c      	adds	r3, #44	; 0x2c
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f7fe fc1c 	bl	8009b00 <ld_dword>
 800b2c8:	4602      	mov	r2, r0
 800b2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2cc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b2ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	647b      	str	r3, [r7, #68]	; 0x44
 800b2d6:	e01f      	b.n	800b318 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2da:	891b      	ldrh	r3, [r3, #8]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d101      	bne.n	800b2e4 <find_volume+0x374>
 800b2e0:	230d      	movs	r3, #13
 800b2e2:	e08e      	b.n	800b402 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ea:	441a      	add	r2, r3
 800b2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ee:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b2f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d103      	bne.n	800b300 <find_volume+0x390>
 800b2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fa:	699b      	ldr	r3, [r3, #24]
 800b2fc:	005b      	lsls	r3, r3, #1
 800b2fe:	e00a      	b.n	800b316 <find_volume+0x3a6>
 800b300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b302:	699a      	ldr	r2, [r3, #24]
 800b304:	4613      	mov	r3, r2
 800b306:	005b      	lsls	r3, r3, #1
 800b308:	4413      	add	r3, r2
 800b30a:	085a      	lsrs	r2, r3, #1
 800b30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b30e:	699b      	ldr	r3, [r3, #24]
 800b310:	f003 0301 	and.w	r3, r3, #1
 800b314:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b316:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31a:	69da      	ldr	r2, [r3, #28]
 800b31c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b31e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800b322:	0a5b      	lsrs	r3, r3, #9
 800b324:	429a      	cmp	r2, r3
 800b326:	d201      	bcs.n	800b32c <find_volume+0x3bc>
 800b328:	230d      	movs	r3, #13
 800b32a:	e06a      	b.n	800b402 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b32e:	f04f 32ff 	mov.w	r2, #4294967295
 800b332:	615a      	str	r2, [r3, #20]
 800b334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b336:	695a      	ldr	r2, [r3, #20]
 800b338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800b33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33e:	2280      	movs	r2, #128	; 0x80
 800b340:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b342:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b346:	2b03      	cmp	r3, #3
 800b348:	d149      	bne.n	800b3de <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34c:	3334      	adds	r3, #52	; 0x34
 800b34e:	3330      	adds	r3, #48	; 0x30
 800b350:	4618      	mov	r0, r3
 800b352:	f7fe fbbd 	bl	8009ad0 <ld_word>
 800b356:	4603      	mov	r3, r0
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d140      	bne.n	800b3de <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b35c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b35e:	3301      	adds	r3, #1
 800b360:	4619      	mov	r1, r3
 800b362:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b364:	f7fe fe96 	bl	800a094 <move_window>
 800b368:	4603      	mov	r3, r0
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d137      	bne.n	800b3de <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800b36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b370:	2200      	movs	r2, #0
 800b372:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b376:	3334      	adds	r3, #52	; 0x34
 800b378:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b37c:	4618      	mov	r0, r3
 800b37e:	f7fe fba7 	bl	8009ad0 <ld_word>
 800b382:	4603      	mov	r3, r0
 800b384:	461a      	mov	r2, r3
 800b386:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d127      	bne.n	800b3de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b390:	3334      	adds	r3, #52	; 0x34
 800b392:	4618      	mov	r0, r3
 800b394:	f7fe fbb4 	bl	8009b00 <ld_dword>
 800b398:	4603      	mov	r3, r0
 800b39a:	4a1c      	ldr	r2, [pc, #112]	; (800b40c <find_volume+0x49c>)
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d11e      	bne.n	800b3de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a2:	3334      	adds	r3, #52	; 0x34
 800b3a4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7fe fba9 	bl	8009b00 <ld_dword>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	4a17      	ldr	r2, [pc, #92]	; (800b410 <find_volume+0x4a0>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d113      	bne.n	800b3de <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b3b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3b8:	3334      	adds	r3, #52	; 0x34
 800b3ba:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7fe fb9e 	bl	8009b00 <ld_dword>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3c8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3cc:	3334      	adds	r3, #52	; 0x34
 800b3ce:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f7fe fb94 	bl	8009b00 <ld_dword>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3dc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b3e4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b3e6:	4b0b      	ldr	r3, [pc, #44]	; (800b414 <find_volume+0x4a4>)
 800b3e8:	881b      	ldrh	r3, [r3, #0]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	b29a      	uxth	r2, r3
 800b3ee:	4b09      	ldr	r3, [pc, #36]	; (800b414 <find_volume+0x4a4>)
 800b3f0:	801a      	strh	r2, [r3, #0]
 800b3f2:	4b08      	ldr	r3, [pc, #32]	; (800b414 <find_volume+0x4a4>)
 800b3f4:	881a      	ldrh	r2, [r3, #0]
 800b3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b3fa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b3fc:	f7fe fde2 	bl	8009fc4 <clear_lock>
#endif
	return FR_OK;
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	3758      	adds	r7, #88	; 0x58
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	41615252 	.word	0x41615252
 800b410:	61417272 	.word	0x61417272
 800b414:	20000840 	.word	0x20000840

0800b418 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
 800b420:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b422:	2309      	movs	r3, #9
 800b424:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d02e      	beq.n	800b48a <validate+0x72>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d02a      	beq.n	800b48a <validate+0x72>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d025      	beq.n	800b48a <validate+0x72>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	889a      	ldrh	r2, [r3, #4]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	88db      	ldrh	r3, [r3, #6]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d11e      	bne.n	800b48a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	4618      	mov	r0, r3
 800b452:	f7fe fc3d 	bl	8009cd0 <lock_fs>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d014      	beq.n	800b486 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	785b      	ldrb	r3, [r3, #1]
 800b462:	4618      	mov	r0, r3
 800b464:	f7fe fa96 	bl	8009994 <disk_status>
 800b468:	4603      	mov	r3, r0
 800b46a:	f003 0301 	and.w	r3, r3, #1
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d102      	bne.n	800b478 <validate+0x60>
				res = FR_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
 800b476:	e008      	b.n	800b48a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	2100      	movs	r1, #0
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fe fc3c 	bl	8009cfc <unlock_fs>
 800b484:	e001      	b.n	800b48a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800b486:	230f      	movs	r3, #15
 800b488:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b48a:	7bfb      	ldrb	r3, [r7, #15]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d102      	bne.n	800b496 <validate+0x7e>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	e000      	b.n	800b498 <validate+0x80>
 800b496:	2300      	movs	r3, #0
 800b498:	683a      	ldr	r2, [r7, #0]
 800b49a:	6013      	str	r3, [r2, #0]
	return res;
 800b49c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3710      	adds	r7, #16
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
	...

0800b4a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b088      	sub	sp, #32
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	4613      	mov	r3, r2
 800b4b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b4ba:	f107 0310 	add.w	r3, r7, #16
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7ff fcbb 	bl	800ae3a <get_ldnumber>
 800b4c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b4c6:	69fb      	ldr	r3, [r7, #28]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	da01      	bge.n	800b4d0 <f_mount+0x28>
 800b4cc:	230b      	movs	r3, #11
 800b4ce:	e048      	b.n	800b562 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b4d0:	4a26      	ldr	r2, [pc, #152]	; (800b56c <f_mount+0xc4>)
 800b4d2:	69fb      	ldr	r3, [r7, #28]
 800b4d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00f      	beq.n	800b500 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b4e0:	69b8      	ldr	r0, [r7, #24]
 800b4e2:	f7fe fd6f 	bl	8009fc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800b4e6:	69bb      	ldr	r3, [r7, #24]
 800b4e8:	68db      	ldr	r3, [r3, #12]
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f000 fe82 	bl	800c1f4 <ff_del_syncobj>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d101      	bne.n	800b4fa <f_mount+0x52>
 800b4f6:	2302      	movs	r3, #2
 800b4f8:	e033      	b.n	800b562 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00f      	beq.n	800b526 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2200      	movs	r2, #0
 800b50a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	330c      	adds	r3, #12
 800b514:	4619      	mov	r1, r3
 800b516:	4610      	mov	r0, r2
 800b518:	f000 fe51 	bl	800c1be <ff_cre_syncobj>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d101      	bne.n	800b526 <f_mount+0x7e>
 800b522:	2302      	movs	r3, #2
 800b524:	e01d      	b.n	800b562 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	4910      	ldr	r1, [pc, #64]	; (800b56c <f_mount+0xc4>)
 800b52a:	69fb      	ldr	r3, [r7, #28]
 800b52c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d002      	beq.n	800b53c <f_mount+0x94>
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d001      	beq.n	800b540 <f_mount+0x98>
 800b53c:	2300      	movs	r3, #0
 800b53e:	e010      	b.n	800b562 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b540:	f107 010c 	add.w	r1, r7, #12
 800b544:	f107 0308 	add.w	r3, r7, #8
 800b548:	2200      	movs	r2, #0
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7ff fd10 	bl	800af70 <find_volume>
 800b550:	4603      	mov	r3, r0
 800b552:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	7dfa      	ldrb	r2, [r7, #23]
 800b558:	4611      	mov	r1, r2
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7fe fbce 	bl	8009cfc <unlock_fs>
 800b560:	7dfb      	ldrb	r3, [r7, #23]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3720      	adds	r7, #32
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	2000083c 	.word	0x2000083c

0800b570 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b098      	sub	sp, #96	; 0x60
 800b574:	af00      	add	r7, sp, #0
 800b576:	60f8      	str	r0, [r7, #12]
 800b578:	60b9      	str	r1, [r7, #8]
 800b57a:	4613      	mov	r3, r2
 800b57c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d101      	bne.n	800b588 <f_open+0x18>
 800b584:	2309      	movs	r3, #9
 800b586:	e1b4      	b.n	800b8f2 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b588:	79fb      	ldrb	r3, [r7, #7]
 800b58a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b58e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b590:	79fa      	ldrb	r2, [r7, #7]
 800b592:	f107 0110 	add.w	r1, r7, #16
 800b596:	f107 0308 	add.w	r3, r7, #8
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7ff fce8 	bl	800af70 <find_volume>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800b5a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	f040 8191 	bne.w	800b8d2 <f_open+0x362>
		dj.obj.fs = fs;
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b5b4:	68ba      	ldr	r2, [r7, #8]
 800b5b6:	f107 0314 	add.w	r3, r7, #20
 800b5ba:	4611      	mov	r1, r2
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7ff fbcb 	bl	800ad58 <follow_path>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b5c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d11a      	bne.n	800b606 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b5d0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b5d4:	b25b      	sxtb	r3, r3
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	da03      	bge.n	800b5e2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800b5da:	2306      	movs	r3, #6
 800b5dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b5e0:	e011      	b.n	800b606 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b5e2:	79fb      	ldrb	r3, [r7, #7]
 800b5e4:	f023 0301 	bic.w	r3, r3, #1
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	bf14      	ite	ne
 800b5ec:	2301      	movne	r3, #1
 800b5ee:	2300      	moveq	r3, #0
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	f107 0314 	add.w	r3, r7, #20
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7fe fb9a 	bl	8009d34 <chk_lock>
 800b600:	4603      	mov	r3, r0
 800b602:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b606:	79fb      	ldrb	r3, [r7, #7]
 800b608:	f003 031c 	and.w	r3, r3, #28
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d07f      	beq.n	800b710 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b610:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b614:	2b00      	cmp	r3, #0
 800b616:	d017      	beq.n	800b648 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b618:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b61c:	2b04      	cmp	r3, #4
 800b61e:	d10e      	bne.n	800b63e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b620:	f7fe fbe4 	bl	8009dec <enq_lock>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d006      	beq.n	800b638 <f_open+0xc8>
 800b62a:	f107 0314 	add.w	r3, r7, #20
 800b62e:	4618      	mov	r0, r3
 800b630:	f7ff facb 	bl	800abca <dir_register>
 800b634:	4603      	mov	r3, r0
 800b636:	e000      	b.n	800b63a <f_open+0xca>
 800b638:	2312      	movs	r3, #18
 800b63a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b63e:	79fb      	ldrb	r3, [r7, #7]
 800b640:	f043 0308 	orr.w	r3, r3, #8
 800b644:	71fb      	strb	r3, [r7, #7]
 800b646:	e010      	b.n	800b66a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b648:	7ebb      	ldrb	r3, [r7, #26]
 800b64a:	f003 0311 	and.w	r3, r3, #17
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d003      	beq.n	800b65a <f_open+0xea>
					res = FR_DENIED;
 800b652:	2307      	movs	r3, #7
 800b654:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b658:	e007      	b.n	800b66a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b65a:	79fb      	ldrb	r3, [r7, #7]
 800b65c:	f003 0304 	and.w	r3, r3, #4
 800b660:	2b00      	cmp	r3, #0
 800b662:	d002      	beq.n	800b66a <f_open+0xfa>
 800b664:	2308      	movs	r3, #8
 800b666:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b66a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d168      	bne.n	800b744 <f_open+0x1d4>
 800b672:	79fb      	ldrb	r3, [r7, #7]
 800b674:	f003 0308 	and.w	r3, r3, #8
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d063      	beq.n	800b744 <f_open+0x1d4>
				dw = GET_FATTIME();
 800b67c:	f7fd fc4c 	bl	8008f18 <get_fattime>
 800b680:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b684:	330e      	adds	r3, #14
 800b686:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b688:	4618      	mov	r0, r3
 800b68a:	f7fe fa77 	bl	8009b7c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b68e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b690:	3316      	adds	r3, #22
 800b692:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b694:	4618      	mov	r0, r3
 800b696:	f7fe fa71 	bl	8009b7c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b69a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b69c:	330b      	adds	r3, #11
 800b69e:	2220      	movs	r2, #32
 800b6a0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b6a6:	4611      	mov	r1, r2
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	f7ff f9fa 	bl	800aaa2 <ld_clust>
 800b6ae:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f7ff fa12 	bl	800aae0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b6bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6be:	331c      	adds	r3, #28
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f7fe fa5a 	bl	8009b7c <st_dword>
					fs->wflag = 1;
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b6ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d037      	beq.n	800b744 <f_open+0x1d4>
						dw = fs->winsect;
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6d8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800b6da:	f107 0314 	add.w	r3, r7, #20
 800b6de:	2200      	movs	r2, #0
 800b6e0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f7fe ff25 	bl	800a532 <remove_chain>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800b6ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d126      	bne.n	800b744 <f_open+0x1d4>
							res = move_window(fs, dw);
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7fe fcca 	bl	800a094 <move_window>
 800b700:	4603      	mov	r3, r0
 800b702:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b70a:	3a01      	subs	r2, #1
 800b70c:	611a      	str	r2, [r3, #16]
 800b70e:	e019      	b.n	800b744 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b710:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b714:	2b00      	cmp	r3, #0
 800b716:	d115      	bne.n	800b744 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b718:	7ebb      	ldrb	r3, [r7, #26]
 800b71a:	f003 0310 	and.w	r3, r3, #16
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d003      	beq.n	800b72a <f_open+0x1ba>
					res = FR_NO_FILE;
 800b722:	2304      	movs	r3, #4
 800b724:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b728:	e00c      	b.n	800b744 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b72a:	79fb      	ldrb	r3, [r7, #7]
 800b72c:	f003 0302 	and.w	r3, r3, #2
 800b730:	2b00      	cmp	r3, #0
 800b732:	d007      	beq.n	800b744 <f_open+0x1d4>
 800b734:	7ebb      	ldrb	r3, [r7, #26]
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d002      	beq.n	800b744 <f_open+0x1d4>
						res = FR_DENIED;
 800b73e:	2307      	movs	r3, #7
 800b740:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800b744:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d128      	bne.n	800b79e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b74c:	79fb      	ldrb	r3, [r7, #7]
 800b74e:	f003 0308 	and.w	r3, r3, #8
 800b752:	2b00      	cmp	r3, #0
 800b754:	d003      	beq.n	800b75e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800b756:	79fb      	ldrb	r3, [r7, #7]
 800b758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b75c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b766:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b76c:	79fb      	ldrb	r3, [r7, #7]
 800b76e:	f023 0301 	bic.w	r3, r3, #1
 800b772:	2b00      	cmp	r3, #0
 800b774:	bf14      	ite	ne
 800b776:	2301      	movne	r3, #1
 800b778:	2300      	moveq	r3, #0
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	461a      	mov	r2, r3
 800b77e:	f107 0314 	add.w	r3, r7, #20
 800b782:	4611      	mov	r1, r2
 800b784:	4618      	mov	r0, r3
 800b786:	f7fe fb53 	bl	8009e30 <inc_lock>
 800b78a:	4602      	mov	r2, r0
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	691b      	ldr	r3, [r3, #16]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d102      	bne.n	800b79e <f_open+0x22e>
 800b798:	2302      	movs	r3, #2
 800b79a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b79e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f040 8095 	bne.w	800b8d2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b7ac:	4611      	mov	r1, r2
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7ff f977 	bl	800aaa2 <ld_clust>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b7ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7bc:	331c      	adds	r3, #28
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f7fe f99e 	bl	8009b00 <ld_dword>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b7d0:	693a      	ldr	r2, [r7, #16]
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	88da      	ldrh	r2, [r3, #6]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	79fa      	ldrb	r2, [r7, #7]
 800b7e2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	3330      	adds	r3, #48	; 0x30
 800b7fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7fe:	2100      	movs	r1, #0
 800b800:	4618      	mov	r0, r3
 800b802:	f7fe fa08 	bl	8009c16 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b806:	79fb      	ldrb	r3, [r7, #7]
 800b808:	f003 0320 	and.w	r3, r3, #32
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d060      	beq.n	800b8d2 <f_open+0x362>
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	68db      	ldr	r3, [r3, #12]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d05c      	beq.n	800b8d2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	68da      	ldr	r2, [r3, #12]
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	895b      	ldrh	r3, [r3, #10]
 800b824:	025b      	lsls	r3, r3, #9
 800b826:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	689b      	ldr	r3, [r3, #8]
 800b82c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	657b      	str	r3, [r7, #84]	; 0x54
 800b834:	e016      	b.n	800b864 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7fe fce5 	bl	800a20a <get_fat>
 800b840:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800b842:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b844:	2b01      	cmp	r3, #1
 800b846:	d802      	bhi.n	800b84e <f_open+0x2de>
 800b848:	2302      	movs	r3, #2
 800b84a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b84e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b850:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b854:	d102      	bne.n	800b85c <f_open+0x2ec>
 800b856:	2301      	movs	r3, #1
 800b858:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b85c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b85e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b860:	1ad3      	subs	r3, r2, r3
 800b862:	657b      	str	r3, [r7, #84]	; 0x54
 800b864:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d103      	bne.n	800b874 <f_open+0x304>
 800b86c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b86e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b870:	429a      	cmp	r2, r3
 800b872:	d8e0      	bhi.n	800b836 <f_open+0x2c6>
				}
				fp->clust = clst;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b878:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b87a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d127      	bne.n	800b8d2 <f_open+0x362>
 800b882:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d022      	beq.n	800b8d2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b890:	4618      	mov	r0, r3
 800b892:	f7fe fc9b 	bl	800a1cc <clust2sect>
 800b896:	6478      	str	r0, [r7, #68]	; 0x44
 800b898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d103      	bne.n	800b8a6 <f_open+0x336>
						res = FR_INT_ERR;
 800b89e:	2302      	movs	r3, #2
 800b8a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b8a4:	e015      	b.n	800b8d2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b8a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b8a8:	0a5a      	lsrs	r2, r3, #9
 800b8aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8ac:	441a      	add	r2, r3
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	7858      	ldrb	r0, [r3, #1]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	6a1a      	ldr	r2, [r3, #32]
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	f7fe f8a7 	bl	8009a14 <disk_read>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d002      	beq.n	800b8d2 <f_open+0x362>
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b8d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d002      	beq.n	800b8e0 <f_open+0x370>
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800b8e6:	4611      	mov	r1, r2
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7fe fa07 	bl	8009cfc <unlock_fs>
 800b8ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3760      	adds	r7, #96	; 0x60
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b08e      	sub	sp, #56	; 0x38
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	60f8      	str	r0, [r7, #12]
 800b902:	60b9      	str	r1, [r7, #8]
 800b904:	607a      	str	r2, [r7, #4]
 800b906:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	2200      	movs	r2, #0
 800b910:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f107 0214 	add.w	r2, r7, #20
 800b918:	4611      	mov	r1, r2
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7ff fd7c 	bl	800b418 <validate>
 800b920:	4603      	mov	r3, r0
 800b922:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b926:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d107      	bne.n	800b93e <f_read+0x44>
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	7d5b      	ldrb	r3, [r3, #21]
 800b932:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800b936:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d009      	beq.n	800b952 <f_read+0x58>
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800b944:	4611      	mov	r1, r2
 800b946:	4618      	mov	r0, r3
 800b948:	f7fe f9d8 	bl	8009cfc <unlock_fs>
 800b94c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b950:	e13d      	b.n	800bbce <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	7d1b      	ldrb	r3, [r3, #20]
 800b956:	f003 0301 	and.w	r3, r3, #1
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d106      	bne.n	800b96c <f_read+0x72>
 800b95e:	697b      	ldr	r3, [r7, #20]
 800b960:	2107      	movs	r1, #7
 800b962:	4618      	mov	r0, r3
 800b964:	f7fe f9ca 	bl	8009cfc <unlock_fs>
 800b968:	2307      	movs	r3, #7
 800b96a:	e130      	b.n	800bbce <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	68da      	ldr	r2, [r3, #12]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	699b      	ldr	r3, [r3, #24]
 800b974:	1ad3      	subs	r3, r2, r3
 800b976:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b978:	687a      	ldr	r2, [r7, #4]
 800b97a:	6a3b      	ldr	r3, [r7, #32]
 800b97c:	429a      	cmp	r2, r3
 800b97e:	f240 811c 	bls.w	800bbba <f_read+0x2c0>
 800b982:	6a3b      	ldr	r3, [r7, #32]
 800b984:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800b986:	e118      	b.n	800bbba <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	699b      	ldr	r3, [r3, #24]
 800b98c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b990:	2b00      	cmp	r3, #0
 800b992:	f040 80e4 	bne.w	800bb5e <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	699b      	ldr	r3, [r3, #24]
 800b99a:	0a5b      	lsrs	r3, r3, #9
 800b99c:	697a      	ldr	r2, [r7, #20]
 800b99e:	8952      	ldrh	r2, [r2, #10]
 800b9a0:	3a01      	subs	r2, #1
 800b9a2:	4013      	ands	r3, r2
 800b9a4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800b9a6:	69fb      	ldr	r3, [r7, #28]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d139      	bne.n	800ba20 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	699b      	ldr	r3, [r3, #24]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d103      	bne.n	800b9bc <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	633b      	str	r3, [r7, #48]	; 0x30
 800b9ba:	e013      	b.n	800b9e4 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d007      	beq.n	800b9d4 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	699b      	ldr	r3, [r3, #24]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	68f8      	ldr	r0, [r7, #12]
 800b9cc:	f7fe feae 	bl	800a72c <clmt_clust>
 800b9d0:	6338      	str	r0, [r7, #48]	; 0x30
 800b9d2:	e007      	b.n	800b9e4 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800b9d4:	68fa      	ldr	r2, [r7, #12]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	69db      	ldr	r3, [r3, #28]
 800b9da:	4619      	mov	r1, r3
 800b9dc:	4610      	mov	r0, r2
 800b9de:	f7fe fc14 	bl	800a20a <get_fat>
 800b9e2:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e6:	2b01      	cmp	r3, #1
 800b9e8:	d809      	bhi.n	800b9fe <f_read+0x104>
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	2202      	movs	r2, #2
 800b9ee:	755a      	strb	r2, [r3, #21]
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	2102      	movs	r1, #2
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f7fe f981 	bl	8009cfc <unlock_fs>
 800b9fa:	2302      	movs	r3, #2
 800b9fc:	e0e7      	b.n	800bbce <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba04:	d109      	bne.n	800ba1a <f_read+0x120>
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	2201      	movs	r2, #1
 800ba0a:	755a      	strb	r2, [r3, #21]
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	2101      	movs	r1, #1
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7fe f973 	bl	8009cfc <unlock_fs>
 800ba16:	2301      	movs	r3, #1
 800ba18:	e0d9      	b.n	800bbce <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba1e:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ba20:	697a      	ldr	r2, [r7, #20]
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	69db      	ldr	r3, [r3, #28]
 800ba26:	4619      	mov	r1, r3
 800ba28:	4610      	mov	r0, r2
 800ba2a:	f7fe fbcf 	bl	800a1cc <clust2sect>
 800ba2e:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ba30:	69bb      	ldr	r3, [r7, #24]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d109      	bne.n	800ba4a <f_read+0x150>
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2202      	movs	r2, #2
 800ba3a:	755a      	strb	r2, [r3, #21]
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	2102      	movs	r1, #2
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7fe f95b 	bl	8009cfc <unlock_fs>
 800ba46:	2302      	movs	r3, #2
 800ba48:	e0c1      	b.n	800bbce <f_read+0x2d4>
			sect += csect;
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	69fb      	ldr	r3, [r7, #28]
 800ba4e:	4413      	add	r3, r2
 800ba50:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	0a5b      	lsrs	r3, r3, #9
 800ba56:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ba58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d03e      	beq.n	800badc <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ba5e:	69fa      	ldr	r2, [r7, #28]
 800ba60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba62:	4413      	add	r3, r2
 800ba64:	697a      	ldr	r2, [r7, #20]
 800ba66:	8952      	ldrh	r2, [r2, #10]
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d905      	bls.n	800ba78 <f_read+0x17e>
					cc = fs->csize - csect;
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	895b      	ldrh	r3, [r3, #10]
 800ba70:	461a      	mov	r2, r3
 800ba72:	69fb      	ldr	r3, [r7, #28]
 800ba74:	1ad3      	subs	r3, r2, r3
 800ba76:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	7858      	ldrb	r0, [r3, #1]
 800ba7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba7e:	69ba      	ldr	r2, [r7, #24]
 800ba80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ba82:	f7fd ffc7 	bl	8009a14 <disk_read>
 800ba86:	4603      	mov	r3, r0
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d009      	beq.n	800baa0 <f_read+0x1a6>
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	755a      	strb	r2, [r3, #21]
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	2101      	movs	r1, #1
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7fe f930 	bl	8009cfc <unlock_fs>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e096      	b.n	800bbce <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	7d1b      	ldrb	r3, [r3, #20]
 800baa4:	b25b      	sxtb	r3, r3
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	da14      	bge.n	800bad4 <f_read+0x1da>
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	6a1a      	ldr	r2, [r3, #32]
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	1ad3      	subs	r3, r2, r3
 800bab2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d90d      	bls.n	800bad4 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	6a1a      	ldr	r2, [r3, #32]
 800babc:	69bb      	ldr	r3, [r7, #24]
 800babe:	1ad3      	subs	r3, r2, r3
 800bac0:	025b      	lsls	r3, r3, #9
 800bac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bac4:	18d0      	adds	r0, r2, r3
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	3330      	adds	r3, #48	; 0x30
 800baca:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bace:	4619      	mov	r1, r3
 800bad0:	f7fe f880 	bl	8009bd4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800bad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bad6:	025b      	lsls	r3, r3, #9
 800bad8:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800bada:	e05a      	b.n	800bb92 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	6a1b      	ldr	r3, [r3, #32]
 800bae0:	69ba      	ldr	r2, [r7, #24]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d038      	beq.n	800bb58 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	7d1b      	ldrb	r3, [r3, #20]
 800baea:	b25b      	sxtb	r3, r3
 800baec:	2b00      	cmp	r3, #0
 800baee:	da1d      	bge.n	800bb2c <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	7858      	ldrb	r0, [r3, #1]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	6a1a      	ldr	r2, [r3, #32]
 800bafe:	2301      	movs	r3, #1
 800bb00:	f7fd ffa8 	bl	8009a54 <disk_write>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d009      	beq.n	800bb1e <f_read+0x224>
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	755a      	strb	r2, [r3, #21]
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	2101      	movs	r1, #1
 800bb14:	4618      	mov	r0, r3
 800bb16:	f7fe f8f1 	bl	8009cfc <unlock_fs>
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e057      	b.n	800bbce <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	7d1b      	ldrb	r3, [r3, #20]
 800bb22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb26:	b2da      	uxtb	r2, r3
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	7858      	ldrb	r0, [r3, #1]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bb36:	2301      	movs	r3, #1
 800bb38:	69ba      	ldr	r2, [r7, #24]
 800bb3a:	f7fd ff6b 	bl	8009a14 <disk_read>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d009      	beq.n	800bb58 <f_read+0x25e>
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2201      	movs	r2, #1
 800bb48:	755a      	strb	r2, [r3, #21]
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	2101      	movs	r1, #1
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7fe f8d4 	bl	8009cfc <unlock_fs>
 800bb54:	2301      	movs	r3, #1
 800bb56:	e03a      	b.n	800bbce <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	69ba      	ldr	r2, [r7, #24]
 800bb5c:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	699b      	ldr	r3, [r3, #24]
 800bb62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb66:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800bb6a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800bb6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d901      	bls.n	800bb78 <f_read+0x27e>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	699b      	ldr	r3, [r3, #24]
 800bb82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb86:	4413      	add	r3, r2
 800bb88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb8e:	f7fe f821 	bl	8009bd4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800bb92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb96:	4413      	add	r3, r2
 800bb98:	627b      	str	r3, [r7, #36]	; 0x24
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	699a      	ldr	r2, [r3, #24]
 800bb9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bba0:	441a      	add	r2, r3
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	619a      	str	r2, [r3, #24]
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	681a      	ldr	r2, [r3, #0]
 800bbaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbac:	441a      	add	r2, r3
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	601a      	str	r2, [r3, #0]
 800bbb2:	687a      	ldr	r2, [r7, #4]
 800bbb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbb6:	1ad3      	subs	r3, r2, r3
 800bbb8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f47f aee3 	bne.w	800b988 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7fe f898 	bl	8009cfc <unlock_fs>
 800bbcc:	2300      	movs	r3, #0
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3738      	adds	r7, #56	; 0x38
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}

0800bbd6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b08c      	sub	sp, #48	; 0x30
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	60f8      	str	r0, [r7, #12]
 800bbde:	60b9      	str	r1, [r7, #8]
 800bbe0:	607a      	str	r2, [r7, #4]
 800bbe2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	2200      	movs	r2, #0
 800bbec:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f107 0210 	add.w	r2, r7, #16
 800bbf4:	4611      	mov	r1, r2
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7ff fc0e 	bl	800b418 <validate>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bc02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d107      	bne.n	800bc1a <f_write+0x44>
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	7d5b      	ldrb	r3, [r3, #21]
 800bc0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bc12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d009      	beq.n	800bc2e <f_write+0x58>
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bc20:	4611      	mov	r1, r2
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7fe f86a 	bl	8009cfc <unlock_fs>
 800bc28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc2c:	e173      	b.n	800bf16 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	7d1b      	ldrb	r3, [r3, #20]
 800bc32:	f003 0302 	and.w	r3, r3, #2
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d106      	bne.n	800bc48 <f_write+0x72>
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	2107      	movs	r1, #7
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f7fe f85c 	bl	8009cfc <unlock_fs>
 800bc44:	2307      	movs	r3, #7
 800bc46:	e166      	b.n	800bf16 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	699a      	ldr	r2, [r3, #24]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	441a      	add	r2, r3
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	699b      	ldr	r3, [r3, #24]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	f080 814b 	bcs.w	800bef0 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	699b      	ldr	r3, [r3, #24]
 800bc5e:	43db      	mvns	r3, r3
 800bc60:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800bc62:	e145      	b.n	800bef0 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	699b      	ldr	r3, [r3, #24]
 800bc68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	f040 8101 	bne.w	800be74 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	699b      	ldr	r3, [r3, #24]
 800bc76:	0a5b      	lsrs	r3, r3, #9
 800bc78:	693a      	ldr	r2, [r7, #16]
 800bc7a:	8952      	ldrh	r2, [r2, #10]
 800bc7c:	3a01      	subs	r2, #1
 800bc7e:	4013      	ands	r3, r2
 800bc80:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800bc82:	69bb      	ldr	r3, [r7, #24]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d14d      	bne.n	800bd24 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	699b      	ldr	r3, [r3, #24]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d10c      	bne.n	800bcaa <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800bc96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d11a      	bne.n	800bcd2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2100      	movs	r1, #0
 800bca0:	4618      	mov	r0, r3
 800bca2:	f7fe fcab 	bl	800a5fc <create_chain>
 800bca6:	62b8      	str	r0, [r7, #40]	; 0x28
 800bca8:	e013      	b.n	800bcd2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d007      	beq.n	800bcc2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	699b      	ldr	r3, [r3, #24]
 800bcb6:	4619      	mov	r1, r3
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f7fe fd37 	bl	800a72c <clmt_clust>
 800bcbe:	62b8      	str	r0, [r7, #40]	; 0x28
 800bcc0:	e007      	b.n	800bcd2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	69db      	ldr	r3, [r3, #28]
 800bcc8:	4619      	mov	r1, r3
 800bcca:	4610      	mov	r0, r2
 800bccc:	f7fe fc96 	bl	800a5fc <create_chain>
 800bcd0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bcd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f000 8110 	beq.w	800befa <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bcda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcdc:	2b01      	cmp	r3, #1
 800bcde:	d109      	bne.n	800bcf4 <f_write+0x11e>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2202      	movs	r2, #2
 800bce4:	755a      	strb	r2, [r3, #21]
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	2102      	movs	r1, #2
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7fe f806 	bl	8009cfc <unlock_fs>
 800bcf0:	2302      	movs	r3, #2
 800bcf2:	e110      	b.n	800bf16 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bcf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcfa:	d109      	bne.n	800bd10 <f_write+0x13a>
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	2201      	movs	r2, #1
 800bd00:	755a      	strb	r2, [r3, #21]
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	2101      	movs	r1, #1
 800bd06:	4618      	mov	r0, r3
 800bd08:	f7fd fff8 	bl	8009cfc <unlock_fs>
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	e102      	b.n	800bf16 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd14:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	689b      	ldr	r3, [r3, #8]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d102      	bne.n	800bd24 <f_write+0x14e>
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd22:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	7d1b      	ldrb	r3, [r3, #20]
 800bd28:	b25b      	sxtb	r3, r3
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	da1d      	bge.n	800bd6a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	7858      	ldrb	r0, [r3, #1]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	6a1a      	ldr	r2, [r3, #32]
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	f7fd fe89 	bl	8009a54 <disk_write>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d009      	beq.n	800bd5c <f_write+0x186>
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2201      	movs	r2, #1
 800bd4c:	755a      	strb	r2, [r3, #21]
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	2101      	movs	r1, #1
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7fd ffd2 	bl	8009cfc <unlock_fs>
 800bd58:	2301      	movs	r3, #1
 800bd5a:	e0dc      	b.n	800bf16 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	7d1b      	ldrb	r3, [r3, #20]
 800bd60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd64:	b2da      	uxtb	r2, r3
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800bd6a:	693a      	ldr	r2, [r7, #16]
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	69db      	ldr	r3, [r3, #28]
 800bd70:	4619      	mov	r1, r3
 800bd72:	4610      	mov	r0, r2
 800bd74:	f7fe fa2a 	bl	800a1cc <clust2sect>
 800bd78:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d109      	bne.n	800bd94 <f_write+0x1be>
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2202      	movs	r2, #2
 800bd84:	755a      	strb	r2, [r3, #21]
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	2102      	movs	r1, #2
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f7fd ffb6 	bl	8009cfc <unlock_fs>
 800bd90:	2302      	movs	r3, #2
 800bd92:	e0c0      	b.n	800bf16 <f_write+0x340>
			sect += csect;
 800bd94:	697a      	ldr	r2, [r7, #20]
 800bd96:	69bb      	ldr	r3, [r7, #24]
 800bd98:	4413      	add	r3, r2
 800bd9a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	0a5b      	lsrs	r3, r3, #9
 800bda0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800bda2:	6a3b      	ldr	r3, [r7, #32]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d041      	beq.n	800be2c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800bda8:	69ba      	ldr	r2, [r7, #24]
 800bdaa:	6a3b      	ldr	r3, [r7, #32]
 800bdac:	4413      	add	r3, r2
 800bdae:	693a      	ldr	r2, [r7, #16]
 800bdb0:	8952      	ldrh	r2, [r2, #10]
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d905      	bls.n	800bdc2 <f_write+0x1ec>
					cc = fs->csize - csect;
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	895b      	ldrh	r3, [r3, #10]
 800bdba:	461a      	mov	r2, r3
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	1ad3      	subs	r3, r2, r3
 800bdc0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	7858      	ldrb	r0, [r3, #1]
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	697a      	ldr	r2, [r7, #20]
 800bdca:	69f9      	ldr	r1, [r7, #28]
 800bdcc:	f7fd fe42 	bl	8009a54 <disk_write>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d009      	beq.n	800bdea <f_write+0x214>
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2201      	movs	r2, #1
 800bdda:	755a      	strb	r2, [r3, #21]
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	2101      	movs	r1, #1
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7fd ff8b 	bl	8009cfc <unlock_fs>
 800bde6:	2301      	movs	r3, #1
 800bde8:	e095      	b.n	800bf16 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	6a1a      	ldr	r2, [r3, #32]
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	1ad3      	subs	r3, r2, r3
 800bdf2:	6a3a      	ldr	r2, [r7, #32]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d915      	bls.n	800be24 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	6a1a      	ldr	r2, [r3, #32]
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	1ad3      	subs	r3, r2, r3
 800be06:	025b      	lsls	r3, r3, #9
 800be08:	69fa      	ldr	r2, [r7, #28]
 800be0a:	4413      	add	r3, r2
 800be0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be10:	4619      	mov	r1, r3
 800be12:	f7fd fedf 	bl	8009bd4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	7d1b      	ldrb	r3, [r3, #20]
 800be1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be1e:	b2da      	uxtb	r2, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800be24:	6a3b      	ldr	r3, [r7, #32]
 800be26:	025b      	lsls	r3, r3, #9
 800be28:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800be2a:	e044      	b.n	800beb6 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6a1b      	ldr	r3, [r3, #32]
 800be30:	697a      	ldr	r2, [r7, #20]
 800be32:	429a      	cmp	r2, r3
 800be34:	d01b      	beq.n	800be6e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	699a      	ldr	r2, [r3, #24]
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800be3e:	429a      	cmp	r2, r3
 800be40:	d215      	bcs.n	800be6e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	7858      	ldrb	r0, [r3, #1]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800be4c:	2301      	movs	r3, #1
 800be4e:	697a      	ldr	r2, [r7, #20]
 800be50:	f7fd fde0 	bl	8009a14 <disk_read>
 800be54:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800be56:	2b00      	cmp	r3, #0
 800be58:	d009      	beq.n	800be6e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	2201      	movs	r2, #1
 800be5e:	755a      	strb	r2, [r3, #21]
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	2101      	movs	r1, #1
 800be64:	4618      	mov	r0, r3
 800be66:	f7fd ff49 	bl	8009cfc <unlock_fs>
 800be6a:	2301      	movs	r3, #1
 800be6c:	e053      	b.n	800bf16 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	697a      	ldr	r2, [r7, #20]
 800be72:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	699b      	ldr	r3, [r3, #24]
 800be78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be7c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800be80:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800be82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	429a      	cmp	r2, r3
 800be88:	d901      	bls.n	800be8e <f_write+0x2b8>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	699b      	ldr	r3, [r3, #24]
 800be98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be9c:	4413      	add	r3, r2
 800be9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bea0:	69f9      	ldr	r1, [r7, #28]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7fd fe96 	bl	8009bd4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	7d1b      	ldrb	r3, [r3, #20]
 800beac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800beb0:	b2da      	uxtb	r2, r3
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800beb6:	69fa      	ldr	r2, [r7, #28]
 800beb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beba:	4413      	add	r3, r2
 800bebc:	61fb      	str	r3, [r7, #28]
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	699a      	ldr	r2, [r3, #24]
 800bec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec4:	441a      	add	r2, r3
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	619a      	str	r2, [r3, #24]
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	68da      	ldr	r2, [r3, #12]
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	699b      	ldr	r3, [r3, #24]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	bf38      	it	cc
 800bed6:	461a      	movcc	r2, r3
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	60da      	str	r2, [r3, #12]
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bee2:	441a      	add	r2, r3
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	601a      	str	r2, [r3, #0]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beec:	1ad3      	subs	r3, r2, r3
 800beee:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f47f aeb6 	bne.w	800bc64 <f_write+0x8e>
 800bef8:	e000      	b.n	800befc <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800befa:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	7d1b      	ldrb	r3, [r3, #20]
 800bf00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf04:	b2da      	uxtb	r2, r3
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7fd fef4 	bl	8009cfc <unlock_fs>
 800bf14:	2300      	movs	r3, #0
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3730      	adds	r7, #48	; 0x30
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}

0800bf1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800bf1e:	b580      	push	{r7, lr}
 800bf20:	b086      	sub	sp, #24
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f107 0208 	add.w	r2, r7, #8
 800bf2c:	4611      	mov	r1, r2
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f7ff fa72 	bl	800b418 <validate>
 800bf34:	4603      	mov	r3, r0
 800bf36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bf38:	7dfb      	ldrb	r3, [r7, #23]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d16d      	bne.n	800c01a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	7d1b      	ldrb	r3, [r3, #20]
 800bf42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d067      	beq.n	800c01a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	7d1b      	ldrb	r3, [r3, #20]
 800bf4e:	b25b      	sxtb	r3, r3
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	da1a      	bge.n	800bf8a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	7858      	ldrb	r0, [r3, #1]
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6a1a      	ldr	r2, [r3, #32]
 800bf62:	2301      	movs	r3, #1
 800bf64:	f7fd fd76 	bl	8009a54 <disk_write>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d006      	beq.n	800bf7c <f_sync+0x5e>
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	2101      	movs	r1, #1
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fd fec2 	bl	8009cfc <unlock_fs>
 800bf78:	2301      	movs	r3, #1
 800bf7a:	e055      	b.n	800c028 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	7d1b      	ldrb	r3, [r3, #20]
 800bf80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf84:	b2da      	uxtb	r2, r3
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800bf8a:	f7fc ffc5 	bl	8008f18 <get_fattime>
 800bf8e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800bf90:	68ba      	ldr	r2, [r7, #8]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf96:	4619      	mov	r1, r3
 800bf98:	4610      	mov	r0, r2
 800bf9a:	f7fe f87b 	bl	800a094 <move_window>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bfa2:	7dfb      	ldrb	r3, [r7, #23]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d138      	bne.n	800c01a <f_sync+0xfc>
					dir = fp->dir_ptr;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfac:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	330b      	adds	r3, #11
 800bfb2:	781a      	ldrb	r2, [r3, #0]
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	330b      	adds	r3, #11
 800bfb8:	f042 0220 	orr.w	r2, r2, #32
 800bfbc:	b2d2      	uxtb	r2, r2
 800bfbe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	6818      	ldr	r0, [r3, #0]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	461a      	mov	r2, r3
 800bfca:	68f9      	ldr	r1, [r7, #12]
 800bfcc:	f7fe fd88 	bl	800aae0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f103 021c 	add.w	r2, r3, #28
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	68db      	ldr	r3, [r3, #12]
 800bfda:	4619      	mov	r1, r3
 800bfdc:	4610      	mov	r0, r2
 800bfde:	f7fd fdcd 	bl	8009b7c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	3316      	adds	r3, #22
 800bfe6:	6939      	ldr	r1, [r7, #16]
 800bfe8:	4618      	mov	r0, r3
 800bfea:	f7fd fdc7 	bl	8009b7c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	3312      	adds	r3, #18
 800bff2:	2100      	movs	r1, #0
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7fd fda6 	bl	8009b46 <st_word>
					fs->wflag = 1;
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	2201      	movs	r2, #1
 800bffe:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	4618      	mov	r0, r3
 800c004:	f7fe f874 	bl	800a0f0 <sync_fs>
 800c008:	4603      	mov	r3, r0
 800c00a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	7d1b      	ldrb	r3, [r3, #20]
 800c010:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c014:	b2da      	uxtb	r2, r3
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	7dfa      	ldrb	r2, [r7, #23]
 800c01e:	4611      	mov	r1, r2
 800c020:	4618      	mov	r0, r3
 800c022:	f7fd fe6b 	bl	8009cfc <unlock_fs>
 800c026:	7dfb      	ldrb	r3, [r7, #23]
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3718      	adds	r7, #24
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7ff ff70 	bl	800bf1e <f_sync>
 800c03e:	4603      	mov	r3, r0
 800c040:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c042:	7bfb      	ldrb	r3, [r7, #15]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d11d      	bne.n	800c084 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f107 0208 	add.w	r2, r7, #8
 800c04e:	4611      	mov	r1, r2
 800c050:	4618      	mov	r0, r3
 800c052:	f7ff f9e1 	bl	800b418 <validate>
 800c056:	4603      	mov	r3, r0
 800c058:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c05a:	7bfb      	ldrb	r3, [r7, #15]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d111      	bne.n	800c084 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	691b      	ldr	r3, [r3, #16]
 800c064:	4618      	mov	r0, r3
 800c066:	f7fd ff71 	bl	8009f4c <dec_lock>
 800c06a:	4603      	mov	r3, r0
 800c06c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c06e:	7bfb      	ldrb	r3, [r7, #15]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d102      	bne.n	800c07a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	2100      	movs	r1, #0
 800c07e:	4618      	mov	r0, r3
 800c080:	f7fd fe3c 	bl	8009cfc <unlock_fs>
#endif
		}
	}
	return res;
 800c084:	7bfb      	ldrb	r3, [r7, #15]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b088      	sub	sp, #32
 800c092:	af00      	add	r7, sp, #0
 800c094:	60f8      	str	r0, [r7, #12]
 800c096:	60b9      	str	r1, [r7, #8]
 800c098:	607a      	str	r2, [r7, #4]
	int n = 0;
 800c09a:	2300      	movs	r3, #0
 800c09c:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800c0a2:	e01b      	b.n	800c0dc <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800c0a4:	f107 0310 	add.w	r3, r7, #16
 800c0a8:	f107 0114 	add.w	r1, r7, #20
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7ff fc23 	bl	800b8fa <f_read>
		if (rc != 1) break;
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	d116      	bne.n	800c0e8 <f_gets+0x5a>
		c = s[0];
 800c0ba:	7d3b      	ldrb	r3, [r7, #20]
 800c0bc:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800c0be:	7dfb      	ldrb	r3, [r7, #23]
 800c0c0:	2b0d      	cmp	r3, #13
 800c0c2:	d100      	bne.n	800c0c6 <f_gets+0x38>
 800c0c4:	e00a      	b.n	800c0dc <f_gets+0x4e>
		*p++ = c;
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	1c5a      	adds	r2, r3, #1
 800c0ca:	61ba      	str	r2, [r7, #24]
 800c0cc:	7dfa      	ldrb	r2, [r7, #23]
 800c0ce:	701a      	strb	r2, [r3, #0]
		n++;
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800c0d6:	7dfb      	ldrb	r3, [r7, #23]
 800c0d8:	2b0a      	cmp	r3, #10
 800c0da:	d007      	beq.n	800c0ec <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	3b01      	subs	r3, #1
 800c0e0:	69fa      	ldr	r2, [r7, #28]
 800c0e2:	429a      	cmp	r2, r3
 800c0e4:	dbde      	blt.n	800c0a4 <f_gets+0x16>
 800c0e6:	e002      	b.n	800c0ee <f_gets+0x60>
		if (rc != 1) break;
 800c0e8:	bf00      	nop
 800c0ea:	e000      	b.n	800c0ee <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800c0ec:	bf00      	nop
	}
	*p = 0;
 800c0ee:	69bb      	ldr	r3, [r7, #24]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800c0f4:	69fb      	ldr	r3, [r7, #28]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d001      	beq.n	800c0fe <f_gets+0x70>
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	e000      	b.n	800c100 <f_gets+0x72>
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3720      	adds	r7, #32
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c108:	b480      	push	{r7}
 800c10a:	b087      	sub	sp, #28
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	60f8      	str	r0, [r7, #12]
 800c110:	60b9      	str	r1, [r7, #8]
 800c112:	4613      	mov	r3, r2
 800c114:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c116:	2301      	movs	r3, #1
 800c118:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c11a:	2300      	movs	r3, #0
 800c11c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c11e:	4b1f      	ldr	r3, [pc, #124]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c120:	7a5b      	ldrb	r3, [r3, #9]
 800c122:	b2db      	uxtb	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	d131      	bne.n	800c18c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c128:	4b1c      	ldr	r3, [pc, #112]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c12a:	7a5b      	ldrb	r3, [r3, #9]
 800c12c:	b2db      	uxtb	r3, r3
 800c12e:	461a      	mov	r2, r3
 800c130:	4b1a      	ldr	r3, [pc, #104]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c132:	2100      	movs	r1, #0
 800c134:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c136:	4b19      	ldr	r3, [pc, #100]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c138:	7a5b      	ldrb	r3, [r3, #9]
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	4a17      	ldr	r2, [pc, #92]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c13e:	009b      	lsls	r3, r3, #2
 800c140:	4413      	add	r3, r2
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c146:	4b15      	ldr	r3, [pc, #84]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c148:	7a5b      	ldrb	r3, [r3, #9]
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	461a      	mov	r2, r3
 800c14e:	4b13      	ldr	r3, [pc, #76]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c150:	4413      	add	r3, r2
 800c152:	79fa      	ldrb	r2, [r7, #7]
 800c154:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c156:	4b11      	ldr	r3, [pc, #68]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c158:	7a5b      	ldrb	r3, [r3, #9]
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	1c5a      	adds	r2, r3, #1
 800c15e:	b2d1      	uxtb	r1, r2
 800c160:	4a0e      	ldr	r2, [pc, #56]	; (800c19c <FATFS_LinkDriverEx+0x94>)
 800c162:	7251      	strb	r1, [r2, #9]
 800c164:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c166:	7dbb      	ldrb	r3, [r7, #22]
 800c168:	3330      	adds	r3, #48	; 0x30
 800c16a:	b2da      	uxtb	r2, r3
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	3301      	adds	r3, #1
 800c174:	223a      	movs	r2, #58	; 0x3a
 800c176:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	3302      	adds	r3, #2
 800c17c:	222f      	movs	r2, #47	; 0x2f
 800c17e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	3303      	adds	r3, #3
 800c184:	2200      	movs	r2, #0
 800c186:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c188:	2300      	movs	r3, #0
 800c18a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c18c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c18e:	4618      	mov	r0, r3
 800c190:	371c      	adds	r7, #28
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop
 800c19c:	20000864 	.word	0x20000864

0800c1a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b082      	sub	sp, #8
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	6839      	ldr	r1, [r7, #0]
 800c1ae:	6878      	ldr	r0, [r7, #4]
 800c1b0:	f7ff ffaa 	bl	800c108 <FATFS_LinkDriverEx>
 800c1b4:	4603      	mov	r3, r0
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3708      	adds	r7, #8
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b084      	sub	sp, #16
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	6039      	str	r1, [r7, #0]
 800c1c8:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	2001      	movs	r0, #1
 800c1d0:	f000 f967 	bl	800c4a2 <osSemaphoreNew>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	bf14      	ite	ne
 800c1e2:	2301      	movne	r3, #1
 800c1e4:	2300      	moveq	r3, #0
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	60fb      	str	r3, [r7, #12]

    return ret;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3710      	adds	r7, #16
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b082      	sub	sp, #8
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f000 fa6f 	bl	800c6e0 <osSemaphoreDelete>
#endif
    return 1;
 800c202:	2301      	movs	r3, #1
}
 800c204:	4618      	mov	r0, r3
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800c214:	2300      	movs	r3, #0
 800c216:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800c218:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f000 f9c9 	bl	800c5b4 <osSemaphoreAcquire>
 800c222:	4603      	mov	r3, r0
 800c224:	2b00      	cmp	r3, #0
 800c226:	d101      	bne.n	800c22c <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800c228:	2301      	movs	r3, #1
 800c22a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c22c:	68fb      	ldr	r3, [r7, #12]
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b082      	sub	sp, #8
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fa0a 	bl	800c658 <osSemaphoreRelease>
#endif
}
 800c244:	bf00      	nop
 800c246:	3708      	adds	r7, #8
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <__NVIC_SetPriority>:
{
 800c24c:	b480      	push	{r7}
 800c24e:	b083      	sub	sp, #12
 800c250:	af00      	add	r7, sp, #0
 800c252:	4603      	mov	r3, r0
 800c254:	6039      	str	r1, [r7, #0]
 800c256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	db0a      	blt.n	800c276 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	b2da      	uxtb	r2, r3
 800c264:	490c      	ldr	r1, [pc, #48]	; (800c298 <__NVIC_SetPriority+0x4c>)
 800c266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c26a:	0112      	lsls	r2, r2, #4
 800c26c:	b2d2      	uxtb	r2, r2
 800c26e:	440b      	add	r3, r1
 800c270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c274:	e00a      	b.n	800c28c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	b2da      	uxtb	r2, r3
 800c27a:	4908      	ldr	r1, [pc, #32]	; (800c29c <__NVIC_SetPriority+0x50>)
 800c27c:	79fb      	ldrb	r3, [r7, #7]
 800c27e:	f003 030f 	and.w	r3, r3, #15
 800c282:	3b04      	subs	r3, #4
 800c284:	0112      	lsls	r2, r2, #4
 800c286:	b2d2      	uxtb	r2, r2
 800c288:	440b      	add	r3, r1
 800c28a:	761a      	strb	r2, [r3, #24]
}
 800c28c:	bf00      	nop
 800c28e:	370c      	adds	r7, #12
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr
 800c298:	e000e100 	.word	0xe000e100
 800c29c:	e000ed00 	.word	0xe000ed00

0800c2a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c2a4:	2100      	movs	r1, #0
 800c2a6:	f06f 0004 	mvn.w	r0, #4
 800c2aa:	f7ff ffcf 	bl	800c24c <__NVIC_SetPriority>
#endif
}
 800c2ae:	bf00      	nop
 800c2b0:	bd80      	pop	{r7, pc}
	...

0800c2b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c2b4:	b480      	push	{r7}
 800c2b6:	b083      	sub	sp, #12
 800c2b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c2ba:	f3ef 8305 	mrs	r3, IPSR
 800c2be:	603b      	str	r3, [r7, #0]
  return(result);
 800c2c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d003      	beq.n	800c2ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c2c6:	f06f 0305 	mvn.w	r3, #5
 800c2ca:	607b      	str	r3, [r7, #4]
 800c2cc:	e00c      	b.n	800c2e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c2ce:	4b0a      	ldr	r3, [pc, #40]	; (800c2f8 <osKernelInitialize+0x44>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d105      	bne.n	800c2e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c2d6:	4b08      	ldr	r3, [pc, #32]	; (800c2f8 <osKernelInitialize+0x44>)
 800c2d8:	2201      	movs	r2, #1
 800c2da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	607b      	str	r3, [r7, #4]
 800c2e0:	e002      	b.n	800c2e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c2e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c2e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c2e8:	687b      	ldr	r3, [r7, #4]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	370c      	adds	r7, #12
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f4:	4770      	bx	lr
 800c2f6:	bf00      	nop
 800c2f8:	20000870 	.word	0x20000870

0800c2fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c302:	f3ef 8305 	mrs	r3, IPSR
 800c306:	603b      	str	r3, [r7, #0]
  return(result);
 800c308:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d003      	beq.n	800c316 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c30e:	f06f 0305 	mvn.w	r3, #5
 800c312:	607b      	str	r3, [r7, #4]
 800c314:	e010      	b.n	800c338 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c316:	4b0b      	ldr	r3, [pc, #44]	; (800c344 <osKernelStart+0x48>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	2b01      	cmp	r3, #1
 800c31c:	d109      	bne.n	800c332 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c31e:	f7ff ffbf 	bl	800c2a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c322:	4b08      	ldr	r3, [pc, #32]	; (800c344 <osKernelStart+0x48>)
 800c324:	2202      	movs	r2, #2
 800c326:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c328:	f001 fcca 	bl	800dcc0 <vTaskStartScheduler>
      stat = osOK;
 800c32c:	2300      	movs	r3, #0
 800c32e:	607b      	str	r3, [r7, #4]
 800c330:	e002      	b.n	800c338 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c332:	f04f 33ff 	mov.w	r3, #4294967295
 800c336:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c338:	687b      	ldr	r3, [r7, #4]
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3708      	adds	r7, #8
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	20000870 	.word	0x20000870

0800c348 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c348:	b580      	push	{r7, lr}
 800c34a:	b08e      	sub	sp, #56	; 0x38
 800c34c:	af04      	add	r7, sp, #16
 800c34e:	60f8      	str	r0, [r7, #12]
 800c350:	60b9      	str	r1, [r7, #8]
 800c352:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c354:	2300      	movs	r3, #0
 800c356:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c358:	f3ef 8305 	mrs	r3, IPSR
 800c35c:	617b      	str	r3, [r7, #20]
  return(result);
 800c35e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c360:	2b00      	cmp	r3, #0
 800c362:	d17e      	bne.n	800c462 <osThreadNew+0x11a>
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d07b      	beq.n	800c462 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c36a:	2380      	movs	r3, #128	; 0x80
 800c36c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c36e:	2318      	movs	r3, #24
 800c370:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c372:	2300      	movs	r3, #0
 800c374:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c376:	f04f 33ff 	mov.w	r3, #4294967295
 800c37a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d045      	beq.n	800c40e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d002      	beq.n	800c390 <osThreadNew+0x48>
        name = attr->name;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	699b      	ldr	r3, [r3, #24]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d002      	beq.n	800c39e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	699b      	ldr	r3, [r3, #24]
 800c39c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c39e:	69fb      	ldr	r3, [r7, #28]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d008      	beq.n	800c3b6 <osThreadNew+0x6e>
 800c3a4:	69fb      	ldr	r3, [r7, #28]
 800c3a6:	2b38      	cmp	r3, #56	; 0x38
 800c3a8:	d805      	bhi.n	800c3b6 <osThreadNew+0x6e>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	f003 0301 	and.w	r3, r3, #1
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d001      	beq.n	800c3ba <osThreadNew+0x72>
        return (NULL);
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	e054      	b.n	800c464 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	695b      	ldr	r3, [r3, #20]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d003      	beq.n	800c3ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	695b      	ldr	r3, [r3, #20]
 800c3c6:	089b      	lsrs	r3, r3, #2
 800c3c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	689b      	ldr	r3, [r3, #8]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d00e      	beq.n	800c3f0 <osThreadNew+0xa8>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	68db      	ldr	r3, [r3, #12]
 800c3d6:	2b5b      	cmp	r3, #91	; 0x5b
 800c3d8:	d90a      	bls.n	800c3f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d006      	beq.n	800c3f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	695b      	ldr	r3, [r3, #20]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d002      	beq.n	800c3f0 <osThreadNew+0xa8>
        mem = 1;
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	61bb      	str	r3, [r7, #24]
 800c3ee:	e010      	b.n	800c412 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	689b      	ldr	r3, [r3, #8]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d10c      	bne.n	800c412 <osThreadNew+0xca>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d108      	bne.n	800c412 <osThreadNew+0xca>
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	691b      	ldr	r3, [r3, #16]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d104      	bne.n	800c412 <osThreadNew+0xca>
          mem = 0;
 800c408:	2300      	movs	r3, #0
 800c40a:	61bb      	str	r3, [r7, #24]
 800c40c:	e001      	b.n	800c412 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c40e:	2300      	movs	r3, #0
 800c410:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c412:	69bb      	ldr	r3, [r7, #24]
 800c414:	2b01      	cmp	r3, #1
 800c416:	d110      	bne.n	800c43a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c420:	9202      	str	r2, [sp, #8]
 800c422:	9301      	str	r3, [sp, #4]
 800c424:	69fb      	ldr	r3, [r7, #28]
 800c426:	9300      	str	r3, [sp, #0]
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	6a3a      	ldr	r2, [r7, #32]
 800c42c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f001 fa70 	bl	800d914 <xTaskCreateStatic>
 800c434:	4603      	mov	r3, r0
 800c436:	613b      	str	r3, [r7, #16]
 800c438:	e013      	b.n	800c462 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c43a:	69bb      	ldr	r3, [r7, #24]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d110      	bne.n	800c462 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c440:	6a3b      	ldr	r3, [r7, #32]
 800c442:	b29a      	uxth	r2, r3
 800c444:	f107 0310 	add.w	r3, r7, #16
 800c448:	9301      	str	r3, [sp, #4]
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	9300      	str	r3, [sp, #0]
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c452:	68f8      	ldr	r0, [r7, #12]
 800c454:	f001 fabb 	bl	800d9ce <xTaskCreate>
 800c458:	4603      	mov	r3, r0
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	d001      	beq.n	800c462 <osThreadNew+0x11a>
            hTask = NULL;
 800c45e:	2300      	movs	r3, #0
 800c460:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c462:	693b      	ldr	r3, [r7, #16]
}
 800c464:	4618      	mov	r0, r3
 800c466:	3728      	adds	r7, #40	; 0x28
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c474:	f3ef 8305 	mrs	r3, IPSR
 800c478:	60bb      	str	r3, [r7, #8]
  return(result);
 800c47a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d003      	beq.n	800c488 <osDelay+0x1c>
    stat = osErrorISR;
 800c480:	f06f 0305 	mvn.w	r3, #5
 800c484:	60fb      	str	r3, [r7, #12]
 800c486:	e007      	b.n	800c498 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c488:	2300      	movs	r3, #0
 800c48a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d002      	beq.n	800c498 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f001 fbe0 	bl	800dc58 <vTaskDelay>
    }
  }

  return (stat);
 800c498:	68fb      	ldr	r3, [r7, #12]
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	3710      	adds	r7, #16
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}

0800c4a2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c4a2:	b580      	push	{r7, lr}
 800c4a4:	b08a      	sub	sp, #40	; 0x28
 800c4a6:	af02      	add	r7, sp, #8
 800c4a8:	60f8      	str	r0, [r7, #12]
 800c4aa:	60b9      	str	r1, [r7, #8]
 800c4ac:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4b2:	f3ef 8305 	mrs	r3, IPSR
 800c4b6:	613b      	str	r3, [r7, #16]
  return(result);
 800c4b8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d175      	bne.n	800c5aa <osSemaphoreNew+0x108>
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d072      	beq.n	800c5aa <osSemaphoreNew+0x108>
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	429a      	cmp	r2, r3
 800c4ca:	d86e      	bhi.n	800c5aa <osSemaphoreNew+0x108>
    mem = -1;
 800c4cc:	f04f 33ff 	mov.w	r3, #4294967295
 800c4d0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d015      	beq.n	800c504 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	689b      	ldr	r3, [r3, #8]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d006      	beq.n	800c4ee <osSemaphoreNew+0x4c>
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	2b4f      	cmp	r3, #79	; 0x4f
 800c4e6:	d902      	bls.n	800c4ee <osSemaphoreNew+0x4c>
        mem = 1;
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	61bb      	str	r3, [r7, #24]
 800c4ec:	e00c      	b.n	800c508 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d108      	bne.n	800c508 <osSemaphoreNew+0x66>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d104      	bne.n	800c508 <osSemaphoreNew+0x66>
          mem = 0;
 800c4fe:	2300      	movs	r3, #0
 800c500:	61bb      	str	r3, [r7, #24]
 800c502:	e001      	b.n	800c508 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c504:	2300      	movs	r3, #0
 800c506:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c508:	69bb      	ldr	r3, [r7, #24]
 800c50a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c50e:	d04c      	beq.n	800c5aa <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2b01      	cmp	r3, #1
 800c514:	d128      	bne.n	800c568 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c516:	69bb      	ldr	r3, [r7, #24]
 800c518:	2b01      	cmp	r3, #1
 800c51a:	d10a      	bne.n	800c532 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	689b      	ldr	r3, [r3, #8]
 800c520:	2203      	movs	r2, #3
 800c522:	9200      	str	r2, [sp, #0]
 800c524:	2200      	movs	r2, #0
 800c526:	2100      	movs	r1, #0
 800c528:	2001      	movs	r0, #1
 800c52a:	f000 fa4d 	bl	800c9c8 <xQueueGenericCreateStatic>
 800c52e:	61f8      	str	r0, [r7, #28]
 800c530:	e005      	b.n	800c53e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c532:	2203      	movs	r2, #3
 800c534:	2100      	movs	r1, #0
 800c536:	2001      	movs	r0, #1
 800c538:	f000 fabe 	bl	800cab8 <xQueueGenericCreate>
 800c53c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c53e:	69fb      	ldr	r3, [r7, #28]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d022      	beq.n	800c58a <osSemaphoreNew+0xe8>
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d01f      	beq.n	800c58a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c54a:	2300      	movs	r3, #0
 800c54c:	2200      	movs	r2, #0
 800c54e:	2100      	movs	r1, #0
 800c550:	69f8      	ldr	r0, [r7, #28]
 800c552:	f000 fb79 	bl	800cc48 <xQueueGenericSend>
 800c556:	4603      	mov	r3, r0
 800c558:	2b01      	cmp	r3, #1
 800c55a:	d016      	beq.n	800c58a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c55c:	69f8      	ldr	r0, [r7, #28]
 800c55e:	f001 f805 	bl	800d56c <vQueueDelete>
            hSemaphore = NULL;
 800c562:	2300      	movs	r3, #0
 800c564:	61fb      	str	r3, [r7, #28]
 800c566:	e010      	b.n	800c58a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c568:	69bb      	ldr	r3, [r7, #24]
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	d108      	bne.n	800c580 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	689b      	ldr	r3, [r3, #8]
 800c572:	461a      	mov	r2, r3
 800c574:	68b9      	ldr	r1, [r7, #8]
 800c576:	68f8      	ldr	r0, [r7, #12]
 800c578:	f000 fafb 	bl	800cb72 <xQueueCreateCountingSemaphoreStatic>
 800c57c:	61f8      	str	r0, [r7, #28]
 800c57e:	e004      	b.n	800c58a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c580:	68b9      	ldr	r1, [r7, #8]
 800c582:	68f8      	ldr	r0, [r7, #12]
 800c584:	f000 fb2c 	bl	800cbe0 <xQueueCreateCountingSemaphore>
 800c588:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d00c      	beq.n	800c5aa <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d003      	beq.n	800c59e <osSemaphoreNew+0xfc>
          name = attr->name;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	617b      	str	r3, [r7, #20]
 800c59c:	e001      	b.n	800c5a2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c59e:	2300      	movs	r3, #0
 800c5a0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c5a2:	6979      	ldr	r1, [r7, #20]
 800c5a4:	69f8      	ldr	r0, [r7, #28]
 800c5a6:	f001 f92d 	bl	800d804 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c5aa:	69fb      	ldr	r3, [r7, #28]
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3720      	adds	r7, #32
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}

0800c5b4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b086      	sub	sp, #24
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d103      	bne.n	800c5d4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c5cc:	f06f 0303 	mvn.w	r3, #3
 800c5d0:	617b      	str	r3, [r7, #20]
 800c5d2:	e039      	b.n	800c648 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5d4:	f3ef 8305 	mrs	r3, IPSR
 800c5d8:	60fb      	str	r3, [r7, #12]
  return(result);
 800c5da:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d022      	beq.n	800c626 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d003      	beq.n	800c5ee <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c5e6:	f06f 0303 	mvn.w	r3, #3
 800c5ea:	617b      	str	r3, [r7, #20]
 800c5ec:	e02c      	b.n	800c648 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c5f2:	f107 0308 	add.w	r3, r7, #8
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	6938      	ldr	r0, [r7, #16]
 800c5fc:	f000 ff36 	bl	800d46c <xQueueReceiveFromISR>
 800c600:	4603      	mov	r3, r0
 800c602:	2b01      	cmp	r3, #1
 800c604:	d003      	beq.n	800c60e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c606:	f06f 0302 	mvn.w	r3, #2
 800c60a:	617b      	str	r3, [r7, #20]
 800c60c:	e01c      	b.n	800c648 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d019      	beq.n	800c648 <osSemaphoreAcquire+0x94>
 800c614:	4b0f      	ldr	r3, [pc, #60]	; (800c654 <osSemaphoreAcquire+0xa0>)
 800c616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c61a:	601a      	str	r2, [r3, #0]
 800c61c:	f3bf 8f4f 	dsb	sy
 800c620:	f3bf 8f6f 	isb	sy
 800c624:	e010      	b.n	800c648 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c626:	6839      	ldr	r1, [r7, #0]
 800c628:	6938      	ldr	r0, [r7, #16]
 800c62a:	f000 fe13 	bl	800d254 <xQueueSemaphoreTake>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b01      	cmp	r3, #1
 800c632:	d009      	beq.n	800c648 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d003      	beq.n	800c642 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c63a:	f06f 0301 	mvn.w	r3, #1
 800c63e:	617b      	str	r3, [r7, #20]
 800c640:	e002      	b.n	800c648 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c642:	f06f 0302 	mvn.w	r3, #2
 800c646:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c648:	697b      	ldr	r3, [r7, #20]
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3718      	adds	r7, #24
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	e000ed04 	.word	0xe000ed04

0800c658 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c658:	b580      	push	{r7, lr}
 800c65a:	b086      	sub	sp, #24
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c664:	2300      	movs	r3, #0
 800c666:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c668:	693b      	ldr	r3, [r7, #16]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d103      	bne.n	800c676 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c66e:	f06f 0303 	mvn.w	r3, #3
 800c672:	617b      	str	r3, [r7, #20]
 800c674:	e02c      	b.n	800c6d0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c676:	f3ef 8305 	mrs	r3, IPSR
 800c67a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c67c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d01a      	beq.n	800c6b8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c682:	2300      	movs	r3, #0
 800c684:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c686:	f107 0308 	add.w	r3, r7, #8
 800c68a:	4619      	mov	r1, r3
 800c68c:	6938      	ldr	r0, [r7, #16]
 800c68e:	f000 fc74 	bl	800cf7a <xQueueGiveFromISR>
 800c692:	4603      	mov	r3, r0
 800c694:	2b01      	cmp	r3, #1
 800c696:	d003      	beq.n	800c6a0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c698:	f06f 0302 	mvn.w	r3, #2
 800c69c:	617b      	str	r3, [r7, #20]
 800c69e:	e017      	b.n	800c6d0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d014      	beq.n	800c6d0 <osSemaphoreRelease+0x78>
 800c6a6:	4b0d      	ldr	r3, [pc, #52]	; (800c6dc <osSemaphoreRelease+0x84>)
 800c6a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6ac:	601a      	str	r2, [r3, #0]
 800c6ae:	f3bf 8f4f 	dsb	sy
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	e00b      	b.n	800c6d0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	2100      	movs	r1, #0
 800c6be:	6938      	ldr	r0, [r7, #16]
 800c6c0:	f000 fac2 	bl	800cc48 <xQueueGenericSend>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d002      	beq.n	800c6d0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c6ca:	f06f 0302 	mvn.w	r3, #2
 800c6ce:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c6d0:	697b      	ldr	r3, [r7, #20]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3718      	adds	r7, #24
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
 800c6da:	bf00      	nop
 800c6dc:	e000ed04 	.word	0xe000ed04

0800c6e0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6ec:	f3ef 8305 	mrs	r3, IPSR
 800c6f0:	60fb      	str	r3, [r7, #12]
  return(result);
 800c6f2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d003      	beq.n	800c700 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800c6f8:	f06f 0305 	mvn.w	r3, #5
 800c6fc:	617b      	str	r3, [r7, #20]
 800c6fe:	e00e      	b.n	800c71e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d103      	bne.n	800c70e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800c706:	f06f 0303 	mvn.w	r3, #3
 800c70a:	617b      	str	r3, [r7, #20]
 800c70c:	e007      	b.n	800c71e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800c70e:	6938      	ldr	r0, [r7, #16]
 800c710:	f001 f8a2 	bl	800d858 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800c714:	2300      	movs	r3, #0
 800c716:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800c718:	6938      	ldr	r0, [r7, #16]
 800c71a:	f000 ff27 	bl	800d56c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800c71e:	697b      	ldr	r3, [r7, #20]
}
 800c720:	4618      	mov	r0, r3
 800c722:	3718      	adds	r7, #24
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}

0800c728 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c728:	b480      	push	{r7}
 800c72a:	b085      	sub	sp, #20
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	60f8      	str	r0, [r7, #12]
 800c730:	60b9      	str	r1, [r7, #8]
 800c732:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	4a07      	ldr	r2, [pc, #28]	; (800c754 <vApplicationGetIdleTaskMemory+0x2c>)
 800c738:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c73a:	68bb      	ldr	r3, [r7, #8]
 800c73c:	4a06      	ldr	r2, [pc, #24]	; (800c758 <vApplicationGetIdleTaskMemory+0x30>)
 800c73e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2280      	movs	r2, #128	; 0x80
 800c744:	601a      	str	r2, [r3, #0]
}
 800c746:	bf00      	nop
 800c748:	3714      	adds	r7, #20
 800c74a:	46bd      	mov	sp, r7
 800c74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c750:	4770      	bx	lr
 800c752:	bf00      	nop
 800c754:	20000874 	.word	0x20000874
 800c758:	200008d0 	.word	0x200008d0

0800c75c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	4a07      	ldr	r2, [pc, #28]	; (800c788 <vApplicationGetTimerTaskMemory+0x2c>)
 800c76c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	4a06      	ldr	r2, [pc, #24]	; (800c78c <vApplicationGetTimerTaskMemory+0x30>)
 800c772:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c77a:	601a      	str	r2, [r3, #0]
}
 800c77c:	bf00      	nop
 800c77e:	3714      	adds	r7, #20
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr
 800c788:	20000ad0 	.word	0x20000ad0
 800c78c:	20000b2c 	.word	0x20000b2c

0800c790 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c790:	b480      	push	{r7}
 800c792:	b083      	sub	sp, #12
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f103 0208 	add.w	r2, r3, #8
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f103 0208 	add.w	r2, r3, #8
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f103 0208 	add.w	r2, r3, #8
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c7c4:	bf00      	nop
 800c7c6:	370c      	adds	r7, #12
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ce:	4770      	bx	lr

0800c7d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c7de:	bf00      	nop
 800c7e0:	370c      	adds	r7, #12
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr

0800c7ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c7ea:	b480      	push	{r7}
 800c7ec:	b085      	sub	sp, #20
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	6078      	str	r0, [r7, #4]
 800c7f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	68fa      	ldr	r2, [r7, #12]
 800c7fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	689a      	ldr	r2, [r3, #8]
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	689b      	ldr	r3, [r3, #8]
 800c80c:	683a      	ldr	r2, [r7, #0]
 800c80e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	683a      	ldr	r2, [r7, #0]
 800c814:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	1c5a      	adds	r2, r3, #1
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	601a      	str	r2, [r3, #0]
}
 800c826:	bf00      	nop
 800c828:	3714      	adds	r7, #20
 800c82a:	46bd      	mov	sp, r7
 800c82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c830:	4770      	bx	lr

0800c832 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c832:	b480      	push	{r7}
 800c834:	b085      	sub	sp, #20
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
 800c83a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c848:	d103      	bne.n	800c852 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	691b      	ldr	r3, [r3, #16]
 800c84e:	60fb      	str	r3, [r7, #12]
 800c850:	e00c      	b.n	800c86c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	3308      	adds	r3, #8
 800c856:	60fb      	str	r3, [r7, #12]
 800c858:	e002      	b.n	800c860 <vListInsert+0x2e>
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	60fb      	str	r3, [r7, #12]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	68ba      	ldr	r2, [r7, #8]
 800c868:	429a      	cmp	r2, r3
 800c86a:	d2f6      	bcs.n	800c85a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	685a      	ldr	r2, [r3, #4]
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	683a      	ldr	r2, [r7, #0]
 800c87a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	683a      	ldr	r2, [r7, #0]
 800c886:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	1c5a      	adds	r2, r3, #1
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	601a      	str	r2, [r3, #0]
}
 800c898:	bf00      	nop
 800c89a:	3714      	adds	r7, #20
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b085      	sub	sp, #20
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	691b      	ldr	r3, [r3, #16]
 800c8b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	685b      	ldr	r3, [r3, #4]
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	6892      	ldr	r2, [r2, #8]
 800c8ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	689b      	ldr	r3, [r3, #8]
 800c8c0:	687a      	ldr	r2, [r7, #4]
 800c8c2:	6852      	ldr	r2, [r2, #4]
 800c8c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	685b      	ldr	r3, [r3, #4]
 800c8ca:	687a      	ldr	r2, [r7, #4]
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d103      	bne.n	800c8d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	689a      	ldr	r2, [r3, #8]
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	1e5a      	subs	r2, r3, #1
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3714      	adds	r7, #20
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f6:	4770      	bx	lr

0800c8f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
 800c900:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10a      	bne.n	800c922 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c910:	f383 8811 	msr	BASEPRI, r3
 800c914:	f3bf 8f6f 	isb	sy
 800c918:	f3bf 8f4f 	dsb	sy
 800c91c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c91e:	bf00      	nop
 800c920:	e7fe      	b.n	800c920 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c922:	f002 fc6f 	bl	800f204 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c92e:	68f9      	ldr	r1, [r7, #12]
 800c930:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c932:	fb01 f303 	mul.w	r3, r1, r3
 800c936:	441a      	add	r2, r3
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	2200      	movs	r2, #0
 800c940:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681a      	ldr	r2, [r3, #0]
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c952:	3b01      	subs	r3, #1
 800c954:	68f9      	ldr	r1, [r7, #12]
 800c956:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c958:	fb01 f303 	mul.w	r3, r1, r3
 800c95c:	441a      	add	r2, r3
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	22ff      	movs	r2, #255	; 0xff
 800c966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	22ff      	movs	r2, #255	; 0xff
 800c96e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d114      	bne.n	800c9a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	691b      	ldr	r3, [r3, #16]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d01a      	beq.n	800c9b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	3310      	adds	r3, #16
 800c984:	4618      	mov	r0, r3
 800c986:	f001 fc25 	bl	800e1d4 <xTaskRemoveFromEventList>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d012      	beq.n	800c9b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c990:	4b0c      	ldr	r3, [pc, #48]	; (800c9c4 <xQueueGenericReset+0xcc>)
 800c992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c996:	601a      	str	r2, [r3, #0]
 800c998:	f3bf 8f4f 	dsb	sy
 800c99c:	f3bf 8f6f 	isb	sy
 800c9a0:	e009      	b.n	800c9b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	3310      	adds	r3, #16
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7ff fef2 	bl	800c790 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	3324      	adds	r3, #36	; 0x24
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7ff feed 	bl	800c790 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c9b6:	f002 fc55 	bl	800f264 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c9ba:	2301      	movs	r3, #1
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	e000ed04 	.word	0xe000ed04

0800c9c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b08e      	sub	sp, #56	; 0x38
 800c9cc:	af02      	add	r7, sp, #8
 800c9ce:	60f8      	str	r0, [r7, #12]
 800c9d0:	60b9      	str	r1, [r7, #8]
 800c9d2:	607a      	str	r2, [r7, #4]
 800c9d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d10a      	bne.n	800c9f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e0:	f383 8811 	msr	BASEPRI, r3
 800c9e4:	f3bf 8f6f 	isb	sy
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c9ee:	bf00      	nop
 800c9f0:	e7fe      	b.n	800c9f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d10a      	bne.n	800ca0e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9fc:	f383 8811 	msr	BASEPRI, r3
 800ca00:	f3bf 8f6f 	isb	sy
 800ca04:	f3bf 8f4f 	dsb	sy
 800ca08:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ca0a:	bf00      	nop
 800ca0c:	e7fe      	b.n	800ca0c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <xQueueGenericCreateStatic+0x52>
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d001      	beq.n	800ca1e <xQueueGenericCreateStatic+0x56>
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e000      	b.n	800ca20 <xQueueGenericCreateStatic+0x58>
 800ca1e:	2300      	movs	r3, #0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d10a      	bne.n	800ca3a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ca24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca28:	f383 8811 	msr	BASEPRI, r3
 800ca2c:	f3bf 8f6f 	isb	sy
 800ca30:	f3bf 8f4f 	dsb	sy
 800ca34:	623b      	str	r3, [r7, #32]
}
 800ca36:	bf00      	nop
 800ca38:	e7fe      	b.n	800ca38 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d102      	bne.n	800ca46 <xQueueGenericCreateStatic+0x7e>
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d101      	bne.n	800ca4a <xQueueGenericCreateStatic+0x82>
 800ca46:	2301      	movs	r3, #1
 800ca48:	e000      	b.n	800ca4c <xQueueGenericCreateStatic+0x84>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d10a      	bne.n	800ca66 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ca50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca54:	f383 8811 	msr	BASEPRI, r3
 800ca58:	f3bf 8f6f 	isb	sy
 800ca5c:	f3bf 8f4f 	dsb	sy
 800ca60:	61fb      	str	r3, [r7, #28]
}
 800ca62:	bf00      	nop
 800ca64:	e7fe      	b.n	800ca64 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ca66:	2350      	movs	r3, #80	; 0x50
 800ca68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	2b50      	cmp	r3, #80	; 0x50
 800ca6e:	d00a      	beq.n	800ca86 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	61bb      	str	r3, [r7, #24]
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca86:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ca8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d00d      	beq.n	800caae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ca92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca94:	2201      	movs	r2, #1
 800ca96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ca9a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ca9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	4613      	mov	r3, r2
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	68b9      	ldr	r1, [r7, #8]
 800caa8:	68f8      	ldr	r0, [r7, #12]
 800caaa:	f000 f83f 	bl	800cb2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800caae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3730      	adds	r7, #48	; 0x30
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b08a      	sub	sp, #40	; 0x28
 800cabc:	af02      	add	r7, sp, #8
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	4613      	mov	r3, r2
 800cac4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d10a      	bne.n	800cae2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800cacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad0:	f383 8811 	msr	BASEPRI, r3
 800cad4:	f3bf 8f6f 	isb	sy
 800cad8:	f3bf 8f4f 	dsb	sy
 800cadc:	613b      	str	r3, [r7, #16]
}
 800cade:	bf00      	nop
 800cae0:	e7fe      	b.n	800cae0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	68ba      	ldr	r2, [r7, #8]
 800cae6:	fb02 f303 	mul.w	r3, r2, r3
 800caea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800caec:	69fb      	ldr	r3, [r7, #28]
 800caee:	3350      	adds	r3, #80	; 0x50
 800caf0:	4618      	mov	r0, r3
 800caf2:	f002 fca9 	bl	800f448 <pvPortMalloc>
 800caf6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800caf8:	69bb      	ldr	r3, [r7, #24]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d011      	beq.n	800cb22 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	3350      	adds	r3, #80	; 0x50
 800cb06:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cb08:	69bb      	ldr	r3, [r7, #24]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb10:	79fa      	ldrb	r2, [r7, #7]
 800cb12:	69bb      	ldr	r3, [r7, #24]
 800cb14:	9300      	str	r3, [sp, #0]
 800cb16:	4613      	mov	r3, r2
 800cb18:	697a      	ldr	r2, [r7, #20]
 800cb1a:	68b9      	ldr	r1, [r7, #8]
 800cb1c:	68f8      	ldr	r0, [r7, #12]
 800cb1e:	f000 f805 	bl	800cb2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb22:	69bb      	ldr	r3, [r7, #24]
	}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3720      	adds	r7, #32
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	bd80      	pop	{r7, pc}

0800cb2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	60b9      	str	r1, [r7, #8]
 800cb36:	607a      	str	r2, [r7, #4]
 800cb38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d103      	bne.n	800cb48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cb40:	69bb      	ldr	r3, [r7, #24]
 800cb42:	69ba      	ldr	r2, [r7, #24]
 800cb44:	601a      	str	r2, [r3, #0]
 800cb46:	e002      	b.n	800cb4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cb48:	69bb      	ldr	r3, [r7, #24]
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cb4e:	69bb      	ldr	r3, [r7, #24]
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cb54:	69bb      	ldr	r3, [r7, #24]
 800cb56:	68ba      	ldr	r2, [r7, #8]
 800cb58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cb5a:	2101      	movs	r1, #1
 800cb5c:	69b8      	ldr	r0, [r7, #24]
 800cb5e:	f7ff fecb 	bl	800c8f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cb62:	69bb      	ldr	r3, [r7, #24]
 800cb64:	78fa      	ldrb	r2, [r7, #3]
 800cb66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cb6a:	bf00      	nop
 800cb6c:	3710      	adds	r7, #16
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}

0800cb72 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800cb72:	b580      	push	{r7, lr}
 800cb74:	b08a      	sub	sp, #40	; 0x28
 800cb76:	af02      	add	r7, sp, #8
 800cb78:	60f8      	str	r0, [r7, #12]
 800cb7a:	60b9      	str	r1, [r7, #8]
 800cb7c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d10a      	bne.n	800cb9a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800cb84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb88:	f383 8811 	msr	BASEPRI, r3
 800cb8c:	f3bf 8f6f 	isb	sy
 800cb90:	f3bf 8f4f 	dsb	sy
 800cb94:	61bb      	str	r3, [r7, #24]
}
 800cb96:	bf00      	nop
 800cb98:	e7fe      	b.n	800cb98 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cb9a:	68ba      	ldr	r2, [r7, #8]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d90a      	bls.n	800cbb8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba6:	f383 8811 	msr	BASEPRI, r3
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	617b      	str	r3, [r7, #20]
}
 800cbb4:	bf00      	nop
 800cbb6:	e7fe      	b.n	800cbb6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cbb8:	2302      	movs	r3, #2
 800cbba:	9300      	str	r3, [sp, #0]
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	2100      	movs	r1, #0
 800cbc2:	68f8      	ldr	r0, [r7, #12]
 800cbc4:	f7ff ff00 	bl	800c9c8 <xQueueGenericCreateStatic>
 800cbc8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800cbca:	69fb      	ldr	r3, [r7, #28]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d002      	beq.n	800cbd6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cbd0:	69fb      	ldr	r3, [r7, #28]
 800cbd2:	68ba      	ldr	r2, [r7, #8]
 800cbd4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cbd6:	69fb      	ldr	r3, [r7, #28]
	}
 800cbd8:	4618      	mov	r0, r3
 800cbda:	3720      	adds	r7, #32
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}

0800cbe0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b086      	sub	sp, #24
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10a      	bne.n	800cc06 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800cbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf4:	f383 8811 	msr	BASEPRI, r3
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	f3bf 8f4f 	dsb	sy
 800cc00:	613b      	str	r3, [r7, #16]
}
 800cc02:	bf00      	nop
 800cc04:	e7fe      	b.n	800cc04 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cc06:	683a      	ldr	r2, [r7, #0]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d90a      	bls.n	800cc24 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800cc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc12:	f383 8811 	msr	BASEPRI, r3
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	60fb      	str	r3, [r7, #12]
}
 800cc20:	bf00      	nop
 800cc22:	e7fe      	b.n	800cc22 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cc24:	2202      	movs	r2, #2
 800cc26:	2100      	movs	r1, #0
 800cc28:	6878      	ldr	r0, [r7, #4]
 800cc2a:	f7ff ff45 	bl	800cab8 <xQueueGenericCreate>
 800cc2e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800cc30:	697b      	ldr	r3, [r7, #20]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d002      	beq.n	800cc3c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	683a      	ldr	r2, [r7, #0]
 800cc3a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cc3c:	697b      	ldr	r3, [r7, #20]
	}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3718      	adds	r7, #24
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
	...

0800cc48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b08e      	sub	sp, #56	; 0x38
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	60f8      	str	r0, [r7, #12]
 800cc50:	60b9      	str	r1, [r7, #8]
 800cc52:	607a      	str	r2, [r7, #4]
 800cc54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cc56:	2300      	movs	r3, #0
 800cc58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d10a      	bne.n	800cc7a <xQueueGenericSend+0x32>
	__asm volatile
 800cc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc68:	f383 8811 	msr	BASEPRI, r3
 800cc6c:	f3bf 8f6f 	isb	sy
 800cc70:	f3bf 8f4f 	dsb	sy
 800cc74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cc76:	bf00      	nop
 800cc78:	e7fe      	b.n	800cc78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d103      	bne.n	800cc88 <xQueueGenericSend+0x40>
 800cc80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d101      	bne.n	800cc8c <xQueueGenericSend+0x44>
 800cc88:	2301      	movs	r3, #1
 800cc8a:	e000      	b.n	800cc8e <xQueueGenericSend+0x46>
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d10a      	bne.n	800cca8 <xQueueGenericSend+0x60>
	__asm volatile
 800cc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc96:	f383 8811 	msr	BASEPRI, r3
 800cc9a:	f3bf 8f6f 	isb	sy
 800cc9e:	f3bf 8f4f 	dsb	sy
 800cca2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cca4:	bf00      	nop
 800cca6:	e7fe      	b.n	800cca6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d103      	bne.n	800ccb6 <xQueueGenericSend+0x6e>
 800ccae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ccb2:	2b01      	cmp	r3, #1
 800ccb4:	d101      	bne.n	800ccba <xQueueGenericSend+0x72>
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	e000      	b.n	800ccbc <xQueueGenericSend+0x74>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10a      	bne.n	800ccd6 <xQueueGenericSend+0x8e>
	__asm volatile
 800ccc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc4:	f383 8811 	msr	BASEPRI, r3
 800ccc8:	f3bf 8f6f 	isb	sy
 800cccc:	f3bf 8f4f 	dsb	sy
 800ccd0:	623b      	str	r3, [r7, #32]
}
 800ccd2:	bf00      	nop
 800ccd4:	e7fe      	b.n	800ccd4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ccd6:	f001 fc3b 	bl	800e550 <xTaskGetSchedulerState>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d102      	bne.n	800cce6 <xQueueGenericSend+0x9e>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d101      	bne.n	800ccea <xQueueGenericSend+0xa2>
 800cce6:	2301      	movs	r3, #1
 800cce8:	e000      	b.n	800ccec <xQueueGenericSend+0xa4>
 800ccea:	2300      	movs	r3, #0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d10a      	bne.n	800cd06 <xQueueGenericSend+0xbe>
	__asm volatile
 800ccf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf4:	f383 8811 	msr	BASEPRI, r3
 800ccf8:	f3bf 8f6f 	isb	sy
 800ccfc:	f3bf 8f4f 	dsb	sy
 800cd00:	61fb      	str	r3, [r7, #28]
}
 800cd02:	bf00      	nop
 800cd04:	e7fe      	b.n	800cd04 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cd06:	f002 fa7d 	bl	800f204 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d302      	bcc.n	800cd1c <xQueueGenericSend+0xd4>
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	2b02      	cmp	r3, #2
 800cd1a:	d129      	bne.n	800cd70 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cd1c:	683a      	ldr	r2, [r7, #0]
 800cd1e:	68b9      	ldr	r1, [r7, #8]
 800cd20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd22:	f000 fc5e 	bl	800d5e2 <prvCopyDataToQueue>
 800cd26:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d010      	beq.n	800cd52 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd32:	3324      	adds	r3, #36	; 0x24
 800cd34:	4618      	mov	r0, r3
 800cd36:	f001 fa4d 	bl	800e1d4 <xTaskRemoveFromEventList>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d013      	beq.n	800cd68 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cd40:	4b3f      	ldr	r3, [pc, #252]	; (800ce40 <xQueueGenericSend+0x1f8>)
 800cd42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd46:	601a      	str	r2, [r3, #0]
 800cd48:	f3bf 8f4f 	dsb	sy
 800cd4c:	f3bf 8f6f 	isb	sy
 800cd50:	e00a      	b.n	800cd68 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cd52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d007      	beq.n	800cd68 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cd58:	4b39      	ldr	r3, [pc, #228]	; (800ce40 <xQueueGenericSend+0x1f8>)
 800cd5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd5e:	601a      	str	r2, [r3, #0]
 800cd60:	f3bf 8f4f 	dsb	sy
 800cd64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cd68:	f002 fa7c 	bl	800f264 <vPortExitCritical>
				return pdPASS;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e063      	b.n	800ce38 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d103      	bne.n	800cd7e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cd76:	f002 fa75 	bl	800f264 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	e05c      	b.n	800ce38 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cd7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d106      	bne.n	800cd92 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cd84:	f107 0314 	add.w	r3, r7, #20
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f001 fa87 	bl	800e29c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cd8e:	2301      	movs	r3, #1
 800cd90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cd92:	f002 fa67 	bl	800f264 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cd96:	f000 fff9 	bl	800dd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd9a:	f002 fa33 	bl	800f204 <vPortEnterCritical>
 800cd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cda0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cda4:	b25b      	sxtb	r3, r3
 800cda6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdaa:	d103      	bne.n	800cdb4 <xQueueGenericSend+0x16c>
 800cdac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cdba:	b25b      	sxtb	r3, r3
 800cdbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc0:	d103      	bne.n	800cdca <xQueueGenericSend+0x182>
 800cdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cdca:	f002 fa4b 	bl	800f264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cdce:	1d3a      	adds	r2, r7, #4
 800cdd0:	f107 0314 	add.w	r3, r7, #20
 800cdd4:	4611      	mov	r1, r2
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f001 fa76 	bl	800e2c8 <xTaskCheckForTimeOut>
 800cddc:	4603      	mov	r3, r0
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d124      	bne.n	800ce2c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cde2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cde4:	f000 fcf5 	bl	800d7d2 <prvIsQueueFull>
 800cde8:	4603      	mov	r3, r0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d018      	beq.n	800ce20 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cdee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdf0:	3310      	adds	r3, #16
 800cdf2:	687a      	ldr	r2, [r7, #4]
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f001 f99c 	bl	800e134 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cdfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdfe:	f000 fc80 	bl	800d702 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ce02:	f000 ffd1 	bl	800dda8 <xTaskResumeAll>
 800ce06:	4603      	mov	r3, r0
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	f47f af7c 	bne.w	800cd06 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ce0e:	4b0c      	ldr	r3, [pc, #48]	; (800ce40 <xQueueGenericSend+0x1f8>)
 800ce10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce14:	601a      	str	r2, [r3, #0]
 800ce16:	f3bf 8f4f 	dsb	sy
 800ce1a:	f3bf 8f6f 	isb	sy
 800ce1e:	e772      	b.n	800cd06 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ce20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce22:	f000 fc6e 	bl	800d702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ce26:	f000 ffbf 	bl	800dda8 <xTaskResumeAll>
 800ce2a:	e76c      	b.n	800cd06 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ce2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce2e:	f000 fc68 	bl	800d702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ce32:	f000 ffb9 	bl	800dda8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ce36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3738      	adds	r7, #56	; 0x38
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}
 800ce40:	e000ed04 	.word	0xe000ed04

0800ce44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b090      	sub	sp, #64	; 0x40
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	60f8      	str	r0, [r7, #12]
 800ce4c:	60b9      	str	r1, [r7, #8]
 800ce4e:	607a      	str	r2, [r7, #4]
 800ce50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ce56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d10a      	bne.n	800ce72 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce60:	f383 8811 	msr	BASEPRI, r3
 800ce64:	f3bf 8f6f 	isb	sy
 800ce68:	f3bf 8f4f 	dsb	sy
 800ce6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ce6e:	bf00      	nop
 800ce70:	e7fe      	b.n	800ce70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d103      	bne.n	800ce80 <xQueueGenericSendFromISR+0x3c>
 800ce78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d101      	bne.n	800ce84 <xQueueGenericSendFromISR+0x40>
 800ce80:	2301      	movs	r3, #1
 800ce82:	e000      	b.n	800ce86 <xQueueGenericSendFromISR+0x42>
 800ce84:	2300      	movs	r3, #0
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d10a      	bne.n	800cea0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ce8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce8e:	f383 8811 	msr	BASEPRI, r3
 800ce92:	f3bf 8f6f 	isb	sy
 800ce96:	f3bf 8f4f 	dsb	sy
 800ce9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce9c:	bf00      	nop
 800ce9e:	e7fe      	b.n	800ce9e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	2b02      	cmp	r3, #2
 800cea4:	d103      	bne.n	800ceae <xQueueGenericSendFromISR+0x6a>
 800cea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	d101      	bne.n	800ceb2 <xQueueGenericSendFromISR+0x6e>
 800ceae:	2301      	movs	r3, #1
 800ceb0:	e000      	b.n	800ceb4 <xQueueGenericSendFromISR+0x70>
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d10a      	bne.n	800cece <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ceb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cebc:	f383 8811 	msr	BASEPRI, r3
 800cec0:	f3bf 8f6f 	isb	sy
 800cec4:	f3bf 8f4f 	dsb	sy
 800cec8:	623b      	str	r3, [r7, #32]
}
 800ceca:	bf00      	nop
 800cecc:	e7fe      	b.n	800cecc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cece:	f002 fa7b 	bl	800f3c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ced2:	f3ef 8211 	mrs	r2, BASEPRI
 800ced6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceda:	f383 8811 	msr	BASEPRI, r3
 800cede:	f3bf 8f6f 	isb	sy
 800cee2:	f3bf 8f4f 	dsb	sy
 800cee6:	61fa      	str	r2, [r7, #28]
 800cee8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ceea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ceec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ceee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cef0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d302      	bcc.n	800cf00 <xQueueGenericSendFromISR+0xbc>
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	2b02      	cmp	r3, #2
 800cefe:	d12f      	bne.n	800cf60 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cf00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cf06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf0e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cf10:	683a      	ldr	r2, [r7, #0]
 800cf12:	68b9      	ldr	r1, [r7, #8]
 800cf14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cf16:	f000 fb64 	bl	800d5e2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cf1a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800cf1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf22:	d112      	bne.n	800cf4a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cf24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d016      	beq.n	800cf5a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cf2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf2e:	3324      	adds	r3, #36	; 0x24
 800cf30:	4618      	mov	r0, r3
 800cf32:	f001 f94f 	bl	800e1d4 <xTaskRemoveFromEventList>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d00e      	beq.n	800cf5a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00b      	beq.n	800cf5a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	2201      	movs	r2, #1
 800cf46:	601a      	str	r2, [r3, #0]
 800cf48:	e007      	b.n	800cf5a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cf4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cf4e:	3301      	adds	r3, #1
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	b25a      	sxtb	r2, r3
 800cf54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800cf5e:	e001      	b.n	800cf64 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf66:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cf6e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cf70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3740      	adds	r7, #64	; 0x40
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b08e      	sub	sp, #56	; 0x38
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cf88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10a      	bne.n	800cfa4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800cf8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf92:	f383 8811 	msr	BASEPRI, r3
 800cf96:	f3bf 8f6f 	isb	sy
 800cf9a:	f3bf 8f4f 	dsb	sy
 800cf9e:	623b      	str	r3, [r7, #32]
}
 800cfa0:	bf00      	nop
 800cfa2:	e7fe      	b.n	800cfa2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d00a      	beq.n	800cfc2 <xQueueGiveFromISR+0x48>
	__asm volatile
 800cfac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb0:	f383 8811 	msr	BASEPRI, r3
 800cfb4:	f3bf 8f6f 	isb	sy
 800cfb8:	f3bf 8f4f 	dsb	sy
 800cfbc:	61fb      	str	r3, [r7, #28]
}
 800cfbe:	bf00      	nop
 800cfc0:	e7fe      	b.n	800cfc0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800cfc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d103      	bne.n	800cfd2 <xQueueGiveFromISR+0x58>
 800cfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfcc:	689b      	ldr	r3, [r3, #8]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d101      	bne.n	800cfd6 <xQueueGiveFromISR+0x5c>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e000      	b.n	800cfd8 <xQueueGiveFromISR+0x5e>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10a      	bne.n	800cff2 <xQueueGiveFromISR+0x78>
	__asm volatile
 800cfdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe0:	f383 8811 	msr	BASEPRI, r3
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	f3bf 8f4f 	dsb	sy
 800cfec:	61bb      	str	r3, [r7, #24]
}
 800cfee:	bf00      	nop
 800cff0:	e7fe      	b.n	800cff0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cff2:	f002 f9e9 	bl	800f3c8 <vPortValidateInterruptPriority>
	__asm volatile
 800cff6:	f3ef 8211 	mrs	r2, BASEPRI
 800cffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cffe:	f383 8811 	msr	BASEPRI, r3
 800d002:	f3bf 8f6f 	isb	sy
 800d006:	f3bf 8f4f 	dsb	sy
 800d00a:	617a      	str	r2, [r7, #20]
 800d00c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d00e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d010:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d016:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d01a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d01c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d01e:	429a      	cmp	r2, r3
 800d020:	d22b      	bcs.n	800d07a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d024:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d02e:	1c5a      	adds	r2, r3, #1
 800d030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d032:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d034:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d03c:	d112      	bne.n	800d064 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d042:	2b00      	cmp	r3, #0
 800d044:	d016      	beq.n	800d074 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d048:	3324      	adds	r3, #36	; 0x24
 800d04a:	4618      	mov	r0, r3
 800d04c:	f001 f8c2 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d050:	4603      	mov	r3, r0
 800d052:	2b00      	cmp	r3, #0
 800d054:	d00e      	beq.n	800d074 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d00b      	beq.n	800d074 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	2201      	movs	r2, #1
 800d060:	601a      	str	r2, [r3, #0]
 800d062:	e007      	b.n	800d074 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d068:	3301      	adds	r3, #1
 800d06a:	b2db      	uxtb	r3, r3
 800d06c:	b25a      	sxtb	r2, r3
 800d06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d074:	2301      	movs	r3, #1
 800d076:	637b      	str	r3, [r7, #52]	; 0x34
 800d078:	e001      	b.n	800d07e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d07a:	2300      	movs	r3, #0
 800d07c:	637b      	str	r3, [r7, #52]	; 0x34
 800d07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d080:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f383 8811 	msr	BASEPRI, r3
}
 800d088:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d08a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3738      	adds	r7, #56	; 0x38
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b08c      	sub	sp, #48	; 0x30
 800d098:	af00      	add	r7, sp, #0
 800d09a:	60f8      	str	r0, [r7, #12]
 800d09c:	60b9      	str	r1, [r7, #8]
 800d09e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d0a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d10a      	bne.n	800d0c4 <xQueueReceive+0x30>
	__asm volatile
 800d0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	623b      	str	r3, [r7, #32]
}
 800d0c0:	bf00      	nop
 800d0c2:	e7fe      	b.n	800d0c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d103      	bne.n	800d0d2 <xQueueReceive+0x3e>
 800d0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d101      	bne.n	800d0d6 <xQueueReceive+0x42>
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	e000      	b.n	800d0d8 <xQueueReceive+0x44>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d10a      	bne.n	800d0f2 <xQueueReceive+0x5e>
	__asm volatile
 800d0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e0:	f383 8811 	msr	BASEPRI, r3
 800d0e4:	f3bf 8f6f 	isb	sy
 800d0e8:	f3bf 8f4f 	dsb	sy
 800d0ec:	61fb      	str	r3, [r7, #28]
}
 800d0ee:	bf00      	nop
 800d0f0:	e7fe      	b.n	800d0f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d0f2:	f001 fa2d 	bl	800e550 <xTaskGetSchedulerState>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d102      	bne.n	800d102 <xQueueReceive+0x6e>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d101      	bne.n	800d106 <xQueueReceive+0x72>
 800d102:	2301      	movs	r3, #1
 800d104:	e000      	b.n	800d108 <xQueueReceive+0x74>
 800d106:	2300      	movs	r3, #0
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d10a      	bne.n	800d122 <xQueueReceive+0x8e>
	__asm volatile
 800d10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d110:	f383 8811 	msr	BASEPRI, r3
 800d114:	f3bf 8f6f 	isb	sy
 800d118:	f3bf 8f4f 	dsb	sy
 800d11c:	61bb      	str	r3, [r7, #24]
}
 800d11e:	bf00      	nop
 800d120:	e7fe      	b.n	800d120 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d122:	f002 f86f 	bl	800f204 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d12a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d01f      	beq.n	800d172 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d132:	68b9      	ldr	r1, [r7, #8]
 800d134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d136:	f000 fabe 	bl	800d6b6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13c:	1e5a      	subs	r2, r3, #1
 800d13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d140:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d144:	691b      	ldr	r3, [r3, #16]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d00f      	beq.n	800d16a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d14a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d14c:	3310      	adds	r3, #16
 800d14e:	4618      	mov	r0, r3
 800d150:	f001 f840 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d007      	beq.n	800d16a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d15a:	4b3d      	ldr	r3, [pc, #244]	; (800d250 <xQueueReceive+0x1bc>)
 800d15c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d160:	601a      	str	r2, [r3, #0]
 800d162:	f3bf 8f4f 	dsb	sy
 800d166:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d16a:	f002 f87b 	bl	800f264 <vPortExitCritical>
				return pdPASS;
 800d16e:	2301      	movs	r3, #1
 800d170:	e069      	b.n	800d246 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d103      	bne.n	800d180 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d178:	f002 f874 	bl	800f264 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d17c:	2300      	movs	r3, #0
 800d17e:	e062      	b.n	800d246 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d182:	2b00      	cmp	r3, #0
 800d184:	d106      	bne.n	800d194 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d186:	f107 0310 	add.w	r3, r7, #16
 800d18a:	4618      	mov	r0, r3
 800d18c:	f001 f886 	bl	800e29c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d190:	2301      	movs	r3, #1
 800d192:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d194:	f002 f866 	bl	800f264 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d198:	f000 fdf8 	bl	800dd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d19c:	f002 f832 	bl	800f204 <vPortEnterCritical>
 800d1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d1a6:	b25b      	sxtb	r3, r3
 800d1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ac:	d103      	bne.n	800d1b6 <xQueueReceive+0x122>
 800d1ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d1b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d1bc:	b25b      	sxtb	r3, r3
 800d1be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1c2:	d103      	bne.n	800d1cc <xQueueReceive+0x138>
 800d1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d1cc:	f002 f84a 	bl	800f264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d1d0:	1d3a      	adds	r2, r7, #4
 800d1d2:	f107 0310 	add.w	r3, r7, #16
 800d1d6:	4611      	mov	r1, r2
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f001 f875 	bl	800e2c8 <xTaskCheckForTimeOut>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d123      	bne.n	800d22c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d1e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1e6:	f000 fade 	bl	800d7a6 <prvIsQueueEmpty>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d017      	beq.n	800d220 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1f2:	3324      	adds	r3, #36	; 0x24
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	4611      	mov	r1, r2
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	f000 ff9b 	bl	800e134 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d1fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d200:	f000 fa7f 	bl	800d702 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d204:	f000 fdd0 	bl	800dda8 <xTaskResumeAll>
 800d208:	4603      	mov	r3, r0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d189      	bne.n	800d122 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d20e:	4b10      	ldr	r3, [pc, #64]	; (800d250 <xQueueReceive+0x1bc>)
 800d210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d214:	601a      	str	r2, [r3, #0]
 800d216:	f3bf 8f4f 	dsb	sy
 800d21a:	f3bf 8f6f 	isb	sy
 800d21e:	e780      	b.n	800d122 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d220:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d222:	f000 fa6e 	bl	800d702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d226:	f000 fdbf 	bl	800dda8 <xTaskResumeAll>
 800d22a:	e77a      	b.n	800d122 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d22c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d22e:	f000 fa68 	bl	800d702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d232:	f000 fdb9 	bl	800dda8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d238:	f000 fab5 	bl	800d7a6 <prvIsQueueEmpty>
 800d23c:	4603      	mov	r3, r0
 800d23e:	2b00      	cmp	r3, #0
 800d240:	f43f af6f 	beq.w	800d122 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d244:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d246:	4618      	mov	r0, r3
 800d248:	3730      	adds	r7, #48	; 0x30
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	e000ed04 	.word	0xe000ed04

0800d254 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b08e      	sub	sp, #56	; 0x38
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d25e:	2300      	movs	r3, #0
 800d260:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d266:	2300      	movs	r3, #0
 800d268:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d26a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d10a      	bne.n	800d286 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800d270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d274:	f383 8811 	msr	BASEPRI, r3
 800d278:	f3bf 8f6f 	isb	sy
 800d27c:	f3bf 8f4f 	dsb	sy
 800d280:	623b      	str	r3, [r7, #32]
}
 800d282:	bf00      	nop
 800d284:	e7fe      	b.n	800d284 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d00a      	beq.n	800d2a4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800d28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d292:	f383 8811 	msr	BASEPRI, r3
 800d296:	f3bf 8f6f 	isb	sy
 800d29a:	f3bf 8f4f 	dsb	sy
 800d29e:	61fb      	str	r3, [r7, #28]
}
 800d2a0:	bf00      	nop
 800d2a2:	e7fe      	b.n	800d2a2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d2a4:	f001 f954 	bl	800e550 <xTaskGetSchedulerState>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d102      	bne.n	800d2b4 <xQueueSemaphoreTake+0x60>
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d101      	bne.n	800d2b8 <xQueueSemaphoreTake+0x64>
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	e000      	b.n	800d2ba <xQueueSemaphoreTake+0x66>
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d10a      	bne.n	800d2d4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800d2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c2:	f383 8811 	msr	BASEPRI, r3
 800d2c6:	f3bf 8f6f 	isb	sy
 800d2ca:	f3bf 8f4f 	dsb	sy
 800d2ce:	61bb      	str	r3, [r7, #24]
}
 800d2d0:	bf00      	nop
 800d2d2:	e7fe      	b.n	800d2d2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d2d4:	f001 ff96 	bl	800f204 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d2d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2dc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d2de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d024      	beq.n	800d32e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e6:	1e5a      	subs	r2, r3, #1
 800d2e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ea:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d2ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d104      	bne.n	800d2fe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d2f4:	f001 faa2 	bl	800e83c <pvTaskIncrementMutexHeldCount>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2fc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d2fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d300:	691b      	ldr	r3, [r3, #16]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d00f      	beq.n	800d326 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d308:	3310      	adds	r3, #16
 800d30a:	4618      	mov	r0, r3
 800d30c:	f000 ff62 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d310:	4603      	mov	r3, r0
 800d312:	2b00      	cmp	r3, #0
 800d314:	d007      	beq.n	800d326 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d316:	4b54      	ldr	r3, [pc, #336]	; (800d468 <xQueueSemaphoreTake+0x214>)
 800d318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d31c:	601a      	str	r2, [r3, #0]
 800d31e:	f3bf 8f4f 	dsb	sy
 800d322:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d326:	f001 ff9d 	bl	800f264 <vPortExitCritical>
				return pdPASS;
 800d32a:	2301      	movs	r3, #1
 800d32c:	e097      	b.n	800d45e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d111      	bne.n	800d358 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d336:	2b00      	cmp	r3, #0
 800d338:	d00a      	beq.n	800d350 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800d33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33e:	f383 8811 	msr	BASEPRI, r3
 800d342:	f3bf 8f6f 	isb	sy
 800d346:	f3bf 8f4f 	dsb	sy
 800d34a:	617b      	str	r3, [r7, #20]
}
 800d34c:	bf00      	nop
 800d34e:	e7fe      	b.n	800d34e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d350:	f001 ff88 	bl	800f264 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d354:	2300      	movs	r3, #0
 800d356:	e082      	b.n	800d45e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d106      	bne.n	800d36c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d35e:	f107 030c 	add.w	r3, r7, #12
 800d362:	4618      	mov	r0, r3
 800d364:	f000 ff9a 	bl	800e29c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d368:	2301      	movs	r3, #1
 800d36a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d36c:	f001 ff7a 	bl	800f264 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d370:	f000 fd0c 	bl	800dd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d374:	f001 ff46 	bl	800f204 <vPortEnterCritical>
 800d378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d37a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d37e:	b25b      	sxtb	r3, r3
 800d380:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d384:	d103      	bne.n	800d38e <xQueueSemaphoreTake+0x13a>
 800d386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d388:	2200      	movs	r2, #0
 800d38a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d390:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d394:	b25b      	sxtb	r3, r3
 800d396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d39a:	d103      	bne.n	800d3a4 <xQueueSemaphoreTake+0x150>
 800d39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d3a4:	f001 ff5e 	bl	800f264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d3a8:	463a      	mov	r2, r7
 800d3aa:	f107 030c 	add.w	r3, r7, #12
 800d3ae:	4611      	mov	r1, r2
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f000 ff89 	bl	800e2c8 <xTaskCheckForTimeOut>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d132      	bne.n	800d422 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d3bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3be:	f000 f9f2 	bl	800d7a6 <prvIsQueueEmpty>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d026      	beq.n	800d416 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d109      	bne.n	800d3e4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800d3d0:	f001 ff18 	bl	800f204 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3d6:	689b      	ldr	r3, [r3, #8]
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f001 f8d7 	bl	800e58c <xTaskPriorityInherit>
 800d3de:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d3e0:	f001 ff40 	bl	800f264 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d3e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3e6:	3324      	adds	r3, #36	; 0x24
 800d3e8:	683a      	ldr	r2, [r7, #0]
 800d3ea:	4611      	mov	r1, r2
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f000 fea1 	bl	800e134 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d3f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3f4:	f000 f985 	bl	800d702 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d3f8:	f000 fcd6 	bl	800dda8 <xTaskResumeAll>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	f47f af68 	bne.w	800d2d4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d404:	4b18      	ldr	r3, [pc, #96]	; (800d468 <xQueueSemaphoreTake+0x214>)
 800d406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d40a:	601a      	str	r2, [r3, #0]
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	f3bf 8f6f 	isb	sy
 800d414:	e75e      	b.n	800d2d4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d416:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d418:	f000 f973 	bl	800d702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d41c:	f000 fcc4 	bl	800dda8 <xTaskResumeAll>
 800d420:	e758      	b.n	800d2d4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d422:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d424:	f000 f96d 	bl	800d702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d428:	f000 fcbe 	bl	800dda8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d42c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d42e:	f000 f9ba 	bl	800d7a6 <prvIsQueueEmpty>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	f43f af4d 	beq.w	800d2d4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d43a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d00d      	beq.n	800d45c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d440:	f001 fee0 	bl	800f204 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d444:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d446:	f000 f8b4 	bl	800d5b2 <prvGetDisinheritPriorityAfterTimeout>
 800d44a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d44e:	689b      	ldr	r3, [r3, #8]
 800d450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d452:	4618      	mov	r0, r3
 800d454:	f001 f970 	bl	800e738 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d458:	f001 ff04 	bl	800f264 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d45c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3738      	adds	r7, #56	; 0x38
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	e000ed04 	.word	0xe000ed04

0800d46c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b08e      	sub	sp, #56	; 0x38
 800d470:	af00      	add	r7, sp, #0
 800d472:	60f8      	str	r0, [r7, #12]
 800d474:	60b9      	str	r1, [r7, #8]
 800d476:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d10a      	bne.n	800d498 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d486:	f383 8811 	msr	BASEPRI, r3
 800d48a:	f3bf 8f6f 	isb	sy
 800d48e:	f3bf 8f4f 	dsb	sy
 800d492:	623b      	str	r3, [r7, #32]
}
 800d494:	bf00      	nop
 800d496:	e7fe      	b.n	800d496 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d103      	bne.n	800d4a6 <xQueueReceiveFromISR+0x3a>
 800d49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d101      	bne.n	800d4aa <xQueueReceiveFromISR+0x3e>
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	e000      	b.n	800d4ac <xQueueReceiveFromISR+0x40>
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d10a      	bne.n	800d4c6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b4:	f383 8811 	msr	BASEPRI, r3
 800d4b8:	f3bf 8f6f 	isb	sy
 800d4bc:	f3bf 8f4f 	dsb	sy
 800d4c0:	61fb      	str	r3, [r7, #28]
}
 800d4c2:	bf00      	nop
 800d4c4:	e7fe      	b.n	800d4c4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d4c6:	f001 ff7f 	bl	800f3c8 <vPortValidateInterruptPriority>
	__asm volatile
 800d4ca:	f3ef 8211 	mrs	r2, BASEPRI
 800d4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d2:	f383 8811 	msr	BASEPRI, r3
 800d4d6:	f3bf 8f6f 	isb	sy
 800d4da:	f3bf 8f4f 	dsb	sy
 800d4de:	61ba      	str	r2, [r7, #24]
 800d4e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d4e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d4e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d4ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d02f      	beq.n	800d552 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d4f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d4fc:	68b9      	ldr	r1, [r7, #8]
 800d4fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d500:	f000 f8d9 	bl	800d6b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d506:	1e5a      	subs	r2, r3, #1
 800d508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d50a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d50c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d510:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d514:	d112      	bne.n	800d53c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d518:	691b      	ldr	r3, [r3, #16]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d016      	beq.n	800d54c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d520:	3310      	adds	r3, #16
 800d522:	4618      	mov	r0, r3
 800d524:	f000 fe56 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d00e      	beq.n	800d54c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d00b      	beq.n	800d54c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2201      	movs	r2, #1
 800d538:	601a      	str	r2, [r3, #0]
 800d53a:	e007      	b.n	800d54c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d53c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d540:	3301      	adds	r3, #1
 800d542:	b2db      	uxtb	r3, r3
 800d544:	b25a      	sxtb	r2, r3
 800d546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d548:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d54c:	2301      	movs	r3, #1
 800d54e:	637b      	str	r3, [r7, #52]	; 0x34
 800d550:	e001      	b.n	800d556 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d552:	2300      	movs	r3, #0
 800d554:	637b      	str	r3, [r7, #52]	; 0x34
 800d556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d558:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	f383 8811 	msr	BASEPRI, r3
}
 800d560:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d564:	4618      	mov	r0, r3
 800d566:	3738      	adds	r7, #56	; 0x38
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b084      	sub	sp, #16
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10a      	bne.n	800d594 <vQueueDelete+0x28>
	__asm volatile
 800d57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d582:	f383 8811 	msr	BASEPRI, r3
 800d586:	f3bf 8f6f 	isb	sy
 800d58a:	f3bf 8f4f 	dsb	sy
 800d58e:	60bb      	str	r3, [r7, #8]
}
 800d590:	bf00      	nop
 800d592:	e7fe      	b.n	800d592 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d594:	68f8      	ldr	r0, [r7, #12]
 800d596:	f000 f95f 	bl	800d858 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d102      	bne.n	800d5aa <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800d5a4:	68f8      	ldr	r0, [r7, #12]
 800d5a6:	f002 f81b 	bl	800f5e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d5aa:	bf00      	nop
 800d5ac:	3710      	adds	r7, #16
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}

0800d5b2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d5b2:	b480      	push	{r7}
 800d5b4:	b085      	sub	sp, #20
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d006      	beq.n	800d5d0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800d5cc:	60fb      	str	r3, [r7, #12]
 800d5ce:	e001      	b.n	800d5d4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d5d4:	68fb      	ldr	r3, [r7, #12]
	}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3714      	adds	r7, #20
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e0:	4770      	bx	lr

0800d5e2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d5e2:	b580      	push	{r7, lr}
 800d5e4:	b086      	sub	sp, #24
 800d5e6:	af00      	add	r7, sp, #0
 800d5e8:	60f8      	str	r0, [r7, #12]
 800d5ea:	60b9      	str	r1, [r7, #8]
 800d5ec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5f6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d10d      	bne.n	800d61c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d14d      	bne.n	800d6a4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	689b      	ldr	r3, [r3, #8]
 800d60c:	4618      	mov	r0, r3
 800d60e:	f001 f825 	bl	800e65c <xTaskPriorityDisinherit>
 800d612:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	2200      	movs	r2, #0
 800d618:	609a      	str	r2, [r3, #8]
 800d61a:	e043      	b.n	800d6a4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d119      	bne.n	800d656 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	6858      	ldr	r0, [r3, #4]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d62a:	461a      	mov	r2, r3
 800d62c:	68b9      	ldr	r1, [r7, #8]
 800d62e:	f003 f887 	bl	8010740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	685a      	ldr	r2, [r3, #4]
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d63a:	441a      	add	r2, r3
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	685a      	ldr	r2, [r3, #4]
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	689b      	ldr	r3, [r3, #8]
 800d648:	429a      	cmp	r2, r3
 800d64a:	d32b      	bcc.n	800d6a4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	605a      	str	r2, [r3, #4]
 800d654:	e026      	b.n	800d6a4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	68d8      	ldr	r0, [r3, #12]
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d65e:	461a      	mov	r2, r3
 800d660:	68b9      	ldr	r1, [r7, #8]
 800d662:	f003 f86d 	bl	8010740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	68da      	ldr	r2, [r3, #12]
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d66e:	425b      	negs	r3, r3
 800d670:	441a      	add	r2, r3
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	68da      	ldr	r2, [r3, #12]
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	429a      	cmp	r2, r3
 800d680:	d207      	bcs.n	800d692 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	689a      	ldr	r2, [r3, #8]
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d68a:	425b      	negs	r3, r3
 800d68c:	441a      	add	r2, r3
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2b02      	cmp	r3, #2
 800d696:	d105      	bne.n	800d6a4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d002      	beq.n	800d6a4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	3b01      	subs	r3, #1
 800d6a2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d6a4:	693b      	ldr	r3, [r7, #16]
 800d6a6:	1c5a      	adds	r2, r3, #1
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d6ac:	697b      	ldr	r3, [r7, #20]
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3718      	adds	r7, #24
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b082      	sub	sp, #8
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
 800d6be:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d018      	beq.n	800d6fa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	68da      	ldr	r2, [r3, #12]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6d0:	441a      	add	r2, r3
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	68da      	ldr	r2, [r3, #12]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	689b      	ldr	r3, [r3, #8]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d303      	bcc.n	800d6ea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681a      	ldr	r2, [r3, #0]
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	68d9      	ldr	r1, [r3, #12]
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6f2:	461a      	mov	r2, r3
 800d6f4:	6838      	ldr	r0, [r7, #0]
 800d6f6:	f003 f823 	bl	8010740 <memcpy>
	}
}
 800d6fa:	bf00      	nop
 800d6fc:	3708      	adds	r7, #8
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d702:	b580      	push	{r7, lr}
 800d704:	b084      	sub	sp, #16
 800d706:	af00      	add	r7, sp, #0
 800d708:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d70a:	f001 fd7b 	bl	800f204 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d714:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d716:	e011      	b.n	800d73c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d012      	beq.n	800d746 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	3324      	adds	r3, #36	; 0x24
 800d724:	4618      	mov	r0, r3
 800d726:	f000 fd55 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d001      	beq.n	800d734 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d730:	f000 fe2c 	bl	800e38c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d734:	7bfb      	ldrb	r3, [r7, #15]
 800d736:	3b01      	subs	r3, #1
 800d738:	b2db      	uxtb	r3, r3
 800d73a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d73c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d740:	2b00      	cmp	r3, #0
 800d742:	dce9      	bgt.n	800d718 <prvUnlockQueue+0x16>
 800d744:	e000      	b.n	800d748 <prvUnlockQueue+0x46>
					break;
 800d746:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	22ff      	movs	r2, #255	; 0xff
 800d74c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d750:	f001 fd88 	bl	800f264 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d754:	f001 fd56 	bl	800f204 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d75e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d760:	e011      	b.n	800d786 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	691b      	ldr	r3, [r3, #16]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d012      	beq.n	800d790 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	3310      	adds	r3, #16
 800d76e:	4618      	mov	r0, r3
 800d770:	f000 fd30 	bl	800e1d4 <xTaskRemoveFromEventList>
 800d774:	4603      	mov	r3, r0
 800d776:	2b00      	cmp	r3, #0
 800d778:	d001      	beq.n	800d77e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d77a:	f000 fe07 	bl	800e38c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d77e:	7bbb      	ldrb	r3, [r7, #14]
 800d780:	3b01      	subs	r3, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d786:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	dce9      	bgt.n	800d762 <prvUnlockQueue+0x60>
 800d78e:	e000      	b.n	800d792 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d790:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	22ff      	movs	r2, #255	; 0xff
 800d796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d79a:	f001 fd63 	bl	800f264 <vPortExitCritical>
}
 800d79e:	bf00      	nop
 800d7a0:	3710      	adds	r7, #16
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	bd80      	pop	{r7, pc}

0800d7a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d7a6:	b580      	push	{r7, lr}
 800d7a8:	b084      	sub	sp, #16
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d7ae:	f001 fd29 	bl	800f204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d102      	bne.n	800d7c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	60fb      	str	r3, [r7, #12]
 800d7be:	e001      	b.n	800d7c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d7c4:	f001 fd4e 	bl	800f264 <vPortExitCritical>

	return xReturn;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3710      	adds	r7, #16
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}

0800d7d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d7d2:	b580      	push	{r7, lr}
 800d7d4:	b084      	sub	sp, #16
 800d7d6:	af00      	add	r7, sp, #0
 800d7d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d7da:	f001 fd13 	bl	800f204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d102      	bne.n	800d7f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	60fb      	str	r3, [r7, #12]
 800d7ee:	e001      	b.n	800d7f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d7f4:	f001 fd36 	bl	800f264 <vPortExitCritical>

	return xReturn;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
	...

0800d804 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d804:	b480      	push	{r7}
 800d806:	b085      	sub	sp, #20
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d80e:	2300      	movs	r3, #0
 800d810:	60fb      	str	r3, [r7, #12]
 800d812:	e014      	b.n	800d83e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d814:	4a0f      	ldr	r2, [pc, #60]	; (800d854 <vQueueAddToRegistry+0x50>)
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d10b      	bne.n	800d838 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d820:	490c      	ldr	r1, [pc, #48]	; (800d854 <vQueueAddToRegistry+0x50>)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	683a      	ldr	r2, [r7, #0]
 800d826:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d82a:	4a0a      	ldr	r2, [pc, #40]	; (800d854 <vQueueAddToRegistry+0x50>)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	00db      	lsls	r3, r3, #3
 800d830:	4413      	add	r3, r2
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d836:	e006      	b.n	800d846 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	3301      	adds	r3, #1
 800d83c:	60fb      	str	r3, [r7, #12]
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	2b07      	cmp	r3, #7
 800d842:	d9e7      	bls.n	800d814 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d844:	bf00      	nop
 800d846:	bf00      	nop
 800d848:	3714      	adds	r7, #20
 800d84a:	46bd      	mov	sp, r7
 800d84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d850:	4770      	bx	lr
 800d852:	bf00      	nop
 800d854:	20000f2c 	.word	0x20000f2c

0800d858 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d858:	b480      	push	{r7}
 800d85a:	b085      	sub	sp, #20
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d860:	2300      	movs	r3, #0
 800d862:	60fb      	str	r3, [r7, #12]
 800d864:	e016      	b.n	800d894 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d866:	4a10      	ldr	r2, [pc, #64]	; (800d8a8 <vQueueUnregisterQueue+0x50>)
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	00db      	lsls	r3, r3, #3
 800d86c:	4413      	add	r3, r2
 800d86e:	685b      	ldr	r3, [r3, #4]
 800d870:	687a      	ldr	r2, [r7, #4]
 800d872:	429a      	cmp	r2, r3
 800d874:	d10b      	bne.n	800d88e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d876:	4a0c      	ldr	r2, [pc, #48]	; (800d8a8 <vQueueUnregisterQueue+0x50>)
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2100      	movs	r1, #0
 800d87c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d880:	4a09      	ldr	r2, [pc, #36]	; (800d8a8 <vQueueUnregisterQueue+0x50>)
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	00db      	lsls	r3, r3, #3
 800d886:	4413      	add	r3, r2
 800d888:	2200      	movs	r2, #0
 800d88a:	605a      	str	r2, [r3, #4]
				break;
 800d88c:	e006      	b.n	800d89c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	3301      	adds	r3, #1
 800d892:	60fb      	str	r3, [r7, #12]
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	2b07      	cmp	r3, #7
 800d898:	d9e5      	bls.n	800d866 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d89a:	bf00      	nop
 800d89c:	bf00      	nop
 800d89e:	3714      	adds	r7, #20
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a6:	4770      	bx	lr
 800d8a8:	20000f2c 	.word	0x20000f2c

0800d8ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b086      	sub	sp, #24
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	60f8      	str	r0, [r7, #12]
 800d8b4:	60b9      	str	r1, [r7, #8]
 800d8b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d8bc:	f001 fca2 	bl	800f204 <vPortEnterCritical>
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d8c6:	b25b      	sxtb	r3, r3
 800d8c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8cc:	d103      	bne.n	800d8d6 <vQueueWaitForMessageRestricted+0x2a>
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8dc:	b25b      	sxtb	r3, r3
 800d8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8e2:	d103      	bne.n	800d8ec <vQueueWaitForMessageRestricted+0x40>
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8ec:	f001 fcba 	bl	800f264 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d106      	bne.n	800d906 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	3324      	adds	r3, #36	; 0x24
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	68b9      	ldr	r1, [r7, #8]
 800d900:	4618      	mov	r0, r3
 800d902:	f000 fc3b 	bl	800e17c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d906:	6978      	ldr	r0, [r7, #20]
 800d908:	f7ff fefb 	bl	800d702 <prvUnlockQueue>
	}
 800d90c:	bf00      	nop
 800d90e:	3718      	adds	r7, #24
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d914:	b580      	push	{r7, lr}
 800d916:	b08e      	sub	sp, #56	; 0x38
 800d918:	af04      	add	r7, sp, #16
 800d91a:	60f8      	str	r0, [r7, #12]
 800d91c:	60b9      	str	r1, [r7, #8]
 800d91e:	607a      	str	r2, [r7, #4]
 800d920:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d924:	2b00      	cmp	r3, #0
 800d926:	d10a      	bne.n	800d93e <xTaskCreateStatic+0x2a>
	__asm volatile
 800d928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d92c:	f383 8811 	msr	BASEPRI, r3
 800d930:	f3bf 8f6f 	isb	sy
 800d934:	f3bf 8f4f 	dsb	sy
 800d938:	623b      	str	r3, [r7, #32]
}
 800d93a:	bf00      	nop
 800d93c:	e7fe      	b.n	800d93c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d93e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d940:	2b00      	cmp	r3, #0
 800d942:	d10a      	bne.n	800d95a <xTaskCreateStatic+0x46>
	__asm volatile
 800d944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d948:	f383 8811 	msr	BASEPRI, r3
 800d94c:	f3bf 8f6f 	isb	sy
 800d950:	f3bf 8f4f 	dsb	sy
 800d954:	61fb      	str	r3, [r7, #28]
}
 800d956:	bf00      	nop
 800d958:	e7fe      	b.n	800d958 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d95a:	235c      	movs	r3, #92	; 0x5c
 800d95c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d95e:	693b      	ldr	r3, [r7, #16]
 800d960:	2b5c      	cmp	r3, #92	; 0x5c
 800d962:	d00a      	beq.n	800d97a <xTaskCreateStatic+0x66>
	__asm volatile
 800d964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d968:	f383 8811 	msr	BASEPRI, r3
 800d96c:	f3bf 8f6f 	isb	sy
 800d970:	f3bf 8f4f 	dsb	sy
 800d974:	61bb      	str	r3, [r7, #24]
}
 800d976:	bf00      	nop
 800d978:	e7fe      	b.n	800d978 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d97a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d01e      	beq.n	800d9c0 <xTaskCreateStatic+0xac>
 800d982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d984:	2b00      	cmp	r3, #0
 800d986:	d01b      	beq.n	800d9c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d98a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d98c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d98e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d990:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d994:	2202      	movs	r2, #2
 800d996:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d99a:	2300      	movs	r3, #0
 800d99c:	9303      	str	r3, [sp, #12]
 800d99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a0:	9302      	str	r3, [sp, #8]
 800d9a2:	f107 0314 	add.w	r3, r7, #20
 800d9a6:	9301      	str	r3, [sp, #4]
 800d9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9aa:	9300      	str	r3, [sp, #0]
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	687a      	ldr	r2, [r7, #4]
 800d9b0:	68b9      	ldr	r1, [r7, #8]
 800d9b2:	68f8      	ldr	r0, [r7, #12]
 800d9b4:	f000 f850 	bl	800da58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d9b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d9ba:	f000 f8dd 	bl	800db78 <prvAddNewTaskToReadyList>
 800d9be:	e001      	b.n	800d9c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d9c4:	697b      	ldr	r3, [r7, #20]
	}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	3728      	adds	r7, #40	; 0x28
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	bd80      	pop	{r7, pc}

0800d9ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d9ce:	b580      	push	{r7, lr}
 800d9d0:	b08c      	sub	sp, #48	; 0x30
 800d9d2:	af04      	add	r7, sp, #16
 800d9d4:	60f8      	str	r0, [r7, #12]
 800d9d6:	60b9      	str	r1, [r7, #8]
 800d9d8:	603b      	str	r3, [r7, #0]
 800d9da:	4613      	mov	r3, r2
 800d9dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d9de:	88fb      	ldrh	r3, [r7, #6]
 800d9e0:	009b      	lsls	r3, r3, #2
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f001 fd30 	bl	800f448 <pvPortMalloc>
 800d9e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00e      	beq.n	800da0e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d9f0:	205c      	movs	r0, #92	; 0x5c
 800d9f2:	f001 fd29 	bl	800f448 <pvPortMalloc>
 800d9f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d003      	beq.n	800da06 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d9fe:	69fb      	ldr	r3, [r7, #28]
 800da00:	697a      	ldr	r2, [r7, #20]
 800da02:	631a      	str	r2, [r3, #48]	; 0x30
 800da04:	e005      	b.n	800da12 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800da06:	6978      	ldr	r0, [r7, #20]
 800da08:	f001 fdea 	bl	800f5e0 <vPortFree>
 800da0c:	e001      	b.n	800da12 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800da0e:	2300      	movs	r3, #0
 800da10:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800da12:	69fb      	ldr	r3, [r7, #28]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d017      	beq.n	800da48 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800da18:	69fb      	ldr	r3, [r7, #28]
 800da1a:	2200      	movs	r2, #0
 800da1c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800da20:	88fa      	ldrh	r2, [r7, #6]
 800da22:	2300      	movs	r3, #0
 800da24:	9303      	str	r3, [sp, #12]
 800da26:	69fb      	ldr	r3, [r7, #28]
 800da28:	9302      	str	r3, [sp, #8]
 800da2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da2c:	9301      	str	r3, [sp, #4]
 800da2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da30:	9300      	str	r3, [sp, #0]
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	68b9      	ldr	r1, [r7, #8]
 800da36:	68f8      	ldr	r0, [r7, #12]
 800da38:	f000 f80e 	bl	800da58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800da3c:	69f8      	ldr	r0, [r7, #28]
 800da3e:	f000 f89b 	bl	800db78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800da42:	2301      	movs	r3, #1
 800da44:	61bb      	str	r3, [r7, #24]
 800da46:	e002      	b.n	800da4e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800da48:	f04f 33ff 	mov.w	r3, #4294967295
 800da4c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800da4e:	69bb      	ldr	r3, [r7, #24]
	}
 800da50:	4618      	mov	r0, r3
 800da52:	3720      	adds	r7, #32
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}

0800da58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b088      	sub	sp, #32
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	60f8      	str	r0, [r7, #12]
 800da60:	60b9      	str	r1, [r7, #8]
 800da62:	607a      	str	r2, [r7, #4]
 800da64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800da66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da68:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	009b      	lsls	r3, r3, #2
 800da6e:	461a      	mov	r2, r3
 800da70:	21a5      	movs	r1, #165	; 0xa5
 800da72:	f002 fe73 	bl	801075c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800da76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800da80:	3b01      	subs	r3, #1
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	4413      	add	r3, r2
 800da86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800da88:	69bb      	ldr	r3, [r7, #24]
 800da8a:	f023 0307 	bic.w	r3, r3, #7
 800da8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800da90:	69bb      	ldr	r3, [r7, #24]
 800da92:	f003 0307 	and.w	r3, r3, #7
 800da96:	2b00      	cmp	r3, #0
 800da98:	d00a      	beq.n	800dab0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800da9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da9e:	f383 8811 	msr	BASEPRI, r3
 800daa2:	f3bf 8f6f 	isb	sy
 800daa6:	f3bf 8f4f 	dsb	sy
 800daaa:	617b      	str	r3, [r7, #20]
}
 800daac:	bf00      	nop
 800daae:	e7fe      	b.n	800daae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dab0:	68bb      	ldr	r3, [r7, #8]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d01f      	beq.n	800daf6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dab6:	2300      	movs	r3, #0
 800dab8:	61fb      	str	r3, [r7, #28]
 800daba:	e012      	b.n	800dae2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dabc:	68ba      	ldr	r2, [r7, #8]
 800dabe:	69fb      	ldr	r3, [r7, #28]
 800dac0:	4413      	add	r3, r2
 800dac2:	7819      	ldrb	r1, [r3, #0]
 800dac4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	4413      	add	r3, r2
 800daca:	3334      	adds	r3, #52	; 0x34
 800dacc:	460a      	mov	r2, r1
 800dace:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dad0:	68ba      	ldr	r2, [r7, #8]
 800dad2:	69fb      	ldr	r3, [r7, #28]
 800dad4:	4413      	add	r3, r2
 800dad6:	781b      	ldrb	r3, [r3, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d006      	beq.n	800daea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dadc:	69fb      	ldr	r3, [r7, #28]
 800dade:	3301      	adds	r3, #1
 800dae0:	61fb      	str	r3, [r7, #28]
 800dae2:	69fb      	ldr	r3, [r7, #28]
 800dae4:	2b0f      	cmp	r3, #15
 800dae6:	d9e9      	bls.n	800dabc <prvInitialiseNewTask+0x64>
 800dae8:	e000      	b.n	800daec <prvInitialiseNewTask+0x94>
			{
				break;
 800daea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800daec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daee:	2200      	movs	r2, #0
 800daf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800daf4:	e003      	b.n	800dafe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800daf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daf8:	2200      	movs	r2, #0
 800dafa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dafe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db00:	2b37      	cmp	r3, #55	; 0x37
 800db02:	d901      	bls.n	800db08 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800db04:	2337      	movs	r3, #55	; 0x37
 800db06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800db08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800db0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db12:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800db14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db16:	2200      	movs	r2, #0
 800db18:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800db1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db1c:	3304      	adds	r3, #4
 800db1e:	4618      	mov	r0, r3
 800db20:	f7fe fe56 	bl	800c7d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800db24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db26:	3318      	adds	r3, #24
 800db28:	4618      	mov	r0, r3
 800db2a:	f7fe fe51 	bl	800c7d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800db2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800db3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800db3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db42:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800db44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db46:	2200      	movs	r2, #0
 800db48:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800db4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db4c:	2200      	movs	r2, #0
 800db4e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800db52:	683a      	ldr	r2, [r7, #0]
 800db54:	68f9      	ldr	r1, [r7, #12]
 800db56:	69b8      	ldr	r0, [r7, #24]
 800db58:	f001 fa26 	bl	800efa8 <pxPortInitialiseStack>
 800db5c:	4602      	mov	r2, r0
 800db5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800db62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db64:	2b00      	cmp	r3, #0
 800db66:	d002      	beq.n	800db6e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800db68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db6e:	bf00      	nop
 800db70:	3720      	adds	r7, #32
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
	...

0800db78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800db80:	f001 fb40 	bl	800f204 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800db84:	4b2d      	ldr	r3, [pc, #180]	; (800dc3c <prvAddNewTaskToReadyList+0xc4>)
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	3301      	adds	r3, #1
 800db8a:	4a2c      	ldr	r2, [pc, #176]	; (800dc3c <prvAddNewTaskToReadyList+0xc4>)
 800db8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800db8e:	4b2c      	ldr	r3, [pc, #176]	; (800dc40 <prvAddNewTaskToReadyList+0xc8>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d109      	bne.n	800dbaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800db96:	4a2a      	ldr	r2, [pc, #168]	; (800dc40 <prvAddNewTaskToReadyList+0xc8>)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800db9c:	4b27      	ldr	r3, [pc, #156]	; (800dc3c <prvAddNewTaskToReadyList+0xc4>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	2b01      	cmp	r3, #1
 800dba2:	d110      	bne.n	800dbc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800dba4:	f000 fc16 	bl	800e3d4 <prvInitialiseTaskLists>
 800dba8:	e00d      	b.n	800dbc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dbaa:	4b26      	ldr	r3, [pc, #152]	; (800dc44 <prvAddNewTaskToReadyList+0xcc>)
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d109      	bne.n	800dbc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dbb2:	4b23      	ldr	r3, [pc, #140]	; (800dc40 <prvAddNewTaskToReadyList+0xc8>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbbc:	429a      	cmp	r2, r3
 800dbbe:	d802      	bhi.n	800dbc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dbc0:	4a1f      	ldr	r2, [pc, #124]	; (800dc40 <prvAddNewTaskToReadyList+0xc8>)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dbc6:	4b20      	ldr	r3, [pc, #128]	; (800dc48 <prvAddNewTaskToReadyList+0xd0>)
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	3301      	adds	r3, #1
 800dbcc:	4a1e      	ldr	r2, [pc, #120]	; (800dc48 <prvAddNewTaskToReadyList+0xd0>)
 800dbce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dbd0:	4b1d      	ldr	r3, [pc, #116]	; (800dc48 <prvAddNewTaskToReadyList+0xd0>)
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbdc:	4b1b      	ldr	r3, [pc, #108]	; (800dc4c <prvAddNewTaskToReadyList+0xd4>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d903      	bls.n	800dbec <prvAddNewTaskToReadyList+0x74>
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbe8:	4a18      	ldr	r2, [pc, #96]	; (800dc4c <prvAddNewTaskToReadyList+0xd4>)
 800dbea:	6013      	str	r3, [r2, #0]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbf0:	4613      	mov	r3, r2
 800dbf2:	009b      	lsls	r3, r3, #2
 800dbf4:	4413      	add	r3, r2
 800dbf6:	009b      	lsls	r3, r3, #2
 800dbf8:	4a15      	ldr	r2, [pc, #84]	; (800dc50 <prvAddNewTaskToReadyList+0xd8>)
 800dbfa:	441a      	add	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	3304      	adds	r3, #4
 800dc00:	4619      	mov	r1, r3
 800dc02:	4610      	mov	r0, r2
 800dc04:	f7fe fdf1 	bl	800c7ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dc08:	f001 fb2c 	bl	800f264 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dc0c:	4b0d      	ldr	r3, [pc, #52]	; (800dc44 <prvAddNewTaskToReadyList+0xcc>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d00e      	beq.n	800dc32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dc14:	4b0a      	ldr	r3, [pc, #40]	; (800dc40 <prvAddNewTaskToReadyList+0xc8>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d207      	bcs.n	800dc32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dc22:	4b0c      	ldr	r3, [pc, #48]	; (800dc54 <prvAddNewTaskToReadyList+0xdc>)
 800dc24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc28:	601a      	str	r2, [r3, #0]
 800dc2a:	f3bf 8f4f 	dsb	sy
 800dc2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc32:	bf00      	nop
 800dc34:	3708      	adds	r7, #8
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	20001440 	.word	0x20001440
 800dc40:	20000f6c 	.word	0x20000f6c
 800dc44:	2000144c 	.word	0x2000144c
 800dc48:	2000145c 	.word	0x2000145c
 800dc4c:	20001448 	.word	0x20001448
 800dc50:	20000f70 	.word	0x20000f70
 800dc54:	e000ed04 	.word	0xe000ed04

0800dc58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b084      	sub	sp, #16
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dc60:	2300      	movs	r3, #0
 800dc62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d017      	beq.n	800dc9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dc6a:	4b13      	ldr	r3, [pc, #76]	; (800dcb8 <vTaskDelay+0x60>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d00a      	beq.n	800dc88 <vTaskDelay+0x30>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	60bb      	str	r3, [r7, #8]
}
 800dc84:	bf00      	nop
 800dc86:	e7fe      	b.n	800dc86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dc88:	f000 f880 	bl	800dd8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dc8c:	2100      	movs	r1, #0
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f000 fde8 	bl	800e864 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dc94:	f000 f888 	bl	800dda8 <xTaskResumeAll>
 800dc98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d107      	bne.n	800dcb0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800dca0:	4b06      	ldr	r3, [pc, #24]	; (800dcbc <vTaskDelay+0x64>)
 800dca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dca6:	601a      	str	r2, [r3, #0]
 800dca8:	f3bf 8f4f 	dsb	sy
 800dcac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dcb0:	bf00      	nop
 800dcb2:	3710      	adds	r7, #16
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	20001468 	.word	0x20001468
 800dcbc:	e000ed04 	.word	0xe000ed04

0800dcc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b08a      	sub	sp, #40	; 0x28
 800dcc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dcca:	2300      	movs	r3, #0
 800dccc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dcce:	463a      	mov	r2, r7
 800dcd0:	1d39      	adds	r1, r7, #4
 800dcd2:	f107 0308 	add.w	r3, r7, #8
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f7fe fd26 	bl	800c728 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dcdc:	6839      	ldr	r1, [r7, #0]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	68ba      	ldr	r2, [r7, #8]
 800dce2:	9202      	str	r2, [sp, #8]
 800dce4:	9301      	str	r3, [sp, #4]
 800dce6:	2300      	movs	r3, #0
 800dce8:	9300      	str	r3, [sp, #0]
 800dcea:	2300      	movs	r3, #0
 800dcec:	460a      	mov	r2, r1
 800dcee:	4921      	ldr	r1, [pc, #132]	; (800dd74 <vTaskStartScheduler+0xb4>)
 800dcf0:	4821      	ldr	r0, [pc, #132]	; (800dd78 <vTaskStartScheduler+0xb8>)
 800dcf2:	f7ff fe0f 	bl	800d914 <xTaskCreateStatic>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	4a20      	ldr	r2, [pc, #128]	; (800dd7c <vTaskStartScheduler+0xbc>)
 800dcfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dcfc:	4b1f      	ldr	r3, [pc, #124]	; (800dd7c <vTaskStartScheduler+0xbc>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d002      	beq.n	800dd0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800dd04:	2301      	movs	r3, #1
 800dd06:	617b      	str	r3, [r7, #20]
 800dd08:	e001      	b.n	800dd0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d102      	bne.n	800dd1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dd14:	f000 fdfa 	bl	800e90c <xTimerCreateTimerTask>
 800dd18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	2b01      	cmp	r3, #1
 800dd1e:	d116      	bne.n	800dd4e <vTaskStartScheduler+0x8e>
	__asm volatile
 800dd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd24:	f383 8811 	msr	BASEPRI, r3
 800dd28:	f3bf 8f6f 	isb	sy
 800dd2c:	f3bf 8f4f 	dsb	sy
 800dd30:	613b      	str	r3, [r7, #16]
}
 800dd32:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dd34:	4b12      	ldr	r3, [pc, #72]	; (800dd80 <vTaskStartScheduler+0xc0>)
 800dd36:	f04f 32ff 	mov.w	r2, #4294967295
 800dd3a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dd3c:	4b11      	ldr	r3, [pc, #68]	; (800dd84 <vTaskStartScheduler+0xc4>)
 800dd3e:	2201      	movs	r2, #1
 800dd40:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dd42:	4b11      	ldr	r3, [pc, #68]	; (800dd88 <vTaskStartScheduler+0xc8>)
 800dd44:	2200      	movs	r2, #0
 800dd46:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dd48:	f001 f9ba 	bl	800f0c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dd4c:	e00e      	b.n	800dd6c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dd4e:	697b      	ldr	r3, [r7, #20]
 800dd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd54:	d10a      	bne.n	800dd6c <vTaskStartScheduler+0xac>
	__asm volatile
 800dd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5a:	f383 8811 	msr	BASEPRI, r3
 800dd5e:	f3bf 8f6f 	isb	sy
 800dd62:	f3bf 8f4f 	dsb	sy
 800dd66:	60fb      	str	r3, [r7, #12]
}
 800dd68:	bf00      	nop
 800dd6a:	e7fe      	b.n	800dd6a <vTaskStartScheduler+0xaa>
}
 800dd6c:	bf00      	nop
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	08013ccc 	.word	0x08013ccc
 800dd78:	0800e3a5 	.word	0x0800e3a5
 800dd7c:	20001464 	.word	0x20001464
 800dd80:	20001460 	.word	0x20001460
 800dd84:	2000144c 	.word	0x2000144c
 800dd88:	20001444 	.word	0x20001444

0800dd8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dd90:	4b04      	ldr	r3, [pc, #16]	; (800dda4 <vTaskSuspendAll+0x18>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	3301      	adds	r3, #1
 800dd96:	4a03      	ldr	r2, [pc, #12]	; (800dda4 <vTaskSuspendAll+0x18>)
 800dd98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dd9a:	bf00      	nop
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr
 800dda4:	20001468 	.word	0x20001468

0800dda8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b084      	sub	sp, #16
 800ddac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ddb6:	4b42      	ldr	r3, [pc, #264]	; (800dec0 <xTaskResumeAll+0x118>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d10a      	bne.n	800ddd4 <xTaskResumeAll+0x2c>
	__asm volatile
 800ddbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc2:	f383 8811 	msr	BASEPRI, r3
 800ddc6:	f3bf 8f6f 	isb	sy
 800ddca:	f3bf 8f4f 	dsb	sy
 800ddce:	603b      	str	r3, [r7, #0]
}
 800ddd0:	bf00      	nop
 800ddd2:	e7fe      	b.n	800ddd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ddd4:	f001 fa16 	bl	800f204 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ddd8:	4b39      	ldr	r3, [pc, #228]	; (800dec0 <xTaskResumeAll+0x118>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	3b01      	subs	r3, #1
 800ddde:	4a38      	ldr	r2, [pc, #224]	; (800dec0 <xTaskResumeAll+0x118>)
 800dde0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dde2:	4b37      	ldr	r3, [pc, #220]	; (800dec0 <xTaskResumeAll+0x118>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d162      	bne.n	800deb0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ddea:	4b36      	ldr	r3, [pc, #216]	; (800dec4 <xTaskResumeAll+0x11c>)
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d05e      	beq.n	800deb0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ddf2:	e02f      	b.n	800de54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddf4:	4b34      	ldr	r3, [pc, #208]	; (800dec8 <xTaskResumeAll+0x120>)
 800ddf6:	68db      	ldr	r3, [r3, #12]
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	3318      	adds	r3, #24
 800de00:	4618      	mov	r0, r3
 800de02:	f7fe fd4f 	bl	800c8a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	3304      	adds	r3, #4
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7fe fd4a 	bl	800c8a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de14:	4b2d      	ldr	r3, [pc, #180]	; (800decc <xTaskResumeAll+0x124>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	429a      	cmp	r2, r3
 800de1a:	d903      	bls.n	800de24 <xTaskResumeAll+0x7c>
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de20:	4a2a      	ldr	r2, [pc, #168]	; (800decc <xTaskResumeAll+0x124>)
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de28:	4613      	mov	r3, r2
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	4413      	add	r3, r2
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	4a27      	ldr	r2, [pc, #156]	; (800ded0 <xTaskResumeAll+0x128>)
 800de32:	441a      	add	r2, r3
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	3304      	adds	r3, #4
 800de38:	4619      	mov	r1, r3
 800de3a:	4610      	mov	r0, r2
 800de3c:	f7fe fcd5 	bl	800c7ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de44:	4b23      	ldr	r3, [pc, #140]	; (800ded4 <xTaskResumeAll+0x12c>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d302      	bcc.n	800de54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800de4e:	4b22      	ldr	r3, [pc, #136]	; (800ded8 <xTaskResumeAll+0x130>)
 800de50:	2201      	movs	r2, #1
 800de52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800de54:	4b1c      	ldr	r3, [pc, #112]	; (800dec8 <xTaskResumeAll+0x120>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d1cb      	bne.n	800ddf4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d001      	beq.n	800de66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800de62:	f000 fb55 	bl	800e510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800de66:	4b1d      	ldr	r3, [pc, #116]	; (800dedc <xTaskResumeAll+0x134>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d010      	beq.n	800de94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800de72:	f000 f847 	bl	800df04 <xTaskIncrementTick>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800de7c:	4b16      	ldr	r3, [pc, #88]	; (800ded8 <xTaskResumeAll+0x130>)
 800de7e:	2201      	movs	r2, #1
 800de80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	3b01      	subs	r3, #1
 800de86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d1f1      	bne.n	800de72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800de8e:	4b13      	ldr	r3, [pc, #76]	; (800dedc <xTaskResumeAll+0x134>)
 800de90:	2200      	movs	r2, #0
 800de92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800de94:	4b10      	ldr	r3, [pc, #64]	; (800ded8 <xTaskResumeAll+0x130>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d009      	beq.n	800deb0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800de9c:	2301      	movs	r3, #1
 800de9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dea0:	4b0f      	ldr	r3, [pc, #60]	; (800dee0 <xTaskResumeAll+0x138>)
 800dea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dea6:	601a      	str	r2, [r3, #0]
 800dea8:	f3bf 8f4f 	dsb	sy
 800deac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800deb0:	f001 f9d8 	bl	800f264 <vPortExitCritical>

	return xAlreadyYielded;
 800deb4:	68bb      	ldr	r3, [r7, #8]
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3710      	adds	r7, #16
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
 800debe:	bf00      	nop
 800dec0:	20001468 	.word	0x20001468
 800dec4:	20001440 	.word	0x20001440
 800dec8:	20001400 	.word	0x20001400
 800decc:	20001448 	.word	0x20001448
 800ded0:	20000f70 	.word	0x20000f70
 800ded4:	20000f6c 	.word	0x20000f6c
 800ded8:	20001454 	.word	0x20001454
 800dedc:	20001450 	.word	0x20001450
 800dee0:	e000ed04 	.word	0xe000ed04

0800dee4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dee4:	b480      	push	{r7}
 800dee6:	b083      	sub	sp, #12
 800dee8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800deea:	4b05      	ldr	r3, [pc, #20]	; (800df00 <xTaskGetTickCount+0x1c>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800def0:	687b      	ldr	r3, [r7, #4]
}
 800def2:	4618      	mov	r0, r3
 800def4:	370c      	adds	r7, #12
 800def6:	46bd      	mov	sp, r7
 800def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defc:	4770      	bx	lr
 800defe:	bf00      	nop
 800df00:	20001444 	.word	0x20001444

0800df04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b086      	sub	sp, #24
 800df08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800df0a:	2300      	movs	r3, #0
 800df0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800df0e:	4b4f      	ldr	r3, [pc, #316]	; (800e04c <xTaskIncrementTick+0x148>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	2b00      	cmp	r3, #0
 800df14:	f040 808f 	bne.w	800e036 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800df18:	4b4d      	ldr	r3, [pc, #308]	; (800e050 <xTaskIncrementTick+0x14c>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	3301      	adds	r3, #1
 800df1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800df20:	4a4b      	ldr	r2, [pc, #300]	; (800e050 <xTaskIncrementTick+0x14c>)
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d120      	bne.n	800df6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800df2c:	4b49      	ldr	r3, [pc, #292]	; (800e054 <xTaskIncrementTick+0x150>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d00a      	beq.n	800df4c <xTaskIncrementTick+0x48>
	__asm volatile
 800df36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df3a:	f383 8811 	msr	BASEPRI, r3
 800df3e:	f3bf 8f6f 	isb	sy
 800df42:	f3bf 8f4f 	dsb	sy
 800df46:	603b      	str	r3, [r7, #0]
}
 800df48:	bf00      	nop
 800df4a:	e7fe      	b.n	800df4a <xTaskIncrementTick+0x46>
 800df4c:	4b41      	ldr	r3, [pc, #260]	; (800e054 <xTaskIncrementTick+0x150>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	60fb      	str	r3, [r7, #12]
 800df52:	4b41      	ldr	r3, [pc, #260]	; (800e058 <xTaskIncrementTick+0x154>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4a3f      	ldr	r2, [pc, #252]	; (800e054 <xTaskIncrementTick+0x150>)
 800df58:	6013      	str	r3, [r2, #0]
 800df5a:	4a3f      	ldr	r2, [pc, #252]	; (800e058 <xTaskIncrementTick+0x154>)
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	6013      	str	r3, [r2, #0]
 800df60:	4b3e      	ldr	r3, [pc, #248]	; (800e05c <xTaskIncrementTick+0x158>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	3301      	adds	r3, #1
 800df66:	4a3d      	ldr	r2, [pc, #244]	; (800e05c <xTaskIncrementTick+0x158>)
 800df68:	6013      	str	r3, [r2, #0]
 800df6a:	f000 fad1 	bl	800e510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800df6e:	4b3c      	ldr	r3, [pc, #240]	; (800e060 <xTaskIncrementTick+0x15c>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	693a      	ldr	r2, [r7, #16]
 800df74:	429a      	cmp	r2, r3
 800df76:	d349      	bcc.n	800e00c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df78:	4b36      	ldr	r3, [pc, #216]	; (800e054 <xTaskIncrementTick+0x150>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d104      	bne.n	800df8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df82:	4b37      	ldr	r3, [pc, #220]	; (800e060 <xTaskIncrementTick+0x15c>)
 800df84:	f04f 32ff 	mov.w	r2, #4294967295
 800df88:	601a      	str	r2, [r3, #0]
					break;
 800df8a:	e03f      	b.n	800e00c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df8c:	4b31      	ldr	r3, [pc, #196]	; (800e054 <xTaskIncrementTick+0x150>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	68db      	ldr	r3, [r3, #12]
 800df94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800df96:	68bb      	ldr	r3, [r7, #8]
 800df98:	685b      	ldr	r3, [r3, #4]
 800df9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800df9c:	693a      	ldr	r2, [r7, #16]
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d203      	bcs.n	800dfac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dfa4:	4a2e      	ldr	r2, [pc, #184]	; (800e060 <xTaskIncrementTick+0x15c>)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dfaa:	e02f      	b.n	800e00c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	3304      	adds	r3, #4
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	f7fe fc77 	bl	800c8a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d004      	beq.n	800dfc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dfbe:	68bb      	ldr	r3, [r7, #8]
 800dfc0:	3318      	adds	r3, #24
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	f7fe fc6e 	bl	800c8a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfcc:	4b25      	ldr	r3, [pc, #148]	; (800e064 <xTaskIncrementTick+0x160>)
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d903      	bls.n	800dfdc <xTaskIncrementTick+0xd8>
 800dfd4:	68bb      	ldr	r3, [r7, #8]
 800dfd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd8:	4a22      	ldr	r2, [pc, #136]	; (800e064 <xTaskIncrementTick+0x160>)
 800dfda:	6013      	str	r3, [r2, #0]
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfe0:	4613      	mov	r3, r2
 800dfe2:	009b      	lsls	r3, r3, #2
 800dfe4:	4413      	add	r3, r2
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	4a1f      	ldr	r2, [pc, #124]	; (800e068 <xTaskIncrementTick+0x164>)
 800dfea:	441a      	add	r2, r3
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	3304      	adds	r3, #4
 800dff0:	4619      	mov	r1, r3
 800dff2:	4610      	mov	r0, r2
 800dff4:	f7fe fbf9 	bl	800c7ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dffc:	4b1b      	ldr	r3, [pc, #108]	; (800e06c <xTaskIncrementTick+0x168>)
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e002:	429a      	cmp	r2, r3
 800e004:	d3b8      	bcc.n	800df78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e006:	2301      	movs	r3, #1
 800e008:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e00a:	e7b5      	b.n	800df78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e00c:	4b17      	ldr	r3, [pc, #92]	; (800e06c <xTaskIncrementTick+0x168>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e012:	4915      	ldr	r1, [pc, #84]	; (800e068 <xTaskIncrementTick+0x164>)
 800e014:	4613      	mov	r3, r2
 800e016:	009b      	lsls	r3, r3, #2
 800e018:	4413      	add	r3, r2
 800e01a:	009b      	lsls	r3, r3, #2
 800e01c:	440b      	add	r3, r1
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	2b01      	cmp	r3, #1
 800e022:	d901      	bls.n	800e028 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e024:	2301      	movs	r3, #1
 800e026:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e028:	4b11      	ldr	r3, [pc, #68]	; (800e070 <xTaskIncrementTick+0x16c>)
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d007      	beq.n	800e040 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e030:	2301      	movs	r3, #1
 800e032:	617b      	str	r3, [r7, #20]
 800e034:	e004      	b.n	800e040 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e036:	4b0f      	ldr	r3, [pc, #60]	; (800e074 <xTaskIncrementTick+0x170>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	3301      	adds	r3, #1
 800e03c:	4a0d      	ldr	r2, [pc, #52]	; (800e074 <xTaskIncrementTick+0x170>)
 800e03e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e040:	697b      	ldr	r3, [r7, #20]
}
 800e042:	4618      	mov	r0, r3
 800e044:	3718      	adds	r7, #24
 800e046:	46bd      	mov	sp, r7
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	bf00      	nop
 800e04c:	20001468 	.word	0x20001468
 800e050:	20001444 	.word	0x20001444
 800e054:	200013f8 	.word	0x200013f8
 800e058:	200013fc 	.word	0x200013fc
 800e05c:	20001458 	.word	0x20001458
 800e060:	20001460 	.word	0x20001460
 800e064:	20001448 	.word	0x20001448
 800e068:	20000f70 	.word	0x20000f70
 800e06c:	20000f6c 	.word	0x20000f6c
 800e070:	20001454 	.word	0x20001454
 800e074:	20001450 	.word	0x20001450

0800e078 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e078:	b480      	push	{r7}
 800e07a:	b085      	sub	sp, #20
 800e07c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e07e:	4b28      	ldr	r3, [pc, #160]	; (800e120 <vTaskSwitchContext+0xa8>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d003      	beq.n	800e08e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e086:	4b27      	ldr	r3, [pc, #156]	; (800e124 <vTaskSwitchContext+0xac>)
 800e088:	2201      	movs	r2, #1
 800e08a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e08c:	e041      	b.n	800e112 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800e08e:	4b25      	ldr	r3, [pc, #148]	; (800e124 <vTaskSwitchContext+0xac>)
 800e090:	2200      	movs	r2, #0
 800e092:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e094:	4b24      	ldr	r3, [pc, #144]	; (800e128 <vTaskSwitchContext+0xb0>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	60fb      	str	r3, [r7, #12]
 800e09a:	e010      	b.n	800e0be <vTaskSwitchContext+0x46>
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d10a      	bne.n	800e0b8 <vTaskSwitchContext+0x40>
	__asm volatile
 800e0a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0a6:	f383 8811 	msr	BASEPRI, r3
 800e0aa:	f3bf 8f6f 	isb	sy
 800e0ae:	f3bf 8f4f 	dsb	sy
 800e0b2:	607b      	str	r3, [r7, #4]
}
 800e0b4:	bf00      	nop
 800e0b6:	e7fe      	b.n	800e0b6 <vTaskSwitchContext+0x3e>
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	3b01      	subs	r3, #1
 800e0bc:	60fb      	str	r3, [r7, #12]
 800e0be:	491b      	ldr	r1, [pc, #108]	; (800e12c <vTaskSwitchContext+0xb4>)
 800e0c0:	68fa      	ldr	r2, [r7, #12]
 800e0c2:	4613      	mov	r3, r2
 800e0c4:	009b      	lsls	r3, r3, #2
 800e0c6:	4413      	add	r3, r2
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	440b      	add	r3, r1
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d0e4      	beq.n	800e09c <vTaskSwitchContext+0x24>
 800e0d2:	68fa      	ldr	r2, [r7, #12]
 800e0d4:	4613      	mov	r3, r2
 800e0d6:	009b      	lsls	r3, r3, #2
 800e0d8:	4413      	add	r3, r2
 800e0da:	009b      	lsls	r3, r3, #2
 800e0dc:	4a13      	ldr	r2, [pc, #76]	; (800e12c <vTaskSwitchContext+0xb4>)
 800e0de:	4413      	add	r3, r2
 800e0e0:	60bb      	str	r3, [r7, #8]
 800e0e2:	68bb      	ldr	r3, [r7, #8]
 800e0e4:	685b      	ldr	r3, [r3, #4]
 800e0e6:	685a      	ldr	r2, [r3, #4]
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	605a      	str	r2, [r3, #4]
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	685a      	ldr	r2, [r3, #4]
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	3308      	adds	r3, #8
 800e0f4:	429a      	cmp	r2, r3
 800e0f6:	d104      	bne.n	800e102 <vTaskSwitchContext+0x8a>
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	685a      	ldr	r2, [r3, #4]
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	605a      	str	r2, [r3, #4]
 800e102:	68bb      	ldr	r3, [r7, #8]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	68db      	ldr	r3, [r3, #12]
 800e108:	4a09      	ldr	r2, [pc, #36]	; (800e130 <vTaskSwitchContext+0xb8>)
 800e10a:	6013      	str	r3, [r2, #0]
 800e10c:	4a06      	ldr	r2, [pc, #24]	; (800e128 <vTaskSwitchContext+0xb0>)
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	6013      	str	r3, [r2, #0]
}
 800e112:	bf00      	nop
 800e114:	3714      	adds	r7, #20
 800e116:	46bd      	mov	sp, r7
 800e118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11c:	4770      	bx	lr
 800e11e:	bf00      	nop
 800e120:	20001468 	.word	0x20001468
 800e124:	20001454 	.word	0x20001454
 800e128:	20001448 	.word	0x20001448
 800e12c:	20000f70 	.word	0x20000f70
 800e130:	20000f6c 	.word	0x20000f6c

0800e134 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d10a      	bne.n	800e15a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e148:	f383 8811 	msr	BASEPRI, r3
 800e14c:	f3bf 8f6f 	isb	sy
 800e150:	f3bf 8f4f 	dsb	sy
 800e154:	60fb      	str	r3, [r7, #12]
}
 800e156:	bf00      	nop
 800e158:	e7fe      	b.n	800e158 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e15a:	4b07      	ldr	r3, [pc, #28]	; (800e178 <vTaskPlaceOnEventList+0x44>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	3318      	adds	r3, #24
 800e160:	4619      	mov	r1, r3
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7fe fb65 	bl	800c832 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e168:	2101      	movs	r1, #1
 800e16a:	6838      	ldr	r0, [r7, #0]
 800e16c:	f000 fb7a 	bl	800e864 <prvAddCurrentTaskToDelayedList>
}
 800e170:	bf00      	nop
 800e172:	3710      	adds	r7, #16
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}
 800e178:	20000f6c 	.word	0x20000f6c

0800e17c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b086      	sub	sp, #24
 800e180:	af00      	add	r7, sp, #0
 800e182:	60f8      	str	r0, [r7, #12]
 800e184:	60b9      	str	r1, [r7, #8]
 800e186:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d10a      	bne.n	800e1a4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e192:	f383 8811 	msr	BASEPRI, r3
 800e196:	f3bf 8f6f 	isb	sy
 800e19a:	f3bf 8f4f 	dsb	sy
 800e19e:	617b      	str	r3, [r7, #20]
}
 800e1a0:	bf00      	nop
 800e1a2:	e7fe      	b.n	800e1a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e1a4:	4b0a      	ldr	r3, [pc, #40]	; (800e1d0 <vTaskPlaceOnEventListRestricted+0x54>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	3318      	adds	r3, #24
 800e1aa:	4619      	mov	r1, r3
 800e1ac:	68f8      	ldr	r0, [r7, #12]
 800e1ae:	f7fe fb1c 	bl	800c7ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d002      	beq.n	800e1be <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e1bc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e1be:	6879      	ldr	r1, [r7, #4]
 800e1c0:	68b8      	ldr	r0, [r7, #8]
 800e1c2:	f000 fb4f 	bl	800e864 <prvAddCurrentTaskToDelayedList>
	}
 800e1c6:	bf00      	nop
 800e1c8:	3718      	adds	r7, #24
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
 800e1ce:	bf00      	nop
 800e1d0:	20000f6c 	.word	0x20000f6c

0800e1d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b086      	sub	sp, #24
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	68db      	ldr	r3, [r3, #12]
 800e1e0:	68db      	ldr	r3, [r3, #12]
 800e1e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d10a      	bne.n	800e200 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1ee:	f383 8811 	msr	BASEPRI, r3
 800e1f2:	f3bf 8f6f 	isb	sy
 800e1f6:	f3bf 8f4f 	dsb	sy
 800e1fa:	60fb      	str	r3, [r7, #12]
}
 800e1fc:	bf00      	nop
 800e1fe:	e7fe      	b.n	800e1fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	3318      	adds	r3, #24
 800e204:	4618      	mov	r0, r3
 800e206:	f7fe fb4d 	bl	800c8a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e20a:	4b1e      	ldr	r3, [pc, #120]	; (800e284 <xTaskRemoveFromEventList+0xb0>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d11d      	bne.n	800e24e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	3304      	adds	r3, #4
 800e216:	4618      	mov	r0, r3
 800e218:	f7fe fb44 	bl	800c8a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e220:	4b19      	ldr	r3, [pc, #100]	; (800e288 <xTaskRemoveFromEventList+0xb4>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	429a      	cmp	r2, r3
 800e226:	d903      	bls.n	800e230 <xTaskRemoveFromEventList+0x5c>
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e22c:	4a16      	ldr	r2, [pc, #88]	; (800e288 <xTaskRemoveFromEventList+0xb4>)
 800e22e:	6013      	str	r3, [r2, #0]
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e234:	4613      	mov	r3, r2
 800e236:	009b      	lsls	r3, r3, #2
 800e238:	4413      	add	r3, r2
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4a13      	ldr	r2, [pc, #76]	; (800e28c <xTaskRemoveFromEventList+0xb8>)
 800e23e:	441a      	add	r2, r3
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	3304      	adds	r3, #4
 800e244:	4619      	mov	r1, r3
 800e246:	4610      	mov	r0, r2
 800e248:	f7fe facf 	bl	800c7ea <vListInsertEnd>
 800e24c:	e005      	b.n	800e25a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	3318      	adds	r3, #24
 800e252:	4619      	mov	r1, r3
 800e254:	480e      	ldr	r0, [pc, #56]	; (800e290 <xTaskRemoveFromEventList+0xbc>)
 800e256:	f7fe fac8 	bl	800c7ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e25a:	693b      	ldr	r3, [r7, #16]
 800e25c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e25e:	4b0d      	ldr	r3, [pc, #52]	; (800e294 <xTaskRemoveFromEventList+0xc0>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e264:	429a      	cmp	r2, r3
 800e266:	d905      	bls.n	800e274 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e268:	2301      	movs	r3, #1
 800e26a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e26c:	4b0a      	ldr	r3, [pc, #40]	; (800e298 <xTaskRemoveFromEventList+0xc4>)
 800e26e:	2201      	movs	r2, #1
 800e270:	601a      	str	r2, [r3, #0]
 800e272:	e001      	b.n	800e278 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e274:	2300      	movs	r3, #0
 800e276:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e278:	697b      	ldr	r3, [r7, #20]
}
 800e27a:	4618      	mov	r0, r3
 800e27c:	3718      	adds	r7, #24
 800e27e:	46bd      	mov	sp, r7
 800e280:	bd80      	pop	{r7, pc}
 800e282:	bf00      	nop
 800e284:	20001468 	.word	0x20001468
 800e288:	20001448 	.word	0x20001448
 800e28c:	20000f70 	.word	0x20000f70
 800e290:	20001400 	.word	0x20001400
 800e294:	20000f6c 	.word	0x20000f6c
 800e298:	20001454 	.word	0x20001454

0800e29c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e29c:	b480      	push	{r7}
 800e29e:	b083      	sub	sp, #12
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e2a4:	4b06      	ldr	r3, [pc, #24]	; (800e2c0 <vTaskInternalSetTimeOutState+0x24>)
 800e2a6:	681a      	ldr	r2, [r3, #0]
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e2ac:	4b05      	ldr	r3, [pc, #20]	; (800e2c4 <vTaskInternalSetTimeOutState+0x28>)
 800e2ae:	681a      	ldr	r2, [r3, #0]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	605a      	str	r2, [r3, #4]
}
 800e2b4:	bf00      	nop
 800e2b6:	370c      	adds	r7, #12
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr
 800e2c0:	20001458 	.word	0x20001458
 800e2c4:	20001444 	.word	0x20001444

0800e2c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b088      	sub	sp, #32
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
 800e2d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d10a      	bne.n	800e2ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2dc:	f383 8811 	msr	BASEPRI, r3
 800e2e0:	f3bf 8f6f 	isb	sy
 800e2e4:	f3bf 8f4f 	dsb	sy
 800e2e8:	613b      	str	r3, [r7, #16]
}
 800e2ea:	bf00      	nop
 800e2ec:	e7fe      	b.n	800e2ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d10a      	bne.n	800e30a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2f8:	f383 8811 	msr	BASEPRI, r3
 800e2fc:	f3bf 8f6f 	isb	sy
 800e300:	f3bf 8f4f 	dsb	sy
 800e304:	60fb      	str	r3, [r7, #12]
}
 800e306:	bf00      	nop
 800e308:	e7fe      	b.n	800e308 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e30a:	f000 ff7b 	bl	800f204 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e30e:	4b1d      	ldr	r3, [pc, #116]	; (800e384 <xTaskCheckForTimeOut+0xbc>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	69ba      	ldr	r2, [r7, #24]
 800e31a:	1ad3      	subs	r3, r2, r3
 800e31c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e31e:	683b      	ldr	r3, [r7, #0]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e326:	d102      	bne.n	800e32e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e328:	2300      	movs	r3, #0
 800e32a:	61fb      	str	r3, [r7, #28]
 800e32c:	e023      	b.n	800e376 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681a      	ldr	r2, [r3, #0]
 800e332:	4b15      	ldr	r3, [pc, #84]	; (800e388 <xTaskCheckForTimeOut+0xc0>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	429a      	cmp	r2, r3
 800e338:	d007      	beq.n	800e34a <xTaskCheckForTimeOut+0x82>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	685b      	ldr	r3, [r3, #4]
 800e33e:	69ba      	ldr	r2, [r7, #24]
 800e340:	429a      	cmp	r2, r3
 800e342:	d302      	bcc.n	800e34a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e344:	2301      	movs	r3, #1
 800e346:	61fb      	str	r3, [r7, #28]
 800e348:	e015      	b.n	800e376 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	697a      	ldr	r2, [r7, #20]
 800e350:	429a      	cmp	r2, r3
 800e352:	d20b      	bcs.n	800e36c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	681a      	ldr	r2, [r3, #0]
 800e358:	697b      	ldr	r3, [r7, #20]
 800e35a:	1ad2      	subs	r2, r2, r3
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f7ff ff9b 	bl	800e29c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e366:	2300      	movs	r3, #0
 800e368:	61fb      	str	r3, [r7, #28]
 800e36a:	e004      	b.n	800e376 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	2200      	movs	r2, #0
 800e370:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e372:	2301      	movs	r3, #1
 800e374:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e376:	f000 ff75 	bl	800f264 <vPortExitCritical>

	return xReturn;
 800e37a:	69fb      	ldr	r3, [r7, #28]
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3720      	adds	r7, #32
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}
 800e384:	20001444 	.word	0x20001444
 800e388:	20001458 	.word	0x20001458

0800e38c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e38c:	b480      	push	{r7}
 800e38e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e390:	4b03      	ldr	r3, [pc, #12]	; (800e3a0 <vTaskMissedYield+0x14>)
 800e392:	2201      	movs	r2, #1
 800e394:	601a      	str	r2, [r3, #0]
}
 800e396:	bf00      	nop
 800e398:	46bd      	mov	sp, r7
 800e39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39e:	4770      	bx	lr
 800e3a0:	20001454 	.word	0x20001454

0800e3a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b082      	sub	sp, #8
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e3ac:	f000 f852 	bl	800e454 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e3b0:	4b06      	ldr	r3, [pc, #24]	; (800e3cc <prvIdleTask+0x28>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	2b01      	cmp	r3, #1
 800e3b6:	d9f9      	bls.n	800e3ac <prvIdleTask+0x8>
			{
				taskYIELD();
 800e3b8:	4b05      	ldr	r3, [pc, #20]	; (800e3d0 <prvIdleTask+0x2c>)
 800e3ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3be:	601a      	str	r2, [r3, #0]
 800e3c0:	f3bf 8f4f 	dsb	sy
 800e3c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e3c8:	e7f0      	b.n	800e3ac <prvIdleTask+0x8>
 800e3ca:	bf00      	nop
 800e3cc:	20000f70 	.word	0x20000f70
 800e3d0:	e000ed04 	.word	0xe000ed04

0800e3d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b082      	sub	sp, #8
 800e3d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3da:	2300      	movs	r3, #0
 800e3dc:	607b      	str	r3, [r7, #4]
 800e3de:	e00c      	b.n	800e3fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e3e0:	687a      	ldr	r2, [r7, #4]
 800e3e2:	4613      	mov	r3, r2
 800e3e4:	009b      	lsls	r3, r3, #2
 800e3e6:	4413      	add	r3, r2
 800e3e8:	009b      	lsls	r3, r3, #2
 800e3ea:	4a12      	ldr	r2, [pc, #72]	; (800e434 <prvInitialiseTaskLists+0x60>)
 800e3ec:	4413      	add	r3, r2
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	f7fe f9ce 	bl	800c790 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	3301      	adds	r3, #1
 800e3f8:	607b      	str	r3, [r7, #4]
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	2b37      	cmp	r3, #55	; 0x37
 800e3fe:	d9ef      	bls.n	800e3e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e400:	480d      	ldr	r0, [pc, #52]	; (800e438 <prvInitialiseTaskLists+0x64>)
 800e402:	f7fe f9c5 	bl	800c790 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e406:	480d      	ldr	r0, [pc, #52]	; (800e43c <prvInitialiseTaskLists+0x68>)
 800e408:	f7fe f9c2 	bl	800c790 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e40c:	480c      	ldr	r0, [pc, #48]	; (800e440 <prvInitialiseTaskLists+0x6c>)
 800e40e:	f7fe f9bf 	bl	800c790 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e412:	480c      	ldr	r0, [pc, #48]	; (800e444 <prvInitialiseTaskLists+0x70>)
 800e414:	f7fe f9bc 	bl	800c790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e418:	480b      	ldr	r0, [pc, #44]	; (800e448 <prvInitialiseTaskLists+0x74>)
 800e41a:	f7fe f9b9 	bl	800c790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e41e:	4b0b      	ldr	r3, [pc, #44]	; (800e44c <prvInitialiseTaskLists+0x78>)
 800e420:	4a05      	ldr	r2, [pc, #20]	; (800e438 <prvInitialiseTaskLists+0x64>)
 800e422:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e424:	4b0a      	ldr	r3, [pc, #40]	; (800e450 <prvInitialiseTaskLists+0x7c>)
 800e426:	4a05      	ldr	r2, [pc, #20]	; (800e43c <prvInitialiseTaskLists+0x68>)
 800e428:	601a      	str	r2, [r3, #0]
}
 800e42a:	bf00      	nop
 800e42c:	3708      	adds	r7, #8
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
 800e432:	bf00      	nop
 800e434:	20000f70 	.word	0x20000f70
 800e438:	200013d0 	.word	0x200013d0
 800e43c:	200013e4 	.word	0x200013e4
 800e440:	20001400 	.word	0x20001400
 800e444:	20001414 	.word	0x20001414
 800e448:	2000142c 	.word	0x2000142c
 800e44c:	200013f8 	.word	0x200013f8
 800e450:	200013fc 	.word	0x200013fc

0800e454 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b082      	sub	sp, #8
 800e458:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e45a:	e019      	b.n	800e490 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e45c:	f000 fed2 	bl	800f204 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e460:	4b10      	ldr	r3, [pc, #64]	; (800e4a4 <prvCheckTasksWaitingTermination+0x50>)
 800e462:	68db      	ldr	r3, [r3, #12]
 800e464:	68db      	ldr	r3, [r3, #12]
 800e466:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	3304      	adds	r3, #4
 800e46c:	4618      	mov	r0, r3
 800e46e:	f7fe fa19 	bl	800c8a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e472:	4b0d      	ldr	r3, [pc, #52]	; (800e4a8 <prvCheckTasksWaitingTermination+0x54>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	3b01      	subs	r3, #1
 800e478:	4a0b      	ldr	r2, [pc, #44]	; (800e4a8 <prvCheckTasksWaitingTermination+0x54>)
 800e47a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e47c:	4b0b      	ldr	r3, [pc, #44]	; (800e4ac <prvCheckTasksWaitingTermination+0x58>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	3b01      	subs	r3, #1
 800e482:	4a0a      	ldr	r2, [pc, #40]	; (800e4ac <prvCheckTasksWaitingTermination+0x58>)
 800e484:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e486:	f000 feed 	bl	800f264 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	f000 f810 	bl	800e4b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e490:	4b06      	ldr	r3, [pc, #24]	; (800e4ac <prvCheckTasksWaitingTermination+0x58>)
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d1e1      	bne.n	800e45c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e498:	bf00      	nop
 800e49a:	bf00      	nop
 800e49c:	3708      	adds	r7, #8
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
 800e4a2:	bf00      	nop
 800e4a4:	20001414 	.word	0x20001414
 800e4a8:	20001440 	.word	0x20001440
 800e4ac:	20001428 	.word	0x20001428

0800e4b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d108      	bne.n	800e4d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	f001 f88a 	bl	800f5e0 <vPortFree>
				vPortFree( pxTCB );
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f001 f887 	bl	800f5e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e4d2:	e018      	b.n	800e506 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e4da:	2b01      	cmp	r3, #1
 800e4dc:	d103      	bne.n	800e4e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e4de:	6878      	ldr	r0, [r7, #4]
 800e4e0:	f001 f87e 	bl	800f5e0 <vPortFree>
	}
 800e4e4:	e00f      	b.n	800e506 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e4ec:	2b02      	cmp	r3, #2
 800e4ee:	d00a      	beq.n	800e506 <prvDeleteTCB+0x56>
	__asm volatile
 800e4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4f4:	f383 8811 	msr	BASEPRI, r3
 800e4f8:	f3bf 8f6f 	isb	sy
 800e4fc:	f3bf 8f4f 	dsb	sy
 800e500:	60fb      	str	r3, [r7, #12]
}
 800e502:	bf00      	nop
 800e504:	e7fe      	b.n	800e504 <prvDeleteTCB+0x54>
	}
 800e506:	bf00      	nop
 800e508:	3710      	adds	r7, #16
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}
	...

0800e510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e510:	b480      	push	{r7}
 800e512:	b083      	sub	sp, #12
 800e514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e516:	4b0c      	ldr	r3, [pc, #48]	; (800e548 <prvResetNextTaskUnblockTime+0x38>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d104      	bne.n	800e52a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e520:	4b0a      	ldr	r3, [pc, #40]	; (800e54c <prvResetNextTaskUnblockTime+0x3c>)
 800e522:	f04f 32ff 	mov.w	r2, #4294967295
 800e526:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e528:	e008      	b.n	800e53c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e52a:	4b07      	ldr	r3, [pc, #28]	; (800e548 <prvResetNextTaskUnblockTime+0x38>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	68db      	ldr	r3, [r3, #12]
 800e530:	68db      	ldr	r3, [r3, #12]
 800e532:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	685b      	ldr	r3, [r3, #4]
 800e538:	4a04      	ldr	r2, [pc, #16]	; (800e54c <prvResetNextTaskUnblockTime+0x3c>)
 800e53a:	6013      	str	r3, [r2, #0]
}
 800e53c:	bf00      	nop
 800e53e:	370c      	adds	r7, #12
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr
 800e548:	200013f8 	.word	0x200013f8
 800e54c:	20001460 	.word	0x20001460

0800e550 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e550:	b480      	push	{r7}
 800e552:	b083      	sub	sp, #12
 800e554:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e556:	4b0b      	ldr	r3, [pc, #44]	; (800e584 <xTaskGetSchedulerState+0x34>)
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d102      	bne.n	800e564 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e55e:	2301      	movs	r3, #1
 800e560:	607b      	str	r3, [r7, #4]
 800e562:	e008      	b.n	800e576 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e564:	4b08      	ldr	r3, [pc, #32]	; (800e588 <xTaskGetSchedulerState+0x38>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d102      	bne.n	800e572 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e56c:	2302      	movs	r3, #2
 800e56e:	607b      	str	r3, [r7, #4]
 800e570:	e001      	b.n	800e576 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e572:	2300      	movs	r3, #0
 800e574:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e576:	687b      	ldr	r3, [r7, #4]
	}
 800e578:	4618      	mov	r0, r3
 800e57a:	370c      	adds	r7, #12
 800e57c:	46bd      	mov	sp, r7
 800e57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e582:	4770      	bx	lr
 800e584:	2000144c 	.word	0x2000144c
 800e588:	20001468 	.word	0x20001468

0800e58c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b084      	sub	sp, #16
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e598:	2300      	movs	r3, #0
 800e59a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d051      	beq.n	800e646 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e5a2:	68bb      	ldr	r3, [r7, #8]
 800e5a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5a6:	4b2a      	ldr	r3, [pc, #168]	; (800e650 <xTaskPriorityInherit+0xc4>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5ac:	429a      	cmp	r2, r3
 800e5ae:	d241      	bcs.n	800e634 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	699b      	ldr	r3, [r3, #24]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	db06      	blt.n	800e5c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e5b8:	4b25      	ldr	r3, [pc, #148]	; (800e650 <xTaskPriorityInherit+0xc4>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e5c2:	68bb      	ldr	r3, [r7, #8]
 800e5c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e5c6:	68bb      	ldr	r3, [r7, #8]
 800e5c8:	6959      	ldr	r1, [r3, #20]
 800e5ca:	68bb      	ldr	r3, [r7, #8]
 800e5cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5ce:	4613      	mov	r3, r2
 800e5d0:	009b      	lsls	r3, r3, #2
 800e5d2:	4413      	add	r3, r2
 800e5d4:	009b      	lsls	r3, r3, #2
 800e5d6:	4a1f      	ldr	r2, [pc, #124]	; (800e654 <xTaskPriorityInherit+0xc8>)
 800e5d8:	4413      	add	r3, r2
 800e5da:	4299      	cmp	r1, r3
 800e5dc:	d122      	bne.n	800e624 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	3304      	adds	r3, #4
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f7fe f95e 	bl	800c8a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e5e8:	4b19      	ldr	r3, [pc, #100]	; (800e650 <xTaskPriorityInherit+0xc4>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5f6:	4b18      	ldr	r3, [pc, #96]	; (800e658 <xTaskPriorityInherit+0xcc>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	d903      	bls.n	800e606 <xTaskPriorityInherit+0x7a>
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e602:	4a15      	ldr	r2, [pc, #84]	; (800e658 <xTaskPriorityInherit+0xcc>)
 800e604:	6013      	str	r3, [r2, #0]
 800e606:	68bb      	ldr	r3, [r7, #8]
 800e608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e60a:	4613      	mov	r3, r2
 800e60c:	009b      	lsls	r3, r3, #2
 800e60e:	4413      	add	r3, r2
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	4a10      	ldr	r2, [pc, #64]	; (800e654 <xTaskPriorityInherit+0xc8>)
 800e614:	441a      	add	r2, r3
 800e616:	68bb      	ldr	r3, [r7, #8]
 800e618:	3304      	adds	r3, #4
 800e61a:	4619      	mov	r1, r3
 800e61c:	4610      	mov	r0, r2
 800e61e:	f7fe f8e4 	bl	800c7ea <vListInsertEnd>
 800e622:	e004      	b.n	800e62e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e624:	4b0a      	ldr	r3, [pc, #40]	; (800e650 <xTaskPriorityInherit+0xc4>)
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e62e:	2301      	movs	r3, #1
 800e630:	60fb      	str	r3, [r7, #12]
 800e632:	e008      	b.n	800e646 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e638:	4b05      	ldr	r3, [pc, #20]	; (800e650 <xTaskPriorityInherit+0xc4>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e63e:	429a      	cmp	r2, r3
 800e640:	d201      	bcs.n	800e646 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e642:	2301      	movs	r3, #1
 800e644:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e646:	68fb      	ldr	r3, [r7, #12]
	}
 800e648:	4618      	mov	r0, r3
 800e64a:	3710      	adds	r7, #16
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}
 800e650:	20000f6c 	.word	0x20000f6c
 800e654:	20000f70 	.word	0x20000f70
 800e658:	20001448 	.word	0x20001448

0800e65c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b086      	sub	sp, #24
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e668:	2300      	movs	r3, #0
 800e66a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d056      	beq.n	800e720 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e672:	4b2e      	ldr	r3, [pc, #184]	; (800e72c <xTaskPriorityDisinherit+0xd0>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	693a      	ldr	r2, [r7, #16]
 800e678:	429a      	cmp	r2, r3
 800e67a:	d00a      	beq.n	800e692 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e680:	f383 8811 	msr	BASEPRI, r3
 800e684:	f3bf 8f6f 	isb	sy
 800e688:	f3bf 8f4f 	dsb	sy
 800e68c:	60fb      	str	r3, [r7, #12]
}
 800e68e:	bf00      	nop
 800e690:	e7fe      	b.n	800e690 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10a      	bne.n	800e6b0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69e:	f383 8811 	msr	BASEPRI, r3
 800e6a2:	f3bf 8f6f 	isb	sy
 800e6a6:	f3bf 8f4f 	dsb	sy
 800e6aa:	60bb      	str	r3, [r7, #8]
}
 800e6ac:	bf00      	nop
 800e6ae:	e7fe      	b.n	800e6ae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6b4:	1e5a      	subs	r2, r3, #1
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6be:	693b      	ldr	r3, [r7, #16]
 800e6c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	d02c      	beq.n	800e720 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d128      	bne.n	800e720 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	3304      	adds	r3, #4
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	f7fe f8e6 	bl	800c8a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e6dc:	693b      	ldr	r3, [r7, #16]
 800e6de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e6e8:	693b      	ldr	r3, [r7, #16]
 800e6ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e6ec:	693b      	ldr	r3, [r7, #16]
 800e6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6f0:	4b0f      	ldr	r3, [pc, #60]	; (800e730 <xTaskPriorityDisinherit+0xd4>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	d903      	bls.n	800e700 <xTaskPriorityDisinherit+0xa4>
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6fc:	4a0c      	ldr	r2, [pc, #48]	; (800e730 <xTaskPriorityDisinherit+0xd4>)
 800e6fe:	6013      	str	r3, [r2, #0]
 800e700:	693b      	ldr	r3, [r7, #16]
 800e702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e704:	4613      	mov	r3, r2
 800e706:	009b      	lsls	r3, r3, #2
 800e708:	4413      	add	r3, r2
 800e70a:	009b      	lsls	r3, r3, #2
 800e70c:	4a09      	ldr	r2, [pc, #36]	; (800e734 <xTaskPriorityDisinherit+0xd8>)
 800e70e:	441a      	add	r2, r3
 800e710:	693b      	ldr	r3, [r7, #16]
 800e712:	3304      	adds	r3, #4
 800e714:	4619      	mov	r1, r3
 800e716:	4610      	mov	r0, r2
 800e718:	f7fe f867 	bl	800c7ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e71c:	2301      	movs	r3, #1
 800e71e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e720:	697b      	ldr	r3, [r7, #20]
	}
 800e722:	4618      	mov	r0, r3
 800e724:	3718      	adds	r7, #24
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
 800e72a:	bf00      	nop
 800e72c:	20000f6c 	.word	0x20000f6c
 800e730:	20001448 	.word	0x20001448
 800e734:	20000f70 	.word	0x20000f70

0800e738 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b088      	sub	sp, #32
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
 800e740:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e746:	2301      	movs	r3, #1
 800e748:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d06a      	beq.n	800e826 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e750:	69bb      	ldr	r3, [r7, #24]
 800e752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e754:	2b00      	cmp	r3, #0
 800e756:	d10a      	bne.n	800e76e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e75c:	f383 8811 	msr	BASEPRI, r3
 800e760:	f3bf 8f6f 	isb	sy
 800e764:	f3bf 8f4f 	dsb	sy
 800e768:	60fb      	str	r3, [r7, #12]
}
 800e76a:	bf00      	nop
 800e76c:	e7fe      	b.n	800e76c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e76e:	69bb      	ldr	r3, [r7, #24]
 800e770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e772:	683a      	ldr	r2, [r7, #0]
 800e774:	429a      	cmp	r2, r3
 800e776:	d902      	bls.n	800e77e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	61fb      	str	r3, [r7, #28]
 800e77c:	e002      	b.n	800e784 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e77e:	69bb      	ldr	r3, [r7, #24]
 800e780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e782:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e784:	69bb      	ldr	r3, [r7, #24]
 800e786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e788:	69fa      	ldr	r2, [r7, #28]
 800e78a:	429a      	cmp	r2, r3
 800e78c:	d04b      	beq.n	800e826 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e78e:	69bb      	ldr	r3, [r7, #24]
 800e790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e792:	697a      	ldr	r2, [r7, #20]
 800e794:	429a      	cmp	r2, r3
 800e796:	d146      	bne.n	800e826 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e798:	4b25      	ldr	r3, [pc, #148]	; (800e830 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	69ba      	ldr	r2, [r7, #24]
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d10a      	bne.n	800e7b8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a6:	f383 8811 	msr	BASEPRI, r3
 800e7aa:	f3bf 8f6f 	isb	sy
 800e7ae:	f3bf 8f4f 	dsb	sy
 800e7b2:	60bb      	str	r3, [r7, #8]
}
 800e7b4:	bf00      	nop
 800e7b6:	e7fe      	b.n	800e7b6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e7be:	69bb      	ldr	r3, [r7, #24]
 800e7c0:	69fa      	ldr	r2, [r7, #28]
 800e7c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e7c4:	69bb      	ldr	r3, [r7, #24]
 800e7c6:	699b      	ldr	r3, [r3, #24]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	db04      	blt.n	800e7d6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e7cc:	69fb      	ldr	r3, [r7, #28]
 800e7ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e7d2:	69bb      	ldr	r3, [r7, #24]
 800e7d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e7d6:	69bb      	ldr	r3, [r7, #24]
 800e7d8:	6959      	ldr	r1, [r3, #20]
 800e7da:	693a      	ldr	r2, [r7, #16]
 800e7dc:	4613      	mov	r3, r2
 800e7de:	009b      	lsls	r3, r3, #2
 800e7e0:	4413      	add	r3, r2
 800e7e2:	009b      	lsls	r3, r3, #2
 800e7e4:	4a13      	ldr	r2, [pc, #76]	; (800e834 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e7e6:	4413      	add	r3, r2
 800e7e8:	4299      	cmp	r1, r3
 800e7ea:	d11c      	bne.n	800e826 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7ec:	69bb      	ldr	r3, [r7, #24]
 800e7ee:	3304      	adds	r3, #4
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f7fe f857 	bl	800c8a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e7f6:	69bb      	ldr	r3, [r7, #24]
 800e7f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7fa:	4b0f      	ldr	r3, [pc, #60]	; (800e838 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	429a      	cmp	r2, r3
 800e800:	d903      	bls.n	800e80a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800e802:	69bb      	ldr	r3, [r7, #24]
 800e804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e806:	4a0c      	ldr	r2, [pc, #48]	; (800e838 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e808:	6013      	str	r3, [r2, #0]
 800e80a:	69bb      	ldr	r3, [r7, #24]
 800e80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e80e:	4613      	mov	r3, r2
 800e810:	009b      	lsls	r3, r3, #2
 800e812:	4413      	add	r3, r2
 800e814:	009b      	lsls	r3, r3, #2
 800e816:	4a07      	ldr	r2, [pc, #28]	; (800e834 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e818:	441a      	add	r2, r3
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	3304      	adds	r3, #4
 800e81e:	4619      	mov	r1, r3
 800e820:	4610      	mov	r0, r2
 800e822:	f7fd ffe2 	bl	800c7ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e826:	bf00      	nop
 800e828:	3720      	adds	r7, #32
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	20000f6c 	.word	0x20000f6c
 800e834:	20000f70 	.word	0x20000f70
 800e838:	20001448 	.word	0x20001448

0800e83c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e83c:	b480      	push	{r7}
 800e83e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e840:	4b07      	ldr	r3, [pc, #28]	; (800e860 <pvTaskIncrementMutexHeldCount+0x24>)
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d004      	beq.n	800e852 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e848:	4b05      	ldr	r3, [pc, #20]	; (800e860 <pvTaskIncrementMutexHeldCount+0x24>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e84e:	3201      	adds	r2, #1
 800e850:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e852:	4b03      	ldr	r3, [pc, #12]	; (800e860 <pvTaskIncrementMutexHeldCount+0x24>)
 800e854:	681b      	ldr	r3, [r3, #0]
	}
 800e856:	4618      	mov	r0, r3
 800e858:	46bd      	mov	sp, r7
 800e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85e:	4770      	bx	lr
 800e860:	20000f6c 	.word	0x20000f6c

0800e864 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b084      	sub	sp, #16
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
 800e86c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e86e:	4b21      	ldr	r3, [pc, #132]	; (800e8f4 <prvAddCurrentTaskToDelayedList+0x90>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e874:	4b20      	ldr	r3, [pc, #128]	; (800e8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	3304      	adds	r3, #4
 800e87a:	4618      	mov	r0, r3
 800e87c:	f7fe f812 	bl	800c8a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e886:	d10a      	bne.n	800e89e <prvAddCurrentTaskToDelayedList+0x3a>
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d007      	beq.n	800e89e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e88e:	4b1a      	ldr	r3, [pc, #104]	; (800e8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	3304      	adds	r3, #4
 800e894:	4619      	mov	r1, r3
 800e896:	4819      	ldr	r0, [pc, #100]	; (800e8fc <prvAddCurrentTaskToDelayedList+0x98>)
 800e898:	f7fd ffa7 	bl	800c7ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e89c:	e026      	b.n	800e8ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e89e:	68fa      	ldr	r2, [r7, #12]
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	4413      	add	r3, r2
 800e8a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e8a6:	4b14      	ldr	r3, [pc, #80]	; (800e8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	68ba      	ldr	r2, [r7, #8]
 800e8ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e8ae:	68ba      	ldr	r2, [r7, #8]
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	429a      	cmp	r2, r3
 800e8b4:	d209      	bcs.n	800e8ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e8b6:	4b12      	ldr	r3, [pc, #72]	; (800e900 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e8b8:	681a      	ldr	r2, [r3, #0]
 800e8ba:	4b0f      	ldr	r3, [pc, #60]	; (800e8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	3304      	adds	r3, #4
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	4610      	mov	r0, r2
 800e8c4:	f7fd ffb5 	bl	800c832 <vListInsert>
}
 800e8c8:	e010      	b.n	800e8ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e8ca:	4b0e      	ldr	r3, [pc, #56]	; (800e904 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e8cc:	681a      	ldr	r2, [r3, #0]
 800e8ce:	4b0a      	ldr	r3, [pc, #40]	; (800e8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	3304      	adds	r3, #4
 800e8d4:	4619      	mov	r1, r3
 800e8d6:	4610      	mov	r0, r2
 800e8d8:	f7fd ffab 	bl	800c832 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e8dc:	4b0a      	ldr	r3, [pc, #40]	; (800e908 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	68ba      	ldr	r2, [r7, #8]
 800e8e2:	429a      	cmp	r2, r3
 800e8e4:	d202      	bcs.n	800e8ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e8e6:	4a08      	ldr	r2, [pc, #32]	; (800e908 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8e8:	68bb      	ldr	r3, [r7, #8]
 800e8ea:	6013      	str	r3, [r2, #0]
}
 800e8ec:	bf00      	nop
 800e8ee:	3710      	adds	r7, #16
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	bd80      	pop	{r7, pc}
 800e8f4:	20001444 	.word	0x20001444
 800e8f8:	20000f6c 	.word	0x20000f6c
 800e8fc:	2000142c 	.word	0x2000142c
 800e900:	200013fc 	.word	0x200013fc
 800e904:	200013f8 	.word	0x200013f8
 800e908:	20001460 	.word	0x20001460

0800e90c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b08a      	sub	sp, #40	; 0x28
 800e910:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e912:	2300      	movs	r3, #0
 800e914:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e916:	f000 fb07 	bl	800ef28 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e91a:	4b1c      	ldr	r3, [pc, #112]	; (800e98c <xTimerCreateTimerTask+0x80>)
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d021      	beq.n	800e966 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e922:	2300      	movs	r3, #0
 800e924:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e926:	2300      	movs	r3, #0
 800e928:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e92a:	1d3a      	adds	r2, r7, #4
 800e92c:	f107 0108 	add.w	r1, r7, #8
 800e930:	f107 030c 	add.w	r3, r7, #12
 800e934:	4618      	mov	r0, r3
 800e936:	f7fd ff11 	bl	800c75c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e93a:	6879      	ldr	r1, [r7, #4]
 800e93c:	68bb      	ldr	r3, [r7, #8]
 800e93e:	68fa      	ldr	r2, [r7, #12]
 800e940:	9202      	str	r2, [sp, #8]
 800e942:	9301      	str	r3, [sp, #4]
 800e944:	2302      	movs	r3, #2
 800e946:	9300      	str	r3, [sp, #0]
 800e948:	2300      	movs	r3, #0
 800e94a:	460a      	mov	r2, r1
 800e94c:	4910      	ldr	r1, [pc, #64]	; (800e990 <xTimerCreateTimerTask+0x84>)
 800e94e:	4811      	ldr	r0, [pc, #68]	; (800e994 <xTimerCreateTimerTask+0x88>)
 800e950:	f7fe ffe0 	bl	800d914 <xTaskCreateStatic>
 800e954:	4603      	mov	r3, r0
 800e956:	4a10      	ldr	r2, [pc, #64]	; (800e998 <xTimerCreateTimerTask+0x8c>)
 800e958:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e95a:	4b0f      	ldr	r3, [pc, #60]	; (800e998 <xTimerCreateTimerTask+0x8c>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d001      	beq.n	800e966 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e962:	2301      	movs	r3, #1
 800e964:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e966:	697b      	ldr	r3, [r7, #20]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d10a      	bne.n	800e982 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e970:	f383 8811 	msr	BASEPRI, r3
 800e974:	f3bf 8f6f 	isb	sy
 800e978:	f3bf 8f4f 	dsb	sy
 800e97c:	613b      	str	r3, [r7, #16]
}
 800e97e:	bf00      	nop
 800e980:	e7fe      	b.n	800e980 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e982:	697b      	ldr	r3, [r7, #20]
}
 800e984:	4618      	mov	r0, r3
 800e986:	3718      	adds	r7, #24
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}
 800e98c:	2000149c 	.word	0x2000149c
 800e990:	08013cd4 	.word	0x08013cd4
 800e994:	0800ead1 	.word	0x0800ead1
 800e998:	200014a0 	.word	0x200014a0

0800e99c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b08a      	sub	sp, #40	; 0x28
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	60f8      	str	r0, [r7, #12]
 800e9a4:	60b9      	str	r1, [r7, #8]
 800e9a6:	607a      	str	r2, [r7, #4]
 800e9a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d10a      	bne.n	800e9ca <xTimerGenericCommand+0x2e>
	__asm volatile
 800e9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9b8:	f383 8811 	msr	BASEPRI, r3
 800e9bc:	f3bf 8f6f 	isb	sy
 800e9c0:	f3bf 8f4f 	dsb	sy
 800e9c4:	623b      	str	r3, [r7, #32]
}
 800e9c6:	bf00      	nop
 800e9c8:	e7fe      	b.n	800e9c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e9ca:	4b1a      	ldr	r3, [pc, #104]	; (800ea34 <xTimerGenericCommand+0x98>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d02a      	beq.n	800ea28 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e9de:	68bb      	ldr	r3, [r7, #8]
 800e9e0:	2b05      	cmp	r3, #5
 800e9e2:	dc18      	bgt.n	800ea16 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e9e4:	f7ff fdb4 	bl	800e550 <xTaskGetSchedulerState>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	2b02      	cmp	r3, #2
 800e9ec:	d109      	bne.n	800ea02 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e9ee:	4b11      	ldr	r3, [pc, #68]	; (800ea34 <xTimerGenericCommand+0x98>)
 800e9f0:	6818      	ldr	r0, [r3, #0]
 800e9f2:	f107 0110 	add.w	r1, r7, #16
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9fa:	f7fe f925 	bl	800cc48 <xQueueGenericSend>
 800e9fe:	6278      	str	r0, [r7, #36]	; 0x24
 800ea00:	e012      	b.n	800ea28 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ea02:	4b0c      	ldr	r3, [pc, #48]	; (800ea34 <xTimerGenericCommand+0x98>)
 800ea04:	6818      	ldr	r0, [r3, #0]
 800ea06:	f107 0110 	add.w	r1, r7, #16
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	f7fe f91b 	bl	800cc48 <xQueueGenericSend>
 800ea12:	6278      	str	r0, [r7, #36]	; 0x24
 800ea14:	e008      	b.n	800ea28 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ea16:	4b07      	ldr	r3, [pc, #28]	; (800ea34 <xTimerGenericCommand+0x98>)
 800ea18:	6818      	ldr	r0, [r3, #0]
 800ea1a:	f107 0110 	add.w	r1, r7, #16
 800ea1e:	2300      	movs	r3, #0
 800ea20:	683a      	ldr	r2, [r7, #0]
 800ea22:	f7fe fa0f 	bl	800ce44 <xQueueGenericSendFromISR>
 800ea26:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ea28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	3728      	adds	r7, #40	; 0x28
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bd80      	pop	{r7, pc}
 800ea32:	bf00      	nop
 800ea34:	2000149c 	.word	0x2000149c

0800ea38 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ea38:	b580      	push	{r7, lr}
 800ea3a:	b088      	sub	sp, #32
 800ea3c:	af02      	add	r7, sp, #8
 800ea3e:	6078      	str	r0, [r7, #4]
 800ea40:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea42:	4b22      	ldr	r3, [pc, #136]	; (800eacc <prvProcessExpiredTimer+0x94>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	68db      	ldr	r3, [r3, #12]
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea4c:	697b      	ldr	r3, [r7, #20]
 800ea4e:	3304      	adds	r3, #4
 800ea50:	4618      	mov	r0, r3
 800ea52:	f7fd ff27 	bl	800c8a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea5c:	f003 0304 	and.w	r3, r3, #4
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d022      	beq.n	800eaaa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ea64:	697b      	ldr	r3, [r7, #20]
 800ea66:	699a      	ldr	r2, [r3, #24]
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	18d1      	adds	r1, r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	683a      	ldr	r2, [r7, #0]
 800ea70:	6978      	ldr	r0, [r7, #20]
 800ea72:	f000 f8d1 	bl	800ec18 <prvInsertTimerInActiveList>
 800ea76:	4603      	mov	r3, r0
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d01f      	beq.n	800eabc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	9300      	str	r3, [sp, #0]
 800ea80:	2300      	movs	r3, #0
 800ea82:	687a      	ldr	r2, [r7, #4]
 800ea84:	2100      	movs	r1, #0
 800ea86:	6978      	ldr	r0, [r7, #20]
 800ea88:	f7ff ff88 	bl	800e99c <xTimerGenericCommand>
 800ea8c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ea8e:	693b      	ldr	r3, [r7, #16]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d113      	bne.n	800eabc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ea94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea98:	f383 8811 	msr	BASEPRI, r3
 800ea9c:	f3bf 8f6f 	isb	sy
 800eaa0:	f3bf 8f4f 	dsb	sy
 800eaa4:	60fb      	str	r3, [r7, #12]
}
 800eaa6:	bf00      	nop
 800eaa8:	e7fe      	b.n	800eaa8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eab0:	f023 0301 	bic.w	r3, r3, #1
 800eab4:	b2da      	uxtb	r2, r3
 800eab6:	697b      	ldr	r3, [r7, #20]
 800eab8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	6a1b      	ldr	r3, [r3, #32]
 800eac0:	6978      	ldr	r0, [r7, #20]
 800eac2:	4798      	blx	r3
}
 800eac4:	bf00      	nop
 800eac6:	3718      	adds	r7, #24
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}
 800eacc:	20001494 	.word	0x20001494

0800ead0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b084      	sub	sp, #16
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ead8:	f107 0308 	add.w	r3, r7, #8
 800eadc:	4618      	mov	r0, r3
 800eade:	f000 f857 	bl	800eb90 <prvGetNextExpireTime>
 800eae2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eae4:	68bb      	ldr	r3, [r7, #8]
 800eae6:	4619      	mov	r1, r3
 800eae8:	68f8      	ldr	r0, [r7, #12]
 800eaea:	f000 f803 	bl	800eaf4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eaee:	f000 f8d5 	bl	800ec9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eaf2:	e7f1      	b.n	800ead8 <prvTimerTask+0x8>

0800eaf4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800eafe:	f7ff f945 	bl	800dd8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eb02:	f107 0308 	add.w	r3, r7, #8
 800eb06:	4618      	mov	r0, r3
 800eb08:	f000 f866 	bl	800ebd8 <prvSampleTimeNow>
 800eb0c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eb0e:	68bb      	ldr	r3, [r7, #8]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d130      	bne.n	800eb76 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d10a      	bne.n	800eb30 <prvProcessTimerOrBlockTask+0x3c>
 800eb1a:	687a      	ldr	r2, [r7, #4]
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	d806      	bhi.n	800eb30 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800eb22:	f7ff f941 	bl	800dda8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eb26:	68f9      	ldr	r1, [r7, #12]
 800eb28:	6878      	ldr	r0, [r7, #4]
 800eb2a:	f7ff ff85 	bl	800ea38 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eb2e:	e024      	b.n	800eb7a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d008      	beq.n	800eb48 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800eb36:	4b13      	ldr	r3, [pc, #76]	; (800eb84 <prvProcessTimerOrBlockTask+0x90>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d101      	bne.n	800eb44 <prvProcessTimerOrBlockTask+0x50>
 800eb40:	2301      	movs	r3, #1
 800eb42:	e000      	b.n	800eb46 <prvProcessTimerOrBlockTask+0x52>
 800eb44:	2300      	movs	r3, #0
 800eb46:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800eb48:	4b0f      	ldr	r3, [pc, #60]	; (800eb88 <prvProcessTimerOrBlockTask+0x94>)
 800eb4a:	6818      	ldr	r0, [r3, #0]
 800eb4c:	687a      	ldr	r2, [r7, #4]
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	1ad3      	subs	r3, r2, r3
 800eb52:	683a      	ldr	r2, [r7, #0]
 800eb54:	4619      	mov	r1, r3
 800eb56:	f7fe fea9 	bl	800d8ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800eb5a:	f7ff f925 	bl	800dda8 <xTaskResumeAll>
 800eb5e:	4603      	mov	r3, r0
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d10a      	bne.n	800eb7a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800eb64:	4b09      	ldr	r3, [pc, #36]	; (800eb8c <prvProcessTimerOrBlockTask+0x98>)
 800eb66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb6a:	601a      	str	r2, [r3, #0]
 800eb6c:	f3bf 8f4f 	dsb	sy
 800eb70:	f3bf 8f6f 	isb	sy
}
 800eb74:	e001      	b.n	800eb7a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800eb76:	f7ff f917 	bl	800dda8 <xTaskResumeAll>
}
 800eb7a:	bf00      	nop
 800eb7c:	3710      	adds	r7, #16
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	bd80      	pop	{r7, pc}
 800eb82:	bf00      	nop
 800eb84:	20001498 	.word	0x20001498
 800eb88:	2000149c 	.word	0x2000149c
 800eb8c:	e000ed04 	.word	0xe000ed04

0800eb90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eb90:	b480      	push	{r7}
 800eb92:	b085      	sub	sp, #20
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eb98:	4b0e      	ldr	r3, [pc, #56]	; (800ebd4 <prvGetNextExpireTime+0x44>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d101      	bne.n	800eba6 <prvGetNextExpireTime+0x16>
 800eba2:	2201      	movs	r2, #1
 800eba4:	e000      	b.n	800eba8 <prvGetNextExpireTime+0x18>
 800eba6:	2200      	movs	r2, #0
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d105      	bne.n	800ebc0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ebb4:	4b07      	ldr	r3, [pc, #28]	; (800ebd4 <prvGetNextExpireTime+0x44>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	68db      	ldr	r3, [r3, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	60fb      	str	r3, [r7, #12]
 800ebbe:	e001      	b.n	800ebc4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	3714      	adds	r7, #20
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd0:	4770      	bx	lr
 800ebd2:	bf00      	nop
 800ebd4:	20001494 	.word	0x20001494

0800ebd8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ebe0:	f7ff f980 	bl	800dee4 <xTaskGetTickCount>
 800ebe4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ebe6:	4b0b      	ldr	r3, [pc, #44]	; (800ec14 <prvSampleTimeNow+0x3c>)
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	68fa      	ldr	r2, [r7, #12]
 800ebec:	429a      	cmp	r2, r3
 800ebee:	d205      	bcs.n	800ebfc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ebf0:	f000 f936 	bl	800ee60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	601a      	str	r2, [r3, #0]
 800ebfa:	e002      	b.n	800ec02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	2200      	movs	r2, #0
 800ec00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ec02:	4a04      	ldr	r2, [pc, #16]	; (800ec14 <prvSampleTimeNow+0x3c>)
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ec08:	68fb      	ldr	r3, [r7, #12]
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3710      	adds	r7, #16
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}
 800ec12:	bf00      	nop
 800ec14:	200014a4 	.word	0x200014a4

0800ec18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b086      	sub	sp, #24
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	60f8      	str	r0, [r7, #12]
 800ec20:	60b9      	str	r1, [r7, #8]
 800ec22:	607a      	str	r2, [r7, #4]
 800ec24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ec26:	2300      	movs	r3, #0
 800ec28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	68ba      	ldr	r2, [r7, #8]
 800ec2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	68fa      	ldr	r2, [r7, #12]
 800ec34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ec36:	68ba      	ldr	r2, [r7, #8]
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d812      	bhi.n	800ec64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec3e:	687a      	ldr	r2, [r7, #4]
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	1ad2      	subs	r2, r2, r3
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	699b      	ldr	r3, [r3, #24]
 800ec48:	429a      	cmp	r2, r3
 800ec4a:	d302      	bcc.n	800ec52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	617b      	str	r3, [r7, #20]
 800ec50:	e01b      	b.n	800ec8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ec52:	4b10      	ldr	r3, [pc, #64]	; (800ec94 <prvInsertTimerInActiveList+0x7c>)
 800ec54:	681a      	ldr	r2, [r3, #0]
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	3304      	adds	r3, #4
 800ec5a:	4619      	mov	r1, r3
 800ec5c:	4610      	mov	r0, r2
 800ec5e:	f7fd fde8 	bl	800c832 <vListInsert>
 800ec62:	e012      	b.n	800ec8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d206      	bcs.n	800ec7a <prvInsertTimerInActiveList+0x62>
 800ec6c:	68ba      	ldr	r2, [r7, #8]
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	429a      	cmp	r2, r3
 800ec72:	d302      	bcc.n	800ec7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ec74:	2301      	movs	r3, #1
 800ec76:	617b      	str	r3, [r7, #20]
 800ec78:	e007      	b.n	800ec8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ec7a:	4b07      	ldr	r3, [pc, #28]	; (800ec98 <prvInsertTimerInActiveList+0x80>)
 800ec7c:	681a      	ldr	r2, [r3, #0]
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	3304      	adds	r3, #4
 800ec82:	4619      	mov	r1, r3
 800ec84:	4610      	mov	r0, r2
 800ec86:	f7fd fdd4 	bl	800c832 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ec8a:	697b      	ldr	r3, [r7, #20]
}
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	3718      	adds	r7, #24
 800ec90:	46bd      	mov	sp, r7
 800ec92:	bd80      	pop	{r7, pc}
 800ec94:	20001498 	.word	0x20001498
 800ec98:	20001494 	.word	0x20001494

0800ec9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b08e      	sub	sp, #56	; 0x38
 800eca0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eca2:	e0ca      	b.n	800ee3a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	da18      	bge.n	800ecdc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ecaa:	1d3b      	adds	r3, r7, #4
 800ecac:	3304      	adds	r3, #4
 800ecae:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ecb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d10a      	bne.n	800eccc <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ecb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecba:	f383 8811 	msr	BASEPRI, r3
 800ecbe:	f3bf 8f6f 	isb	sy
 800ecc2:	f3bf 8f4f 	dsb	sy
 800ecc6:	61fb      	str	r3, [r7, #28]
}
 800ecc8:	bf00      	nop
 800ecca:	e7fe      	b.n	800ecca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ecd2:	6850      	ldr	r0, [r2, #4]
 800ecd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ecd6:	6892      	ldr	r2, [r2, #8]
 800ecd8:	4611      	mov	r1, r2
 800ecda:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	f2c0 80aa 	blt.w	800ee38 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ece8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecea:	695b      	ldr	r3, [r3, #20]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d004      	beq.n	800ecfa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ecf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecf2:	3304      	adds	r3, #4
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f7fd fdd5 	bl	800c8a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ecfa:	463b      	mov	r3, r7
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f7ff ff6b 	bl	800ebd8 <prvSampleTimeNow>
 800ed02:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2b09      	cmp	r3, #9
 800ed08:	f200 8097 	bhi.w	800ee3a <prvProcessReceivedCommands+0x19e>
 800ed0c:	a201      	add	r2, pc, #4	; (adr r2, 800ed14 <prvProcessReceivedCommands+0x78>)
 800ed0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed12:	bf00      	nop
 800ed14:	0800ed3d 	.word	0x0800ed3d
 800ed18:	0800ed3d 	.word	0x0800ed3d
 800ed1c:	0800ed3d 	.word	0x0800ed3d
 800ed20:	0800edb1 	.word	0x0800edb1
 800ed24:	0800edc5 	.word	0x0800edc5
 800ed28:	0800ee0f 	.word	0x0800ee0f
 800ed2c:	0800ed3d 	.word	0x0800ed3d
 800ed30:	0800ed3d 	.word	0x0800ed3d
 800ed34:	0800edb1 	.word	0x0800edb1
 800ed38:	0800edc5 	.word	0x0800edc5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ed42:	f043 0301 	orr.w	r3, r3, #1
 800ed46:	b2da      	uxtb	r2, r3
 800ed48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ed4e:	68ba      	ldr	r2, [r7, #8]
 800ed50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed52:	699b      	ldr	r3, [r3, #24]
 800ed54:	18d1      	adds	r1, r2, r3
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ed5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed5c:	f7ff ff5c 	bl	800ec18 <prvInsertTimerInActiveList>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d069      	beq.n	800ee3a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ed66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed68:	6a1b      	ldr	r3, [r3, #32]
 800ed6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ed74:	f003 0304 	and.w	r3, r3, #4
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d05e      	beq.n	800ee3a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ed7c:	68ba      	ldr	r2, [r7, #8]
 800ed7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed80:	699b      	ldr	r3, [r3, #24]
 800ed82:	441a      	add	r2, r3
 800ed84:	2300      	movs	r3, #0
 800ed86:	9300      	str	r3, [sp, #0]
 800ed88:	2300      	movs	r3, #0
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed8e:	f7ff fe05 	bl	800e99c <xTimerGenericCommand>
 800ed92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ed94:	6a3b      	ldr	r3, [r7, #32]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d14f      	bne.n	800ee3a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ed9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed9e:	f383 8811 	msr	BASEPRI, r3
 800eda2:	f3bf 8f6f 	isb	sy
 800eda6:	f3bf 8f4f 	dsb	sy
 800edaa:	61bb      	str	r3, [r7, #24]
}
 800edac:	bf00      	nop
 800edae:	e7fe      	b.n	800edae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800edb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800edb6:	f023 0301 	bic.w	r3, r3, #1
 800edba:	b2da      	uxtb	r2, r3
 800edbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800edc2:	e03a      	b.n	800ee3a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800edc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800edca:	f043 0301 	orr.w	r3, r3, #1
 800edce:	b2da      	uxtb	r2, r3
 800edd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800edd6:	68ba      	ldr	r2, [r7, #8]
 800edd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edda:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800eddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edde:	699b      	ldr	r3, [r3, #24]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d10a      	bne.n	800edfa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ede4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ede8:	f383 8811 	msr	BASEPRI, r3
 800edec:	f3bf 8f6f 	isb	sy
 800edf0:	f3bf 8f4f 	dsb	sy
 800edf4:	617b      	str	r3, [r7, #20]
}
 800edf6:	bf00      	nop
 800edf8:	e7fe      	b.n	800edf8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800edfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edfc:	699a      	ldr	r2, [r3, #24]
 800edfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee00:	18d1      	adds	r1, r2, r3
 800ee02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee08:	f7ff ff06 	bl	800ec18 <prvInsertTimerInActiveList>
					break;
 800ee0c:	e015      	b.n	800ee3a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ee0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee14:	f003 0302 	and.w	r3, r3, #2
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d103      	bne.n	800ee24 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ee1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee1e:	f000 fbdf 	bl	800f5e0 <vPortFree>
 800ee22:	e00a      	b.n	800ee3a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ee24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee2a:	f023 0301 	bic.w	r3, r3, #1
 800ee2e:	b2da      	uxtb	r2, r3
 800ee30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ee36:	e000      	b.n	800ee3a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ee38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee3a:	4b08      	ldr	r3, [pc, #32]	; (800ee5c <prvProcessReceivedCommands+0x1c0>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	1d39      	adds	r1, r7, #4
 800ee40:	2200      	movs	r2, #0
 800ee42:	4618      	mov	r0, r3
 800ee44:	f7fe f926 	bl	800d094 <xQueueReceive>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	f47f af2a 	bne.w	800eca4 <prvProcessReceivedCommands+0x8>
	}
}
 800ee50:	bf00      	nop
 800ee52:	bf00      	nop
 800ee54:	3730      	adds	r7, #48	; 0x30
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}
 800ee5a:	bf00      	nop
 800ee5c:	2000149c 	.word	0x2000149c

0800ee60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b088      	sub	sp, #32
 800ee64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ee66:	e048      	b.n	800eefa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ee68:	4b2d      	ldr	r3, [pc, #180]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	68db      	ldr	r3, [r3, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee72:	4b2b      	ldr	r3, [pc, #172]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	68db      	ldr	r3, [r3, #12]
 800ee78:	68db      	ldr	r3, [r3, #12]
 800ee7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	3304      	adds	r3, #4
 800ee80:	4618      	mov	r0, r3
 800ee82:	f7fd fd0f 	bl	800c8a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	6a1b      	ldr	r3, [r3, #32]
 800ee8a:	68f8      	ldr	r0, [r7, #12]
 800ee8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee94:	f003 0304 	and.w	r3, r3, #4
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d02e      	beq.n	800eefa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	699b      	ldr	r3, [r3, #24]
 800eea0:	693a      	ldr	r2, [r7, #16]
 800eea2:	4413      	add	r3, r2
 800eea4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eea6:	68ba      	ldr	r2, [r7, #8]
 800eea8:	693b      	ldr	r3, [r7, #16]
 800eeaa:	429a      	cmp	r2, r3
 800eeac:	d90e      	bls.n	800eecc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	68ba      	ldr	r2, [r7, #8]
 800eeb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	68fa      	ldr	r2, [r7, #12]
 800eeb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eeba:	4b19      	ldr	r3, [pc, #100]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800eebc:	681a      	ldr	r2, [r3, #0]
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	3304      	adds	r3, #4
 800eec2:	4619      	mov	r1, r3
 800eec4:	4610      	mov	r0, r2
 800eec6:	f7fd fcb4 	bl	800c832 <vListInsert>
 800eeca:	e016      	b.n	800eefa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eecc:	2300      	movs	r3, #0
 800eece:	9300      	str	r3, [sp, #0]
 800eed0:	2300      	movs	r3, #0
 800eed2:	693a      	ldr	r2, [r7, #16]
 800eed4:	2100      	movs	r1, #0
 800eed6:	68f8      	ldr	r0, [r7, #12]
 800eed8:	f7ff fd60 	bl	800e99c <xTimerGenericCommand>
 800eedc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d10a      	bne.n	800eefa <prvSwitchTimerLists+0x9a>
	__asm volatile
 800eee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eee8:	f383 8811 	msr	BASEPRI, r3
 800eeec:	f3bf 8f6f 	isb	sy
 800eef0:	f3bf 8f4f 	dsb	sy
 800eef4:	603b      	str	r3, [r7, #0]
}
 800eef6:	bf00      	nop
 800eef8:	e7fe      	b.n	800eef8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eefa:	4b09      	ldr	r3, [pc, #36]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d1b1      	bne.n	800ee68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ef04:	4b06      	ldr	r3, [pc, #24]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ef0a:	4b06      	ldr	r3, [pc, #24]	; (800ef24 <prvSwitchTimerLists+0xc4>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	4a04      	ldr	r2, [pc, #16]	; (800ef20 <prvSwitchTimerLists+0xc0>)
 800ef10:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ef12:	4a04      	ldr	r2, [pc, #16]	; (800ef24 <prvSwitchTimerLists+0xc4>)
 800ef14:	697b      	ldr	r3, [r7, #20]
 800ef16:	6013      	str	r3, [r2, #0]
}
 800ef18:	bf00      	nop
 800ef1a:	3718      	adds	r7, #24
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	20001494 	.word	0x20001494
 800ef24:	20001498 	.word	0x20001498

0800ef28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ef2e:	f000 f969 	bl	800f204 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ef32:	4b15      	ldr	r3, [pc, #84]	; (800ef88 <prvCheckForValidListAndQueue+0x60>)
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d120      	bne.n	800ef7c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ef3a:	4814      	ldr	r0, [pc, #80]	; (800ef8c <prvCheckForValidListAndQueue+0x64>)
 800ef3c:	f7fd fc28 	bl	800c790 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ef40:	4813      	ldr	r0, [pc, #76]	; (800ef90 <prvCheckForValidListAndQueue+0x68>)
 800ef42:	f7fd fc25 	bl	800c790 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ef46:	4b13      	ldr	r3, [pc, #76]	; (800ef94 <prvCheckForValidListAndQueue+0x6c>)
 800ef48:	4a10      	ldr	r2, [pc, #64]	; (800ef8c <prvCheckForValidListAndQueue+0x64>)
 800ef4a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ef4c:	4b12      	ldr	r3, [pc, #72]	; (800ef98 <prvCheckForValidListAndQueue+0x70>)
 800ef4e:	4a10      	ldr	r2, [pc, #64]	; (800ef90 <prvCheckForValidListAndQueue+0x68>)
 800ef50:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef52:	2300      	movs	r3, #0
 800ef54:	9300      	str	r3, [sp, #0]
 800ef56:	4b11      	ldr	r3, [pc, #68]	; (800ef9c <prvCheckForValidListAndQueue+0x74>)
 800ef58:	4a11      	ldr	r2, [pc, #68]	; (800efa0 <prvCheckForValidListAndQueue+0x78>)
 800ef5a:	2110      	movs	r1, #16
 800ef5c:	200a      	movs	r0, #10
 800ef5e:	f7fd fd33 	bl	800c9c8 <xQueueGenericCreateStatic>
 800ef62:	4603      	mov	r3, r0
 800ef64:	4a08      	ldr	r2, [pc, #32]	; (800ef88 <prvCheckForValidListAndQueue+0x60>)
 800ef66:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ef68:	4b07      	ldr	r3, [pc, #28]	; (800ef88 <prvCheckForValidListAndQueue+0x60>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d005      	beq.n	800ef7c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ef70:	4b05      	ldr	r3, [pc, #20]	; (800ef88 <prvCheckForValidListAndQueue+0x60>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	490b      	ldr	r1, [pc, #44]	; (800efa4 <prvCheckForValidListAndQueue+0x7c>)
 800ef76:	4618      	mov	r0, r3
 800ef78:	f7fe fc44 	bl	800d804 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef7c:	f000 f972 	bl	800f264 <vPortExitCritical>
}
 800ef80:	bf00      	nop
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	2000149c 	.word	0x2000149c
 800ef8c:	2000146c 	.word	0x2000146c
 800ef90:	20001480 	.word	0x20001480
 800ef94:	20001494 	.word	0x20001494
 800ef98:	20001498 	.word	0x20001498
 800ef9c:	20001548 	.word	0x20001548
 800efa0:	200014a8 	.word	0x200014a8
 800efa4:	08013cdc 	.word	0x08013cdc

0800efa8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800efa8:	b480      	push	{r7}
 800efaa:	b085      	sub	sp, #20
 800efac:	af00      	add	r7, sp, #0
 800efae:	60f8      	str	r0, [r7, #12]
 800efb0:	60b9      	str	r1, [r7, #8]
 800efb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	3b04      	subs	r3, #4
 800efb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800efc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	3b04      	subs	r3, #4
 800efc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800efc8:	68bb      	ldr	r3, [r7, #8]
 800efca:	f023 0201 	bic.w	r2, r3, #1
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	3b04      	subs	r3, #4
 800efd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800efd8:	4a0c      	ldr	r2, [pc, #48]	; (800f00c <pxPortInitialiseStack+0x64>)
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	3b14      	subs	r3, #20
 800efe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800efe4:	687a      	ldr	r2, [r7, #4]
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	3b04      	subs	r3, #4
 800efee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	f06f 0202 	mvn.w	r2, #2
 800eff6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	3b20      	subs	r3, #32
 800effc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800effe:	68fb      	ldr	r3, [r7, #12]
}
 800f000:	4618      	mov	r0, r3
 800f002:	3714      	adds	r7, #20
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr
 800f00c:	0800f011 	.word	0x0800f011

0800f010 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f010:	b480      	push	{r7}
 800f012:	b085      	sub	sp, #20
 800f014:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f016:	2300      	movs	r3, #0
 800f018:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f01a:	4b12      	ldr	r3, [pc, #72]	; (800f064 <prvTaskExitError+0x54>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f022:	d00a      	beq.n	800f03a <prvTaskExitError+0x2a>
	__asm volatile
 800f024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f028:	f383 8811 	msr	BASEPRI, r3
 800f02c:	f3bf 8f6f 	isb	sy
 800f030:	f3bf 8f4f 	dsb	sy
 800f034:	60fb      	str	r3, [r7, #12]
}
 800f036:	bf00      	nop
 800f038:	e7fe      	b.n	800f038 <prvTaskExitError+0x28>
	__asm volatile
 800f03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f03e:	f383 8811 	msr	BASEPRI, r3
 800f042:	f3bf 8f6f 	isb	sy
 800f046:	f3bf 8f4f 	dsb	sy
 800f04a:	60bb      	str	r3, [r7, #8]
}
 800f04c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f04e:	bf00      	nop
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d0fc      	beq.n	800f050 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f056:	bf00      	nop
 800f058:	bf00      	nop
 800f05a:	3714      	adds	r7, #20
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr
 800f064:	20000044 	.word	0x20000044
	...

0800f070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f070:	4b07      	ldr	r3, [pc, #28]	; (800f090 <pxCurrentTCBConst2>)
 800f072:	6819      	ldr	r1, [r3, #0]
 800f074:	6808      	ldr	r0, [r1, #0]
 800f076:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f07a:	f380 8809 	msr	PSP, r0
 800f07e:	f3bf 8f6f 	isb	sy
 800f082:	f04f 0000 	mov.w	r0, #0
 800f086:	f380 8811 	msr	BASEPRI, r0
 800f08a:	4770      	bx	lr
 800f08c:	f3af 8000 	nop.w

0800f090 <pxCurrentTCBConst2>:
 800f090:	20000f6c 	.word	0x20000f6c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f094:	bf00      	nop
 800f096:	bf00      	nop

0800f098 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f098:	4808      	ldr	r0, [pc, #32]	; (800f0bc <prvPortStartFirstTask+0x24>)
 800f09a:	6800      	ldr	r0, [r0, #0]
 800f09c:	6800      	ldr	r0, [r0, #0]
 800f09e:	f380 8808 	msr	MSP, r0
 800f0a2:	f04f 0000 	mov.w	r0, #0
 800f0a6:	f380 8814 	msr	CONTROL, r0
 800f0aa:	b662      	cpsie	i
 800f0ac:	b661      	cpsie	f
 800f0ae:	f3bf 8f4f 	dsb	sy
 800f0b2:	f3bf 8f6f 	isb	sy
 800f0b6:	df00      	svc	0
 800f0b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f0ba:	bf00      	nop
 800f0bc:	e000ed08 	.word	0xe000ed08

0800f0c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f0c0:	b580      	push	{r7, lr}
 800f0c2:	b086      	sub	sp, #24
 800f0c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f0c6:	4b46      	ldr	r3, [pc, #280]	; (800f1e0 <xPortStartScheduler+0x120>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	4a46      	ldr	r2, [pc, #280]	; (800f1e4 <xPortStartScheduler+0x124>)
 800f0cc:	4293      	cmp	r3, r2
 800f0ce:	d10a      	bne.n	800f0e6 <xPortStartScheduler+0x26>
	__asm volatile
 800f0d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0d4:	f383 8811 	msr	BASEPRI, r3
 800f0d8:	f3bf 8f6f 	isb	sy
 800f0dc:	f3bf 8f4f 	dsb	sy
 800f0e0:	613b      	str	r3, [r7, #16]
}
 800f0e2:	bf00      	nop
 800f0e4:	e7fe      	b.n	800f0e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f0e6:	4b3e      	ldr	r3, [pc, #248]	; (800f1e0 <xPortStartScheduler+0x120>)
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	4a3f      	ldr	r2, [pc, #252]	; (800f1e8 <xPortStartScheduler+0x128>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d10a      	bne.n	800f106 <xPortStartScheduler+0x46>
	__asm volatile
 800f0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0f4:	f383 8811 	msr	BASEPRI, r3
 800f0f8:	f3bf 8f6f 	isb	sy
 800f0fc:	f3bf 8f4f 	dsb	sy
 800f100:	60fb      	str	r3, [r7, #12]
}
 800f102:	bf00      	nop
 800f104:	e7fe      	b.n	800f104 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f106:	4b39      	ldr	r3, [pc, #228]	; (800f1ec <xPortStartScheduler+0x12c>)
 800f108:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	781b      	ldrb	r3, [r3, #0]
 800f10e:	b2db      	uxtb	r3, r3
 800f110:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	22ff      	movs	r2, #255	; 0xff
 800f116:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	781b      	ldrb	r3, [r3, #0]
 800f11c:	b2db      	uxtb	r3, r3
 800f11e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f120:	78fb      	ldrb	r3, [r7, #3]
 800f122:	b2db      	uxtb	r3, r3
 800f124:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f128:	b2da      	uxtb	r2, r3
 800f12a:	4b31      	ldr	r3, [pc, #196]	; (800f1f0 <xPortStartScheduler+0x130>)
 800f12c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f12e:	4b31      	ldr	r3, [pc, #196]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f130:	2207      	movs	r2, #7
 800f132:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f134:	e009      	b.n	800f14a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f136:	4b2f      	ldr	r3, [pc, #188]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	3b01      	subs	r3, #1
 800f13c:	4a2d      	ldr	r2, [pc, #180]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f13e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f140:	78fb      	ldrb	r3, [r7, #3]
 800f142:	b2db      	uxtb	r3, r3
 800f144:	005b      	lsls	r3, r3, #1
 800f146:	b2db      	uxtb	r3, r3
 800f148:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f14a:	78fb      	ldrb	r3, [r7, #3]
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f152:	2b80      	cmp	r3, #128	; 0x80
 800f154:	d0ef      	beq.n	800f136 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f156:	4b27      	ldr	r3, [pc, #156]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	f1c3 0307 	rsb	r3, r3, #7
 800f15e:	2b04      	cmp	r3, #4
 800f160:	d00a      	beq.n	800f178 <xPortStartScheduler+0xb8>
	__asm volatile
 800f162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f166:	f383 8811 	msr	BASEPRI, r3
 800f16a:	f3bf 8f6f 	isb	sy
 800f16e:	f3bf 8f4f 	dsb	sy
 800f172:	60bb      	str	r3, [r7, #8]
}
 800f174:	bf00      	nop
 800f176:	e7fe      	b.n	800f176 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f178:	4b1e      	ldr	r3, [pc, #120]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	021b      	lsls	r3, r3, #8
 800f17e:	4a1d      	ldr	r2, [pc, #116]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f180:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f182:	4b1c      	ldr	r3, [pc, #112]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f18a:	4a1a      	ldr	r2, [pc, #104]	; (800f1f4 <xPortStartScheduler+0x134>)
 800f18c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	b2da      	uxtb	r2, r3
 800f192:	697b      	ldr	r3, [r7, #20]
 800f194:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f196:	4b18      	ldr	r3, [pc, #96]	; (800f1f8 <xPortStartScheduler+0x138>)
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	4a17      	ldr	r2, [pc, #92]	; (800f1f8 <xPortStartScheduler+0x138>)
 800f19c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f1a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f1a2:	4b15      	ldr	r3, [pc, #84]	; (800f1f8 <xPortStartScheduler+0x138>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	4a14      	ldr	r2, [pc, #80]	; (800f1f8 <xPortStartScheduler+0x138>)
 800f1a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f1ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f1ae:	f000 f8dd 	bl	800f36c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f1b2:	4b12      	ldr	r3, [pc, #72]	; (800f1fc <xPortStartScheduler+0x13c>)
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f1b8:	f000 f8fc 	bl	800f3b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f1bc:	4b10      	ldr	r3, [pc, #64]	; (800f200 <xPortStartScheduler+0x140>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	4a0f      	ldr	r2, [pc, #60]	; (800f200 <xPortStartScheduler+0x140>)
 800f1c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f1c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f1c8:	f7ff ff66 	bl	800f098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f1cc:	f7fe ff54 	bl	800e078 <vTaskSwitchContext>
	prvTaskExitError();
 800f1d0:	f7ff ff1e 	bl	800f010 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f1d4:	2300      	movs	r3, #0
}
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	3718      	adds	r7, #24
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	bd80      	pop	{r7, pc}
 800f1de:	bf00      	nop
 800f1e0:	e000ed00 	.word	0xe000ed00
 800f1e4:	410fc271 	.word	0x410fc271
 800f1e8:	410fc270 	.word	0x410fc270
 800f1ec:	e000e400 	.word	0xe000e400
 800f1f0:	20001598 	.word	0x20001598
 800f1f4:	2000159c 	.word	0x2000159c
 800f1f8:	e000ed20 	.word	0xe000ed20
 800f1fc:	20000044 	.word	0x20000044
 800f200:	e000ef34 	.word	0xe000ef34

0800f204 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f204:	b480      	push	{r7}
 800f206:	b083      	sub	sp, #12
 800f208:	af00      	add	r7, sp, #0
	__asm volatile
 800f20a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f20e:	f383 8811 	msr	BASEPRI, r3
 800f212:	f3bf 8f6f 	isb	sy
 800f216:	f3bf 8f4f 	dsb	sy
 800f21a:	607b      	str	r3, [r7, #4]
}
 800f21c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f21e:	4b0f      	ldr	r3, [pc, #60]	; (800f25c <vPortEnterCritical+0x58>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	3301      	adds	r3, #1
 800f224:	4a0d      	ldr	r2, [pc, #52]	; (800f25c <vPortEnterCritical+0x58>)
 800f226:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f228:	4b0c      	ldr	r3, [pc, #48]	; (800f25c <vPortEnterCritical+0x58>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d10f      	bne.n	800f250 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f230:	4b0b      	ldr	r3, [pc, #44]	; (800f260 <vPortEnterCritical+0x5c>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	b2db      	uxtb	r3, r3
 800f236:	2b00      	cmp	r3, #0
 800f238:	d00a      	beq.n	800f250 <vPortEnterCritical+0x4c>
	__asm volatile
 800f23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f23e:	f383 8811 	msr	BASEPRI, r3
 800f242:	f3bf 8f6f 	isb	sy
 800f246:	f3bf 8f4f 	dsb	sy
 800f24a:	603b      	str	r3, [r7, #0]
}
 800f24c:	bf00      	nop
 800f24e:	e7fe      	b.n	800f24e <vPortEnterCritical+0x4a>
	}
}
 800f250:	bf00      	nop
 800f252:	370c      	adds	r7, #12
 800f254:	46bd      	mov	sp, r7
 800f256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25a:	4770      	bx	lr
 800f25c:	20000044 	.word	0x20000044
 800f260:	e000ed04 	.word	0xe000ed04

0800f264 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f264:	b480      	push	{r7}
 800f266:	b083      	sub	sp, #12
 800f268:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f26a:	4b12      	ldr	r3, [pc, #72]	; (800f2b4 <vPortExitCritical+0x50>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d10a      	bne.n	800f288 <vPortExitCritical+0x24>
	__asm volatile
 800f272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f276:	f383 8811 	msr	BASEPRI, r3
 800f27a:	f3bf 8f6f 	isb	sy
 800f27e:	f3bf 8f4f 	dsb	sy
 800f282:	607b      	str	r3, [r7, #4]
}
 800f284:	bf00      	nop
 800f286:	e7fe      	b.n	800f286 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f288:	4b0a      	ldr	r3, [pc, #40]	; (800f2b4 <vPortExitCritical+0x50>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	3b01      	subs	r3, #1
 800f28e:	4a09      	ldr	r2, [pc, #36]	; (800f2b4 <vPortExitCritical+0x50>)
 800f290:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f292:	4b08      	ldr	r3, [pc, #32]	; (800f2b4 <vPortExitCritical+0x50>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d105      	bne.n	800f2a6 <vPortExitCritical+0x42>
 800f29a:	2300      	movs	r3, #0
 800f29c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	f383 8811 	msr	BASEPRI, r3
}
 800f2a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f2a6:	bf00      	nop
 800f2a8:	370c      	adds	r7, #12
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b0:	4770      	bx	lr
 800f2b2:	bf00      	nop
 800f2b4:	20000044 	.word	0x20000044
	...

0800f2c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f2c0:	f3ef 8009 	mrs	r0, PSP
 800f2c4:	f3bf 8f6f 	isb	sy
 800f2c8:	4b15      	ldr	r3, [pc, #84]	; (800f320 <pxCurrentTCBConst>)
 800f2ca:	681a      	ldr	r2, [r3, #0]
 800f2cc:	f01e 0f10 	tst.w	lr, #16
 800f2d0:	bf08      	it	eq
 800f2d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f2d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2da:	6010      	str	r0, [r2, #0]
 800f2dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f2e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f2e4:	f380 8811 	msr	BASEPRI, r0
 800f2e8:	f3bf 8f4f 	dsb	sy
 800f2ec:	f3bf 8f6f 	isb	sy
 800f2f0:	f7fe fec2 	bl	800e078 <vTaskSwitchContext>
 800f2f4:	f04f 0000 	mov.w	r0, #0
 800f2f8:	f380 8811 	msr	BASEPRI, r0
 800f2fc:	bc09      	pop	{r0, r3}
 800f2fe:	6819      	ldr	r1, [r3, #0]
 800f300:	6808      	ldr	r0, [r1, #0]
 800f302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f306:	f01e 0f10 	tst.w	lr, #16
 800f30a:	bf08      	it	eq
 800f30c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f310:	f380 8809 	msr	PSP, r0
 800f314:	f3bf 8f6f 	isb	sy
 800f318:	4770      	bx	lr
 800f31a:	bf00      	nop
 800f31c:	f3af 8000 	nop.w

0800f320 <pxCurrentTCBConst>:
 800f320:	20000f6c 	.word	0x20000f6c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f324:	bf00      	nop
 800f326:	bf00      	nop

0800f328 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b082      	sub	sp, #8
 800f32c:	af00      	add	r7, sp, #0
	__asm volatile
 800f32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f332:	f383 8811 	msr	BASEPRI, r3
 800f336:	f3bf 8f6f 	isb	sy
 800f33a:	f3bf 8f4f 	dsb	sy
 800f33e:	607b      	str	r3, [r7, #4]
}
 800f340:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f342:	f7fe fddf 	bl	800df04 <xTaskIncrementTick>
 800f346:	4603      	mov	r3, r0
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d003      	beq.n	800f354 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f34c:	4b06      	ldr	r3, [pc, #24]	; (800f368 <xPortSysTickHandler+0x40>)
 800f34e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f352:	601a      	str	r2, [r3, #0]
 800f354:	2300      	movs	r3, #0
 800f356:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	f383 8811 	msr	BASEPRI, r3
}
 800f35e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f360:	bf00      	nop
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}
 800f368:	e000ed04 	.word	0xe000ed04

0800f36c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f36c:	b480      	push	{r7}
 800f36e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f370:	4b0b      	ldr	r3, [pc, #44]	; (800f3a0 <vPortSetupTimerInterrupt+0x34>)
 800f372:	2200      	movs	r2, #0
 800f374:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f376:	4b0b      	ldr	r3, [pc, #44]	; (800f3a4 <vPortSetupTimerInterrupt+0x38>)
 800f378:	2200      	movs	r2, #0
 800f37a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f37c:	4b0a      	ldr	r3, [pc, #40]	; (800f3a8 <vPortSetupTimerInterrupt+0x3c>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	4a0a      	ldr	r2, [pc, #40]	; (800f3ac <vPortSetupTimerInterrupt+0x40>)
 800f382:	fba2 2303 	umull	r2, r3, r2, r3
 800f386:	099b      	lsrs	r3, r3, #6
 800f388:	4a09      	ldr	r2, [pc, #36]	; (800f3b0 <vPortSetupTimerInterrupt+0x44>)
 800f38a:	3b01      	subs	r3, #1
 800f38c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f38e:	4b04      	ldr	r3, [pc, #16]	; (800f3a0 <vPortSetupTimerInterrupt+0x34>)
 800f390:	2207      	movs	r2, #7
 800f392:	601a      	str	r2, [r3, #0]
}
 800f394:	bf00      	nop
 800f396:	46bd      	mov	sp, r7
 800f398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39c:	4770      	bx	lr
 800f39e:	bf00      	nop
 800f3a0:	e000e010 	.word	0xe000e010
 800f3a4:	e000e018 	.word	0xe000e018
 800f3a8:	20000000 	.word	0x20000000
 800f3ac:	10624dd3 	.word	0x10624dd3
 800f3b0:	e000e014 	.word	0xe000e014

0800f3b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f3b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f3c4 <vPortEnableVFP+0x10>
 800f3b8:	6801      	ldr	r1, [r0, #0]
 800f3ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f3be:	6001      	str	r1, [r0, #0]
 800f3c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f3c2:	bf00      	nop
 800f3c4:	e000ed88 	.word	0xe000ed88

0800f3c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f3c8:	b480      	push	{r7}
 800f3ca:	b085      	sub	sp, #20
 800f3cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f3ce:	f3ef 8305 	mrs	r3, IPSR
 800f3d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	2b0f      	cmp	r3, #15
 800f3d8:	d914      	bls.n	800f404 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f3da:	4a17      	ldr	r2, [pc, #92]	; (800f438 <vPortValidateInterruptPriority+0x70>)
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	4413      	add	r3, r2
 800f3e0:	781b      	ldrb	r3, [r3, #0]
 800f3e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f3e4:	4b15      	ldr	r3, [pc, #84]	; (800f43c <vPortValidateInterruptPriority+0x74>)
 800f3e6:	781b      	ldrb	r3, [r3, #0]
 800f3e8:	7afa      	ldrb	r2, [r7, #11]
 800f3ea:	429a      	cmp	r2, r3
 800f3ec:	d20a      	bcs.n	800f404 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3f2:	f383 8811 	msr	BASEPRI, r3
 800f3f6:	f3bf 8f6f 	isb	sy
 800f3fa:	f3bf 8f4f 	dsb	sy
 800f3fe:	607b      	str	r3, [r7, #4]
}
 800f400:	bf00      	nop
 800f402:	e7fe      	b.n	800f402 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f404:	4b0e      	ldr	r3, [pc, #56]	; (800f440 <vPortValidateInterruptPriority+0x78>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f40c:	4b0d      	ldr	r3, [pc, #52]	; (800f444 <vPortValidateInterruptPriority+0x7c>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	429a      	cmp	r2, r3
 800f412:	d90a      	bls.n	800f42a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f418:	f383 8811 	msr	BASEPRI, r3
 800f41c:	f3bf 8f6f 	isb	sy
 800f420:	f3bf 8f4f 	dsb	sy
 800f424:	603b      	str	r3, [r7, #0]
}
 800f426:	bf00      	nop
 800f428:	e7fe      	b.n	800f428 <vPortValidateInterruptPriority+0x60>
	}
 800f42a:	bf00      	nop
 800f42c:	3714      	adds	r7, #20
 800f42e:	46bd      	mov	sp, r7
 800f430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f434:	4770      	bx	lr
 800f436:	bf00      	nop
 800f438:	e000e3f0 	.word	0xe000e3f0
 800f43c:	20001598 	.word	0x20001598
 800f440:	e000ed0c 	.word	0xe000ed0c
 800f444:	2000159c 	.word	0x2000159c

0800f448 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f448:	b580      	push	{r7, lr}
 800f44a:	b08a      	sub	sp, #40	; 0x28
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f450:	2300      	movs	r3, #0
 800f452:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f454:	f7fe fc9a 	bl	800dd8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f458:	4b5b      	ldr	r3, [pc, #364]	; (800f5c8 <pvPortMalloc+0x180>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d101      	bne.n	800f464 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f460:	f000 f920 	bl	800f6a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f464:	4b59      	ldr	r3, [pc, #356]	; (800f5cc <pvPortMalloc+0x184>)
 800f466:	681a      	ldr	r2, [r3, #0]
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	4013      	ands	r3, r2
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	f040 8093 	bne.w	800f598 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d01d      	beq.n	800f4b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f478:	2208      	movs	r2, #8
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	4413      	add	r3, r2
 800f47e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f003 0307 	and.w	r3, r3, #7
 800f486:	2b00      	cmp	r3, #0
 800f488:	d014      	beq.n	800f4b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	f023 0307 	bic.w	r3, r3, #7
 800f490:	3308      	adds	r3, #8
 800f492:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f003 0307 	and.w	r3, r3, #7
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d00a      	beq.n	800f4b4 <pvPortMalloc+0x6c>
	__asm volatile
 800f49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a2:	f383 8811 	msr	BASEPRI, r3
 800f4a6:	f3bf 8f6f 	isb	sy
 800f4aa:	f3bf 8f4f 	dsb	sy
 800f4ae:	617b      	str	r3, [r7, #20]
}
 800f4b0:	bf00      	nop
 800f4b2:	e7fe      	b.n	800f4b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d06e      	beq.n	800f598 <pvPortMalloc+0x150>
 800f4ba:	4b45      	ldr	r3, [pc, #276]	; (800f5d0 <pvPortMalloc+0x188>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	687a      	ldr	r2, [r7, #4]
 800f4c0:	429a      	cmp	r2, r3
 800f4c2:	d869      	bhi.n	800f598 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f4c4:	4b43      	ldr	r3, [pc, #268]	; (800f5d4 <pvPortMalloc+0x18c>)
 800f4c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f4c8:	4b42      	ldr	r3, [pc, #264]	; (800f5d4 <pvPortMalloc+0x18c>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f4ce:	e004      	b.n	800f4da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f4da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4dc:	685b      	ldr	r3, [r3, #4]
 800f4de:	687a      	ldr	r2, [r7, #4]
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	d903      	bls.n	800f4ec <pvPortMalloc+0xa4>
 800f4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d1f1      	bne.n	800f4d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f4ec:	4b36      	ldr	r3, [pc, #216]	; (800f5c8 <pvPortMalloc+0x180>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d050      	beq.n	800f598 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f4f6:	6a3b      	ldr	r3, [r7, #32]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	2208      	movs	r2, #8
 800f4fc:	4413      	add	r3, r2
 800f4fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f502:	681a      	ldr	r2, [r3, #0]
 800f504:	6a3b      	ldr	r3, [r7, #32]
 800f506:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f50a:	685a      	ldr	r2, [r3, #4]
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	1ad2      	subs	r2, r2, r3
 800f510:	2308      	movs	r3, #8
 800f512:	005b      	lsls	r3, r3, #1
 800f514:	429a      	cmp	r2, r3
 800f516:	d91f      	bls.n	800f558 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	4413      	add	r3, r2
 800f51e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f520:	69bb      	ldr	r3, [r7, #24]
 800f522:	f003 0307 	and.w	r3, r3, #7
 800f526:	2b00      	cmp	r3, #0
 800f528:	d00a      	beq.n	800f540 <pvPortMalloc+0xf8>
	__asm volatile
 800f52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f52e:	f383 8811 	msr	BASEPRI, r3
 800f532:	f3bf 8f6f 	isb	sy
 800f536:	f3bf 8f4f 	dsb	sy
 800f53a:	613b      	str	r3, [r7, #16]
}
 800f53c:	bf00      	nop
 800f53e:	e7fe      	b.n	800f53e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f542:	685a      	ldr	r2, [r3, #4]
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	1ad2      	subs	r2, r2, r3
 800f548:	69bb      	ldr	r3, [r7, #24]
 800f54a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f54e:	687a      	ldr	r2, [r7, #4]
 800f550:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f552:	69b8      	ldr	r0, [r7, #24]
 800f554:	f000 f908 	bl	800f768 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f558:	4b1d      	ldr	r3, [pc, #116]	; (800f5d0 <pvPortMalloc+0x188>)
 800f55a:	681a      	ldr	r2, [r3, #0]
 800f55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f55e:	685b      	ldr	r3, [r3, #4]
 800f560:	1ad3      	subs	r3, r2, r3
 800f562:	4a1b      	ldr	r2, [pc, #108]	; (800f5d0 <pvPortMalloc+0x188>)
 800f564:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f566:	4b1a      	ldr	r3, [pc, #104]	; (800f5d0 <pvPortMalloc+0x188>)
 800f568:	681a      	ldr	r2, [r3, #0]
 800f56a:	4b1b      	ldr	r3, [pc, #108]	; (800f5d8 <pvPortMalloc+0x190>)
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	429a      	cmp	r2, r3
 800f570:	d203      	bcs.n	800f57a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f572:	4b17      	ldr	r3, [pc, #92]	; (800f5d0 <pvPortMalloc+0x188>)
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	4a18      	ldr	r2, [pc, #96]	; (800f5d8 <pvPortMalloc+0x190>)
 800f578:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f57c:	685a      	ldr	r2, [r3, #4]
 800f57e:	4b13      	ldr	r3, [pc, #76]	; (800f5cc <pvPortMalloc+0x184>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	431a      	orrs	r2, r3
 800f584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f586:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f58a:	2200      	movs	r2, #0
 800f58c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f58e:	4b13      	ldr	r3, [pc, #76]	; (800f5dc <pvPortMalloc+0x194>)
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	3301      	adds	r3, #1
 800f594:	4a11      	ldr	r2, [pc, #68]	; (800f5dc <pvPortMalloc+0x194>)
 800f596:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f598:	f7fe fc06 	bl	800dda8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f59c:	69fb      	ldr	r3, [r7, #28]
 800f59e:	f003 0307 	and.w	r3, r3, #7
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d00a      	beq.n	800f5bc <pvPortMalloc+0x174>
	__asm volatile
 800f5a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5aa:	f383 8811 	msr	BASEPRI, r3
 800f5ae:	f3bf 8f6f 	isb	sy
 800f5b2:	f3bf 8f4f 	dsb	sy
 800f5b6:	60fb      	str	r3, [r7, #12]
}
 800f5b8:	bf00      	nop
 800f5ba:	e7fe      	b.n	800f5ba <pvPortMalloc+0x172>
	return pvReturn;
 800f5bc:	69fb      	ldr	r3, [r7, #28]
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	3728      	adds	r7, #40	; 0x28
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	bd80      	pop	{r7, pc}
 800f5c6:	bf00      	nop
 800f5c8:	200034e8 	.word	0x200034e8
 800f5cc:	200034fc 	.word	0x200034fc
 800f5d0:	200034ec 	.word	0x200034ec
 800f5d4:	200034e0 	.word	0x200034e0
 800f5d8:	200034f0 	.word	0x200034f0
 800f5dc:	200034f4 	.word	0x200034f4

0800f5e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b086      	sub	sp, #24
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d04d      	beq.n	800f68e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f5f2:	2308      	movs	r3, #8
 800f5f4:	425b      	negs	r3, r3
 800f5f6:	697a      	ldr	r2, [r7, #20]
 800f5f8:	4413      	add	r3, r2
 800f5fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	685a      	ldr	r2, [r3, #4]
 800f604:	4b24      	ldr	r3, [pc, #144]	; (800f698 <vPortFree+0xb8>)
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	4013      	ands	r3, r2
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d10a      	bne.n	800f624 <vPortFree+0x44>
	__asm volatile
 800f60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f612:	f383 8811 	msr	BASEPRI, r3
 800f616:	f3bf 8f6f 	isb	sy
 800f61a:	f3bf 8f4f 	dsb	sy
 800f61e:	60fb      	str	r3, [r7, #12]
}
 800f620:	bf00      	nop
 800f622:	e7fe      	b.n	800f622 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d00a      	beq.n	800f642 <vPortFree+0x62>
	__asm volatile
 800f62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f630:	f383 8811 	msr	BASEPRI, r3
 800f634:	f3bf 8f6f 	isb	sy
 800f638:	f3bf 8f4f 	dsb	sy
 800f63c:	60bb      	str	r3, [r7, #8]
}
 800f63e:	bf00      	nop
 800f640:	e7fe      	b.n	800f640 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f642:	693b      	ldr	r3, [r7, #16]
 800f644:	685a      	ldr	r2, [r3, #4]
 800f646:	4b14      	ldr	r3, [pc, #80]	; (800f698 <vPortFree+0xb8>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	4013      	ands	r3, r2
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d01e      	beq.n	800f68e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f650:	693b      	ldr	r3, [r7, #16]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d11a      	bne.n	800f68e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	685a      	ldr	r2, [r3, #4]
 800f65c:	4b0e      	ldr	r3, [pc, #56]	; (800f698 <vPortFree+0xb8>)
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	43db      	mvns	r3, r3
 800f662:	401a      	ands	r2, r3
 800f664:	693b      	ldr	r3, [r7, #16]
 800f666:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f668:	f7fe fb90 	bl	800dd8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	685a      	ldr	r2, [r3, #4]
 800f670:	4b0a      	ldr	r3, [pc, #40]	; (800f69c <vPortFree+0xbc>)
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	4413      	add	r3, r2
 800f676:	4a09      	ldr	r2, [pc, #36]	; (800f69c <vPortFree+0xbc>)
 800f678:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f67a:	6938      	ldr	r0, [r7, #16]
 800f67c:	f000 f874 	bl	800f768 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f680:	4b07      	ldr	r3, [pc, #28]	; (800f6a0 <vPortFree+0xc0>)
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	3301      	adds	r3, #1
 800f686:	4a06      	ldr	r2, [pc, #24]	; (800f6a0 <vPortFree+0xc0>)
 800f688:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f68a:	f7fe fb8d 	bl	800dda8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f68e:	bf00      	nop
 800f690:	3718      	adds	r7, #24
 800f692:	46bd      	mov	sp, r7
 800f694:	bd80      	pop	{r7, pc}
 800f696:	bf00      	nop
 800f698:	200034fc 	.word	0x200034fc
 800f69c:	200034ec 	.word	0x200034ec
 800f6a0:	200034f8 	.word	0x200034f8

0800f6a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b085      	sub	sp, #20
 800f6a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f6aa:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800f6ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f6b0:	4b27      	ldr	r3, [pc, #156]	; (800f750 <prvHeapInit+0xac>)
 800f6b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	f003 0307 	and.w	r3, r3, #7
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d00c      	beq.n	800f6d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	3307      	adds	r3, #7
 800f6c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f023 0307 	bic.w	r3, r3, #7
 800f6ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f6cc:	68ba      	ldr	r2, [r7, #8]
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	4a1f      	ldr	r2, [pc, #124]	; (800f750 <prvHeapInit+0xac>)
 800f6d4:	4413      	add	r3, r2
 800f6d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f6dc:	4a1d      	ldr	r2, [pc, #116]	; (800f754 <prvHeapInit+0xb0>)
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f6e2:	4b1c      	ldr	r3, [pc, #112]	; (800f754 <prvHeapInit+0xb0>)
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	68ba      	ldr	r2, [r7, #8]
 800f6ec:	4413      	add	r3, r2
 800f6ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f6f0:	2208      	movs	r2, #8
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	1a9b      	subs	r3, r3, r2
 800f6f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	f023 0307 	bic.w	r3, r3, #7
 800f6fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	4a15      	ldr	r2, [pc, #84]	; (800f758 <prvHeapInit+0xb4>)
 800f704:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f706:	4b14      	ldr	r3, [pc, #80]	; (800f758 <prvHeapInit+0xb4>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	2200      	movs	r2, #0
 800f70c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f70e:	4b12      	ldr	r3, [pc, #72]	; (800f758 <prvHeapInit+0xb4>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	2200      	movs	r2, #0
 800f714:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	68fa      	ldr	r2, [r7, #12]
 800f71e:	1ad2      	subs	r2, r2, r3
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f724:	4b0c      	ldr	r3, [pc, #48]	; (800f758 <prvHeapInit+0xb4>)
 800f726:	681a      	ldr	r2, [r3, #0]
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	4a0a      	ldr	r2, [pc, #40]	; (800f75c <prvHeapInit+0xb8>)
 800f732:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f734:	683b      	ldr	r3, [r7, #0]
 800f736:	685b      	ldr	r3, [r3, #4]
 800f738:	4a09      	ldr	r2, [pc, #36]	; (800f760 <prvHeapInit+0xbc>)
 800f73a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f73c:	4b09      	ldr	r3, [pc, #36]	; (800f764 <prvHeapInit+0xc0>)
 800f73e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f742:	601a      	str	r2, [r3, #0]
}
 800f744:	bf00      	nop
 800f746:	3714      	adds	r7, #20
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr
 800f750:	200015a0 	.word	0x200015a0
 800f754:	200034e0 	.word	0x200034e0
 800f758:	200034e8 	.word	0x200034e8
 800f75c:	200034f0 	.word	0x200034f0
 800f760:	200034ec 	.word	0x200034ec
 800f764:	200034fc 	.word	0x200034fc

0800f768 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f768:	b480      	push	{r7}
 800f76a:	b085      	sub	sp, #20
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f770:	4b28      	ldr	r3, [pc, #160]	; (800f814 <prvInsertBlockIntoFreeList+0xac>)
 800f772:	60fb      	str	r3, [r7, #12]
 800f774:	e002      	b.n	800f77c <prvInsertBlockIntoFreeList+0x14>
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	60fb      	str	r3, [r7, #12]
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	687a      	ldr	r2, [r7, #4]
 800f782:	429a      	cmp	r2, r3
 800f784:	d8f7      	bhi.n	800f776 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	685b      	ldr	r3, [r3, #4]
 800f78e:	68ba      	ldr	r2, [r7, #8]
 800f790:	4413      	add	r3, r2
 800f792:	687a      	ldr	r2, [r7, #4]
 800f794:	429a      	cmp	r2, r3
 800f796:	d108      	bne.n	800f7aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	685a      	ldr	r2, [r3, #4]
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	685b      	ldr	r3, [r3, #4]
 800f7a0:	441a      	add	r2, r3
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	685b      	ldr	r3, [r3, #4]
 800f7b2:	68ba      	ldr	r2, [r7, #8]
 800f7b4:	441a      	add	r2, r3
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	429a      	cmp	r2, r3
 800f7bc:	d118      	bne.n	800f7f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	681a      	ldr	r2, [r3, #0]
 800f7c2:	4b15      	ldr	r3, [pc, #84]	; (800f818 <prvInsertBlockIntoFreeList+0xb0>)
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	429a      	cmp	r2, r3
 800f7c8:	d00d      	beq.n	800f7e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	685a      	ldr	r2, [r3, #4]
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	685b      	ldr	r3, [r3, #4]
 800f7d4:	441a      	add	r2, r3
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	681a      	ldr	r2, [r3, #0]
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	601a      	str	r2, [r3, #0]
 800f7e4:	e008      	b.n	800f7f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f7e6:	4b0c      	ldr	r3, [pc, #48]	; (800f818 <prvInsertBlockIntoFreeList+0xb0>)
 800f7e8:	681a      	ldr	r2, [r3, #0]
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	601a      	str	r2, [r3, #0]
 800f7ee:	e003      	b.n	800f7f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	681a      	ldr	r2, [r3, #0]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f7f8:	68fa      	ldr	r2, [r7, #12]
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	429a      	cmp	r2, r3
 800f7fe:	d002      	beq.n	800f806 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f806:	bf00      	nop
 800f808:	3714      	adds	r7, #20
 800f80a:	46bd      	mov	sp, r7
 800f80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f810:	4770      	bx	lr
 800f812:	bf00      	nop
 800f814:	200034e0 	.word	0x200034e0
 800f818:	200034e8 	.word	0x200034e8

0800f81c <_ZdlPvj>:
 800f81c:	f000 b814 	b.w	800f848 <_ZdlPv>

0800f820 <_Znwj>:
 800f820:	2801      	cmp	r0, #1
 800f822:	bf38      	it	cc
 800f824:	2001      	movcc	r0, #1
 800f826:	b510      	push	{r4, lr}
 800f828:	4604      	mov	r4, r0
 800f82a:	4620      	mov	r0, r4
 800f82c:	f000 ff78 	bl	8010720 <malloc>
 800f830:	b930      	cbnz	r0, 800f840 <_Znwj+0x20>
 800f832:	f000 f81d 	bl	800f870 <_ZSt15get_new_handlerv>
 800f836:	b908      	cbnz	r0, 800f83c <_Znwj+0x1c>
 800f838:	f000 ff3c 	bl	80106b4 <abort>
 800f83c:	4780      	blx	r0
 800f83e:	e7f4      	b.n	800f82a <_Znwj+0xa>
 800f840:	bd10      	pop	{r4, pc}

0800f842 <__cxa_pure_virtual>:
 800f842:	b508      	push	{r3, lr}
 800f844:	f000 f80e 	bl	800f864 <_ZSt9terminatev>

0800f848 <_ZdlPv>:
 800f848:	f000 bf72 	b.w	8010730 <free>

0800f84c <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f84c:	b508      	push	{r3, lr}
 800f84e:	4780      	blx	r0
 800f850:	f000 ff30 	bl	80106b4 <abort>

0800f854 <_ZSt13get_terminatev>:
 800f854:	4b02      	ldr	r3, [pc, #8]	; (800f860 <_ZSt13get_terminatev+0xc>)
 800f856:	6818      	ldr	r0, [r3, #0]
 800f858:	f3bf 8f5b 	dmb	ish
 800f85c:	4770      	bx	lr
 800f85e:	bf00      	nop
 800f860:	20000048 	.word	0x20000048

0800f864 <_ZSt9terminatev>:
 800f864:	b508      	push	{r3, lr}
 800f866:	f7ff fff5 	bl	800f854 <_ZSt13get_terminatev>
 800f86a:	f7ff ffef 	bl	800f84c <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800f870 <_ZSt15get_new_handlerv>:
 800f870:	4b02      	ldr	r3, [pc, #8]	; (800f87c <_ZSt15get_new_handlerv+0xc>)
 800f872:	6818      	ldr	r0, [r3, #0]
 800f874:	f3bf 8f5b 	dmb	ish
 800f878:	4770      	bx	lr
 800f87a:	bf00      	nop
 800f87c:	20003500 	.word	0x20003500

0800f880 <pow>:
 800f880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f882:	ed2d 8b02 	vpush	{d8}
 800f886:	eeb0 8a40 	vmov.f32	s16, s0
 800f88a:	eef0 8a60 	vmov.f32	s17, s1
 800f88e:	ec55 4b11 	vmov	r4, r5, d1
 800f892:	f000 f865 	bl	800f960 <__ieee754_pow>
 800f896:	4622      	mov	r2, r4
 800f898:	462b      	mov	r3, r5
 800f89a:	4620      	mov	r0, r4
 800f89c:	4629      	mov	r1, r5
 800f89e:	ec57 6b10 	vmov	r6, r7, d0
 800f8a2:	f7f1 f953 	bl	8000b4c <__aeabi_dcmpun>
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	d13b      	bne.n	800f922 <pow+0xa2>
 800f8aa:	ec51 0b18 	vmov	r0, r1, d8
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	f7f1 f919 	bl	8000ae8 <__aeabi_dcmpeq>
 800f8b6:	b1b8      	cbz	r0, 800f8e8 <pow+0x68>
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	4620      	mov	r0, r4
 800f8be:	4629      	mov	r1, r5
 800f8c0:	f7f1 f912 	bl	8000ae8 <__aeabi_dcmpeq>
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	d146      	bne.n	800f956 <pow+0xd6>
 800f8c8:	ec45 4b10 	vmov	d0, r4, r5
 800f8cc:	f000 fe61 	bl	8010592 <finite>
 800f8d0:	b338      	cbz	r0, 800f922 <pow+0xa2>
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	4620      	mov	r0, r4
 800f8d8:	4629      	mov	r1, r5
 800f8da:	f7f1 f90f 	bl	8000afc <__aeabi_dcmplt>
 800f8de:	b300      	cbz	r0, 800f922 <pow+0xa2>
 800f8e0:	f000 fef4 	bl	80106cc <__errno>
 800f8e4:	2322      	movs	r3, #34	; 0x22
 800f8e6:	e01b      	b.n	800f920 <pow+0xa0>
 800f8e8:	ec47 6b10 	vmov	d0, r6, r7
 800f8ec:	f000 fe51 	bl	8010592 <finite>
 800f8f0:	b9e0      	cbnz	r0, 800f92c <pow+0xac>
 800f8f2:	eeb0 0a48 	vmov.f32	s0, s16
 800f8f6:	eef0 0a68 	vmov.f32	s1, s17
 800f8fa:	f000 fe4a 	bl	8010592 <finite>
 800f8fe:	b1a8      	cbz	r0, 800f92c <pow+0xac>
 800f900:	ec45 4b10 	vmov	d0, r4, r5
 800f904:	f000 fe45 	bl	8010592 <finite>
 800f908:	b180      	cbz	r0, 800f92c <pow+0xac>
 800f90a:	4632      	mov	r2, r6
 800f90c:	463b      	mov	r3, r7
 800f90e:	4630      	mov	r0, r6
 800f910:	4639      	mov	r1, r7
 800f912:	f7f1 f91b 	bl	8000b4c <__aeabi_dcmpun>
 800f916:	2800      	cmp	r0, #0
 800f918:	d0e2      	beq.n	800f8e0 <pow+0x60>
 800f91a:	f000 fed7 	bl	80106cc <__errno>
 800f91e:	2321      	movs	r3, #33	; 0x21
 800f920:	6003      	str	r3, [r0, #0]
 800f922:	ecbd 8b02 	vpop	{d8}
 800f926:	ec47 6b10 	vmov	d0, r6, r7
 800f92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f92c:	2200      	movs	r2, #0
 800f92e:	2300      	movs	r3, #0
 800f930:	4630      	mov	r0, r6
 800f932:	4639      	mov	r1, r7
 800f934:	f7f1 f8d8 	bl	8000ae8 <__aeabi_dcmpeq>
 800f938:	2800      	cmp	r0, #0
 800f93a:	d0f2      	beq.n	800f922 <pow+0xa2>
 800f93c:	eeb0 0a48 	vmov.f32	s0, s16
 800f940:	eef0 0a68 	vmov.f32	s1, s17
 800f944:	f000 fe25 	bl	8010592 <finite>
 800f948:	2800      	cmp	r0, #0
 800f94a:	d0ea      	beq.n	800f922 <pow+0xa2>
 800f94c:	ec45 4b10 	vmov	d0, r4, r5
 800f950:	f000 fe1f 	bl	8010592 <finite>
 800f954:	e7c3      	b.n	800f8de <pow+0x5e>
 800f956:	4f01      	ldr	r7, [pc, #4]	; (800f95c <pow+0xdc>)
 800f958:	2600      	movs	r6, #0
 800f95a:	e7e2      	b.n	800f922 <pow+0xa2>
 800f95c:	3ff00000 	.word	0x3ff00000

0800f960 <__ieee754_pow>:
 800f960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f964:	ed2d 8b06 	vpush	{d8-d10}
 800f968:	b089      	sub	sp, #36	; 0x24
 800f96a:	ed8d 1b00 	vstr	d1, [sp]
 800f96e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f972:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f976:	ea58 0102 	orrs.w	r1, r8, r2
 800f97a:	ec57 6b10 	vmov	r6, r7, d0
 800f97e:	d115      	bne.n	800f9ac <__ieee754_pow+0x4c>
 800f980:	19b3      	adds	r3, r6, r6
 800f982:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800f986:	4152      	adcs	r2, r2
 800f988:	4299      	cmp	r1, r3
 800f98a:	4b89      	ldr	r3, [pc, #548]	; (800fbb0 <__ieee754_pow+0x250>)
 800f98c:	4193      	sbcs	r3, r2
 800f98e:	f080 84d2 	bcs.w	8010336 <__ieee754_pow+0x9d6>
 800f992:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f996:	4630      	mov	r0, r6
 800f998:	4639      	mov	r1, r7
 800f99a:	f7f0 fc87 	bl	80002ac <__adddf3>
 800f99e:	ec41 0b10 	vmov	d0, r0, r1
 800f9a2:	b009      	add	sp, #36	; 0x24
 800f9a4:	ecbd 8b06 	vpop	{d8-d10}
 800f9a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ac:	4b81      	ldr	r3, [pc, #516]	; (800fbb4 <__ieee754_pow+0x254>)
 800f9ae:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f9b2:	429c      	cmp	r4, r3
 800f9b4:	ee10 aa10 	vmov	sl, s0
 800f9b8:	463d      	mov	r5, r7
 800f9ba:	dc06      	bgt.n	800f9ca <__ieee754_pow+0x6a>
 800f9bc:	d101      	bne.n	800f9c2 <__ieee754_pow+0x62>
 800f9be:	2e00      	cmp	r6, #0
 800f9c0:	d1e7      	bne.n	800f992 <__ieee754_pow+0x32>
 800f9c2:	4598      	cmp	r8, r3
 800f9c4:	dc01      	bgt.n	800f9ca <__ieee754_pow+0x6a>
 800f9c6:	d10f      	bne.n	800f9e8 <__ieee754_pow+0x88>
 800f9c8:	b172      	cbz	r2, 800f9e8 <__ieee754_pow+0x88>
 800f9ca:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800f9ce:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800f9d2:	ea55 050a 	orrs.w	r5, r5, sl
 800f9d6:	d1dc      	bne.n	800f992 <__ieee754_pow+0x32>
 800f9d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f9dc:	18db      	adds	r3, r3, r3
 800f9de:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800f9e2:	4152      	adcs	r2, r2
 800f9e4:	429d      	cmp	r5, r3
 800f9e6:	e7d0      	b.n	800f98a <__ieee754_pow+0x2a>
 800f9e8:	2d00      	cmp	r5, #0
 800f9ea:	da3b      	bge.n	800fa64 <__ieee754_pow+0x104>
 800f9ec:	4b72      	ldr	r3, [pc, #456]	; (800fbb8 <__ieee754_pow+0x258>)
 800f9ee:	4598      	cmp	r8, r3
 800f9f0:	dc51      	bgt.n	800fa96 <__ieee754_pow+0x136>
 800f9f2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f9f6:	4598      	cmp	r8, r3
 800f9f8:	f340 84ac 	ble.w	8010354 <__ieee754_pow+0x9f4>
 800f9fc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fa00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fa04:	2b14      	cmp	r3, #20
 800fa06:	dd0f      	ble.n	800fa28 <__ieee754_pow+0xc8>
 800fa08:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800fa0c:	fa22 f103 	lsr.w	r1, r2, r3
 800fa10:	fa01 f303 	lsl.w	r3, r1, r3
 800fa14:	4293      	cmp	r3, r2
 800fa16:	f040 849d 	bne.w	8010354 <__ieee754_pow+0x9f4>
 800fa1a:	f001 0101 	and.w	r1, r1, #1
 800fa1e:	f1c1 0302 	rsb	r3, r1, #2
 800fa22:	9304      	str	r3, [sp, #16]
 800fa24:	b182      	cbz	r2, 800fa48 <__ieee754_pow+0xe8>
 800fa26:	e05f      	b.n	800fae8 <__ieee754_pow+0x188>
 800fa28:	2a00      	cmp	r2, #0
 800fa2a:	d15b      	bne.n	800fae4 <__ieee754_pow+0x184>
 800fa2c:	f1c3 0314 	rsb	r3, r3, #20
 800fa30:	fa48 f103 	asr.w	r1, r8, r3
 800fa34:	fa01 f303 	lsl.w	r3, r1, r3
 800fa38:	4543      	cmp	r3, r8
 800fa3a:	f040 8488 	bne.w	801034e <__ieee754_pow+0x9ee>
 800fa3e:	f001 0101 	and.w	r1, r1, #1
 800fa42:	f1c1 0302 	rsb	r3, r1, #2
 800fa46:	9304      	str	r3, [sp, #16]
 800fa48:	4b5c      	ldr	r3, [pc, #368]	; (800fbbc <__ieee754_pow+0x25c>)
 800fa4a:	4598      	cmp	r8, r3
 800fa4c:	d132      	bne.n	800fab4 <__ieee754_pow+0x154>
 800fa4e:	f1b9 0f00 	cmp.w	r9, #0
 800fa52:	f280 8478 	bge.w	8010346 <__ieee754_pow+0x9e6>
 800fa56:	4959      	ldr	r1, [pc, #356]	; (800fbbc <__ieee754_pow+0x25c>)
 800fa58:	4632      	mov	r2, r6
 800fa5a:	463b      	mov	r3, r7
 800fa5c:	2000      	movs	r0, #0
 800fa5e:	f7f0 ff05 	bl	800086c <__aeabi_ddiv>
 800fa62:	e79c      	b.n	800f99e <__ieee754_pow+0x3e>
 800fa64:	2300      	movs	r3, #0
 800fa66:	9304      	str	r3, [sp, #16]
 800fa68:	2a00      	cmp	r2, #0
 800fa6a:	d13d      	bne.n	800fae8 <__ieee754_pow+0x188>
 800fa6c:	4b51      	ldr	r3, [pc, #324]	; (800fbb4 <__ieee754_pow+0x254>)
 800fa6e:	4598      	cmp	r8, r3
 800fa70:	d1ea      	bne.n	800fa48 <__ieee754_pow+0xe8>
 800fa72:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800fa76:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800fa7a:	ea53 030a 	orrs.w	r3, r3, sl
 800fa7e:	f000 845a 	beq.w	8010336 <__ieee754_pow+0x9d6>
 800fa82:	4b4f      	ldr	r3, [pc, #316]	; (800fbc0 <__ieee754_pow+0x260>)
 800fa84:	429c      	cmp	r4, r3
 800fa86:	dd08      	ble.n	800fa9a <__ieee754_pow+0x13a>
 800fa88:	f1b9 0f00 	cmp.w	r9, #0
 800fa8c:	f2c0 8457 	blt.w	801033e <__ieee754_pow+0x9de>
 800fa90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa94:	e783      	b.n	800f99e <__ieee754_pow+0x3e>
 800fa96:	2302      	movs	r3, #2
 800fa98:	e7e5      	b.n	800fa66 <__ieee754_pow+0x106>
 800fa9a:	f1b9 0f00 	cmp.w	r9, #0
 800fa9e:	f04f 0000 	mov.w	r0, #0
 800faa2:	f04f 0100 	mov.w	r1, #0
 800faa6:	f6bf af7a 	bge.w	800f99e <__ieee754_pow+0x3e>
 800faaa:	e9dd 0300 	ldrd	r0, r3, [sp]
 800faae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fab2:	e774      	b.n	800f99e <__ieee754_pow+0x3e>
 800fab4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800fab8:	d106      	bne.n	800fac8 <__ieee754_pow+0x168>
 800faba:	4632      	mov	r2, r6
 800fabc:	463b      	mov	r3, r7
 800fabe:	4630      	mov	r0, r6
 800fac0:	4639      	mov	r1, r7
 800fac2:	f7f0 fda9 	bl	8000618 <__aeabi_dmul>
 800fac6:	e76a      	b.n	800f99e <__ieee754_pow+0x3e>
 800fac8:	4b3e      	ldr	r3, [pc, #248]	; (800fbc4 <__ieee754_pow+0x264>)
 800faca:	4599      	cmp	r9, r3
 800facc:	d10c      	bne.n	800fae8 <__ieee754_pow+0x188>
 800face:	2d00      	cmp	r5, #0
 800fad0:	db0a      	blt.n	800fae8 <__ieee754_pow+0x188>
 800fad2:	ec47 6b10 	vmov	d0, r6, r7
 800fad6:	b009      	add	sp, #36	; 0x24
 800fad8:	ecbd 8b06 	vpop	{d8-d10}
 800fadc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fae0:	f000 bc6c 	b.w	80103bc <__ieee754_sqrt>
 800fae4:	2300      	movs	r3, #0
 800fae6:	9304      	str	r3, [sp, #16]
 800fae8:	ec47 6b10 	vmov	d0, r6, r7
 800faec:	f000 fd48 	bl	8010580 <fabs>
 800faf0:	ec51 0b10 	vmov	r0, r1, d0
 800faf4:	f1ba 0f00 	cmp.w	sl, #0
 800faf8:	d129      	bne.n	800fb4e <__ieee754_pow+0x1ee>
 800fafa:	b124      	cbz	r4, 800fb06 <__ieee754_pow+0x1a6>
 800fafc:	4b2f      	ldr	r3, [pc, #188]	; (800fbbc <__ieee754_pow+0x25c>)
 800fafe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800fb02:	429a      	cmp	r2, r3
 800fb04:	d123      	bne.n	800fb4e <__ieee754_pow+0x1ee>
 800fb06:	f1b9 0f00 	cmp.w	r9, #0
 800fb0a:	da05      	bge.n	800fb18 <__ieee754_pow+0x1b8>
 800fb0c:	4602      	mov	r2, r0
 800fb0e:	460b      	mov	r3, r1
 800fb10:	2000      	movs	r0, #0
 800fb12:	492a      	ldr	r1, [pc, #168]	; (800fbbc <__ieee754_pow+0x25c>)
 800fb14:	f7f0 feaa 	bl	800086c <__aeabi_ddiv>
 800fb18:	2d00      	cmp	r5, #0
 800fb1a:	f6bf af40 	bge.w	800f99e <__ieee754_pow+0x3e>
 800fb1e:	9b04      	ldr	r3, [sp, #16]
 800fb20:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800fb24:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fb28:	4323      	orrs	r3, r4
 800fb2a:	d108      	bne.n	800fb3e <__ieee754_pow+0x1de>
 800fb2c:	4602      	mov	r2, r0
 800fb2e:	460b      	mov	r3, r1
 800fb30:	4610      	mov	r0, r2
 800fb32:	4619      	mov	r1, r3
 800fb34:	f7f0 fbb8 	bl	80002a8 <__aeabi_dsub>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	e78f      	b.n	800fa5e <__ieee754_pow+0xfe>
 800fb3e:	9b04      	ldr	r3, [sp, #16]
 800fb40:	2b01      	cmp	r3, #1
 800fb42:	f47f af2c 	bne.w	800f99e <__ieee754_pow+0x3e>
 800fb46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fb4a:	4619      	mov	r1, r3
 800fb4c:	e727      	b.n	800f99e <__ieee754_pow+0x3e>
 800fb4e:	0feb      	lsrs	r3, r5, #31
 800fb50:	3b01      	subs	r3, #1
 800fb52:	9306      	str	r3, [sp, #24]
 800fb54:	9a06      	ldr	r2, [sp, #24]
 800fb56:	9b04      	ldr	r3, [sp, #16]
 800fb58:	4313      	orrs	r3, r2
 800fb5a:	d102      	bne.n	800fb62 <__ieee754_pow+0x202>
 800fb5c:	4632      	mov	r2, r6
 800fb5e:	463b      	mov	r3, r7
 800fb60:	e7e6      	b.n	800fb30 <__ieee754_pow+0x1d0>
 800fb62:	4b19      	ldr	r3, [pc, #100]	; (800fbc8 <__ieee754_pow+0x268>)
 800fb64:	4598      	cmp	r8, r3
 800fb66:	f340 80fb 	ble.w	800fd60 <__ieee754_pow+0x400>
 800fb6a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800fb6e:	4598      	cmp	r8, r3
 800fb70:	4b13      	ldr	r3, [pc, #76]	; (800fbc0 <__ieee754_pow+0x260>)
 800fb72:	dd0c      	ble.n	800fb8e <__ieee754_pow+0x22e>
 800fb74:	429c      	cmp	r4, r3
 800fb76:	dc0f      	bgt.n	800fb98 <__ieee754_pow+0x238>
 800fb78:	f1b9 0f00 	cmp.w	r9, #0
 800fb7c:	da0f      	bge.n	800fb9e <__ieee754_pow+0x23e>
 800fb7e:	2000      	movs	r0, #0
 800fb80:	b009      	add	sp, #36	; 0x24
 800fb82:	ecbd 8b06 	vpop	{d8-d10}
 800fb86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb8a:	f000 bcf0 	b.w	801056e <__math_oflow>
 800fb8e:	429c      	cmp	r4, r3
 800fb90:	dbf2      	blt.n	800fb78 <__ieee754_pow+0x218>
 800fb92:	4b0a      	ldr	r3, [pc, #40]	; (800fbbc <__ieee754_pow+0x25c>)
 800fb94:	429c      	cmp	r4, r3
 800fb96:	dd19      	ble.n	800fbcc <__ieee754_pow+0x26c>
 800fb98:	f1b9 0f00 	cmp.w	r9, #0
 800fb9c:	dcef      	bgt.n	800fb7e <__ieee754_pow+0x21e>
 800fb9e:	2000      	movs	r0, #0
 800fba0:	b009      	add	sp, #36	; 0x24
 800fba2:	ecbd 8b06 	vpop	{d8-d10}
 800fba6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbaa:	f000 bcd7 	b.w	801055c <__math_uflow>
 800fbae:	bf00      	nop
 800fbb0:	fff00000 	.word	0xfff00000
 800fbb4:	7ff00000 	.word	0x7ff00000
 800fbb8:	433fffff 	.word	0x433fffff
 800fbbc:	3ff00000 	.word	0x3ff00000
 800fbc0:	3fefffff 	.word	0x3fefffff
 800fbc4:	3fe00000 	.word	0x3fe00000
 800fbc8:	41e00000 	.word	0x41e00000
 800fbcc:	4b60      	ldr	r3, [pc, #384]	; (800fd50 <__ieee754_pow+0x3f0>)
 800fbce:	2200      	movs	r2, #0
 800fbd0:	f7f0 fb6a 	bl	80002a8 <__aeabi_dsub>
 800fbd4:	a354      	add	r3, pc, #336	; (adr r3, 800fd28 <__ieee754_pow+0x3c8>)
 800fbd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbda:	4604      	mov	r4, r0
 800fbdc:	460d      	mov	r5, r1
 800fbde:	f7f0 fd1b 	bl	8000618 <__aeabi_dmul>
 800fbe2:	a353      	add	r3, pc, #332	; (adr r3, 800fd30 <__ieee754_pow+0x3d0>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	4606      	mov	r6, r0
 800fbea:	460f      	mov	r7, r1
 800fbec:	4620      	mov	r0, r4
 800fbee:	4629      	mov	r1, r5
 800fbf0:	f7f0 fd12 	bl	8000618 <__aeabi_dmul>
 800fbf4:	4b57      	ldr	r3, [pc, #348]	; (800fd54 <__ieee754_pow+0x3f4>)
 800fbf6:	4682      	mov	sl, r0
 800fbf8:	468b      	mov	fp, r1
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	4629      	mov	r1, r5
 800fc00:	f7f0 fd0a 	bl	8000618 <__aeabi_dmul>
 800fc04:	4602      	mov	r2, r0
 800fc06:	460b      	mov	r3, r1
 800fc08:	a14b      	add	r1, pc, #300	; (adr r1, 800fd38 <__ieee754_pow+0x3d8>)
 800fc0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc0e:	f7f0 fb4b 	bl	80002a8 <__aeabi_dsub>
 800fc12:	4622      	mov	r2, r4
 800fc14:	462b      	mov	r3, r5
 800fc16:	f7f0 fcff 	bl	8000618 <__aeabi_dmul>
 800fc1a:	4602      	mov	r2, r0
 800fc1c:	460b      	mov	r3, r1
 800fc1e:	2000      	movs	r0, #0
 800fc20:	494d      	ldr	r1, [pc, #308]	; (800fd58 <__ieee754_pow+0x3f8>)
 800fc22:	f7f0 fb41 	bl	80002a8 <__aeabi_dsub>
 800fc26:	4622      	mov	r2, r4
 800fc28:	4680      	mov	r8, r0
 800fc2a:	4689      	mov	r9, r1
 800fc2c:	462b      	mov	r3, r5
 800fc2e:	4620      	mov	r0, r4
 800fc30:	4629      	mov	r1, r5
 800fc32:	f7f0 fcf1 	bl	8000618 <__aeabi_dmul>
 800fc36:	4602      	mov	r2, r0
 800fc38:	460b      	mov	r3, r1
 800fc3a:	4640      	mov	r0, r8
 800fc3c:	4649      	mov	r1, r9
 800fc3e:	f7f0 fceb 	bl	8000618 <__aeabi_dmul>
 800fc42:	a33f      	add	r3, pc, #252	; (adr r3, 800fd40 <__ieee754_pow+0x3e0>)
 800fc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc48:	f7f0 fce6 	bl	8000618 <__aeabi_dmul>
 800fc4c:	4602      	mov	r2, r0
 800fc4e:	460b      	mov	r3, r1
 800fc50:	4650      	mov	r0, sl
 800fc52:	4659      	mov	r1, fp
 800fc54:	f7f0 fb28 	bl	80002a8 <__aeabi_dsub>
 800fc58:	4602      	mov	r2, r0
 800fc5a:	460b      	mov	r3, r1
 800fc5c:	4680      	mov	r8, r0
 800fc5e:	4689      	mov	r9, r1
 800fc60:	4630      	mov	r0, r6
 800fc62:	4639      	mov	r1, r7
 800fc64:	f7f0 fb22 	bl	80002ac <__adddf3>
 800fc68:	2000      	movs	r0, #0
 800fc6a:	4632      	mov	r2, r6
 800fc6c:	463b      	mov	r3, r7
 800fc6e:	4604      	mov	r4, r0
 800fc70:	460d      	mov	r5, r1
 800fc72:	f7f0 fb19 	bl	80002a8 <__aeabi_dsub>
 800fc76:	4602      	mov	r2, r0
 800fc78:	460b      	mov	r3, r1
 800fc7a:	4640      	mov	r0, r8
 800fc7c:	4649      	mov	r1, r9
 800fc7e:	f7f0 fb13 	bl	80002a8 <__aeabi_dsub>
 800fc82:	9b04      	ldr	r3, [sp, #16]
 800fc84:	9a06      	ldr	r2, [sp, #24]
 800fc86:	3b01      	subs	r3, #1
 800fc88:	4313      	orrs	r3, r2
 800fc8a:	4682      	mov	sl, r0
 800fc8c:	468b      	mov	fp, r1
 800fc8e:	f040 81e7 	bne.w	8010060 <__ieee754_pow+0x700>
 800fc92:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800fd48 <__ieee754_pow+0x3e8>
 800fc96:	eeb0 8a47 	vmov.f32	s16, s14
 800fc9a:	eef0 8a67 	vmov.f32	s17, s15
 800fc9e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fca2:	2600      	movs	r6, #0
 800fca4:	4632      	mov	r2, r6
 800fca6:	463b      	mov	r3, r7
 800fca8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fcac:	f7f0 fafc 	bl	80002a8 <__aeabi_dsub>
 800fcb0:	4622      	mov	r2, r4
 800fcb2:	462b      	mov	r3, r5
 800fcb4:	f7f0 fcb0 	bl	8000618 <__aeabi_dmul>
 800fcb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcbc:	4680      	mov	r8, r0
 800fcbe:	4689      	mov	r9, r1
 800fcc0:	4650      	mov	r0, sl
 800fcc2:	4659      	mov	r1, fp
 800fcc4:	f7f0 fca8 	bl	8000618 <__aeabi_dmul>
 800fcc8:	4602      	mov	r2, r0
 800fcca:	460b      	mov	r3, r1
 800fccc:	4640      	mov	r0, r8
 800fcce:	4649      	mov	r1, r9
 800fcd0:	f7f0 faec 	bl	80002ac <__adddf3>
 800fcd4:	4632      	mov	r2, r6
 800fcd6:	463b      	mov	r3, r7
 800fcd8:	4680      	mov	r8, r0
 800fcda:	4689      	mov	r9, r1
 800fcdc:	4620      	mov	r0, r4
 800fcde:	4629      	mov	r1, r5
 800fce0:	f7f0 fc9a 	bl	8000618 <__aeabi_dmul>
 800fce4:	460b      	mov	r3, r1
 800fce6:	4604      	mov	r4, r0
 800fce8:	460d      	mov	r5, r1
 800fcea:	4602      	mov	r2, r0
 800fcec:	4649      	mov	r1, r9
 800fcee:	4640      	mov	r0, r8
 800fcf0:	f7f0 fadc 	bl	80002ac <__adddf3>
 800fcf4:	4b19      	ldr	r3, [pc, #100]	; (800fd5c <__ieee754_pow+0x3fc>)
 800fcf6:	4299      	cmp	r1, r3
 800fcf8:	ec45 4b19 	vmov	d9, r4, r5
 800fcfc:	4606      	mov	r6, r0
 800fcfe:	460f      	mov	r7, r1
 800fd00:	468b      	mov	fp, r1
 800fd02:	f340 82f1 	ble.w	80102e8 <__ieee754_pow+0x988>
 800fd06:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800fd0a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800fd0e:	4303      	orrs	r3, r0
 800fd10:	f000 81e4 	beq.w	80100dc <__ieee754_pow+0x77c>
 800fd14:	ec51 0b18 	vmov	r0, r1, d8
 800fd18:	2200      	movs	r2, #0
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	f7f0 feee 	bl	8000afc <__aeabi_dcmplt>
 800fd20:	3800      	subs	r0, #0
 800fd22:	bf18      	it	ne
 800fd24:	2001      	movne	r0, #1
 800fd26:	e72b      	b.n	800fb80 <__ieee754_pow+0x220>
 800fd28:	60000000 	.word	0x60000000
 800fd2c:	3ff71547 	.word	0x3ff71547
 800fd30:	f85ddf44 	.word	0xf85ddf44
 800fd34:	3e54ae0b 	.word	0x3e54ae0b
 800fd38:	55555555 	.word	0x55555555
 800fd3c:	3fd55555 	.word	0x3fd55555
 800fd40:	652b82fe 	.word	0x652b82fe
 800fd44:	3ff71547 	.word	0x3ff71547
 800fd48:	00000000 	.word	0x00000000
 800fd4c:	bff00000 	.word	0xbff00000
 800fd50:	3ff00000 	.word	0x3ff00000
 800fd54:	3fd00000 	.word	0x3fd00000
 800fd58:	3fe00000 	.word	0x3fe00000
 800fd5c:	408fffff 	.word	0x408fffff
 800fd60:	4bd5      	ldr	r3, [pc, #852]	; (80100b8 <__ieee754_pow+0x758>)
 800fd62:	402b      	ands	r3, r5
 800fd64:	2200      	movs	r2, #0
 800fd66:	b92b      	cbnz	r3, 800fd74 <__ieee754_pow+0x414>
 800fd68:	4bd4      	ldr	r3, [pc, #848]	; (80100bc <__ieee754_pow+0x75c>)
 800fd6a:	f7f0 fc55 	bl	8000618 <__aeabi_dmul>
 800fd6e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800fd72:	460c      	mov	r4, r1
 800fd74:	1523      	asrs	r3, r4, #20
 800fd76:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fd7a:	4413      	add	r3, r2
 800fd7c:	9305      	str	r3, [sp, #20]
 800fd7e:	4bd0      	ldr	r3, [pc, #832]	; (80100c0 <__ieee754_pow+0x760>)
 800fd80:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fd84:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800fd88:	429c      	cmp	r4, r3
 800fd8a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fd8e:	dd08      	ble.n	800fda2 <__ieee754_pow+0x442>
 800fd90:	4bcc      	ldr	r3, [pc, #816]	; (80100c4 <__ieee754_pow+0x764>)
 800fd92:	429c      	cmp	r4, r3
 800fd94:	f340 8162 	ble.w	801005c <__ieee754_pow+0x6fc>
 800fd98:	9b05      	ldr	r3, [sp, #20]
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	9305      	str	r3, [sp, #20]
 800fd9e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800fda2:	2400      	movs	r4, #0
 800fda4:	00e3      	lsls	r3, r4, #3
 800fda6:	9307      	str	r3, [sp, #28]
 800fda8:	4bc7      	ldr	r3, [pc, #796]	; (80100c8 <__ieee754_pow+0x768>)
 800fdaa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fdae:	ed93 7b00 	vldr	d7, [r3]
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	ec53 2b17 	vmov	r2, r3, d7
 800fdb8:	eeb0 9a47 	vmov.f32	s18, s14
 800fdbc:	eef0 9a67 	vmov.f32	s19, s15
 800fdc0:	4682      	mov	sl, r0
 800fdc2:	f7f0 fa71 	bl	80002a8 <__aeabi_dsub>
 800fdc6:	4652      	mov	r2, sl
 800fdc8:	4606      	mov	r6, r0
 800fdca:	460f      	mov	r7, r1
 800fdcc:	462b      	mov	r3, r5
 800fdce:	ec51 0b19 	vmov	r0, r1, d9
 800fdd2:	f7f0 fa6b 	bl	80002ac <__adddf3>
 800fdd6:	4602      	mov	r2, r0
 800fdd8:	460b      	mov	r3, r1
 800fdda:	2000      	movs	r0, #0
 800fddc:	49bb      	ldr	r1, [pc, #748]	; (80100cc <__ieee754_pow+0x76c>)
 800fdde:	f7f0 fd45 	bl	800086c <__aeabi_ddiv>
 800fde2:	ec41 0b1a 	vmov	d10, r0, r1
 800fde6:	4602      	mov	r2, r0
 800fde8:	460b      	mov	r3, r1
 800fdea:	4630      	mov	r0, r6
 800fdec:	4639      	mov	r1, r7
 800fdee:	f7f0 fc13 	bl	8000618 <__aeabi_dmul>
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdf8:	9302      	str	r3, [sp, #8]
 800fdfa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fdfe:	46ab      	mov	fp, r5
 800fe00:	106d      	asrs	r5, r5, #1
 800fe02:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fe06:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fe0a:	ec41 0b18 	vmov	d8, r0, r1
 800fe0e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800fe12:	2200      	movs	r2, #0
 800fe14:	4640      	mov	r0, r8
 800fe16:	4649      	mov	r1, r9
 800fe18:	4614      	mov	r4, r2
 800fe1a:	461d      	mov	r5, r3
 800fe1c:	f7f0 fbfc 	bl	8000618 <__aeabi_dmul>
 800fe20:	4602      	mov	r2, r0
 800fe22:	460b      	mov	r3, r1
 800fe24:	4630      	mov	r0, r6
 800fe26:	4639      	mov	r1, r7
 800fe28:	f7f0 fa3e 	bl	80002a8 <__aeabi_dsub>
 800fe2c:	ec53 2b19 	vmov	r2, r3, d9
 800fe30:	4606      	mov	r6, r0
 800fe32:	460f      	mov	r7, r1
 800fe34:	4620      	mov	r0, r4
 800fe36:	4629      	mov	r1, r5
 800fe38:	f7f0 fa36 	bl	80002a8 <__aeabi_dsub>
 800fe3c:	4602      	mov	r2, r0
 800fe3e:	460b      	mov	r3, r1
 800fe40:	4650      	mov	r0, sl
 800fe42:	4659      	mov	r1, fp
 800fe44:	f7f0 fa30 	bl	80002a8 <__aeabi_dsub>
 800fe48:	4642      	mov	r2, r8
 800fe4a:	464b      	mov	r3, r9
 800fe4c:	f7f0 fbe4 	bl	8000618 <__aeabi_dmul>
 800fe50:	4602      	mov	r2, r0
 800fe52:	460b      	mov	r3, r1
 800fe54:	4630      	mov	r0, r6
 800fe56:	4639      	mov	r1, r7
 800fe58:	f7f0 fa26 	bl	80002a8 <__aeabi_dsub>
 800fe5c:	ec53 2b1a 	vmov	r2, r3, d10
 800fe60:	f7f0 fbda 	bl	8000618 <__aeabi_dmul>
 800fe64:	ec53 2b18 	vmov	r2, r3, d8
 800fe68:	ec41 0b19 	vmov	d9, r0, r1
 800fe6c:	ec51 0b18 	vmov	r0, r1, d8
 800fe70:	f7f0 fbd2 	bl	8000618 <__aeabi_dmul>
 800fe74:	a37c      	add	r3, pc, #496	; (adr r3, 8010068 <__ieee754_pow+0x708>)
 800fe76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7a:	4604      	mov	r4, r0
 800fe7c:	460d      	mov	r5, r1
 800fe7e:	f7f0 fbcb 	bl	8000618 <__aeabi_dmul>
 800fe82:	a37b      	add	r3, pc, #492	; (adr r3, 8010070 <__ieee754_pow+0x710>)
 800fe84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe88:	f7f0 fa10 	bl	80002ac <__adddf3>
 800fe8c:	4622      	mov	r2, r4
 800fe8e:	462b      	mov	r3, r5
 800fe90:	f7f0 fbc2 	bl	8000618 <__aeabi_dmul>
 800fe94:	a378      	add	r3, pc, #480	; (adr r3, 8010078 <__ieee754_pow+0x718>)
 800fe96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe9a:	f7f0 fa07 	bl	80002ac <__adddf3>
 800fe9e:	4622      	mov	r2, r4
 800fea0:	462b      	mov	r3, r5
 800fea2:	f7f0 fbb9 	bl	8000618 <__aeabi_dmul>
 800fea6:	a376      	add	r3, pc, #472	; (adr r3, 8010080 <__ieee754_pow+0x720>)
 800fea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feac:	f7f0 f9fe 	bl	80002ac <__adddf3>
 800feb0:	4622      	mov	r2, r4
 800feb2:	462b      	mov	r3, r5
 800feb4:	f7f0 fbb0 	bl	8000618 <__aeabi_dmul>
 800feb8:	a373      	add	r3, pc, #460	; (adr r3, 8010088 <__ieee754_pow+0x728>)
 800feba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febe:	f7f0 f9f5 	bl	80002ac <__adddf3>
 800fec2:	4622      	mov	r2, r4
 800fec4:	462b      	mov	r3, r5
 800fec6:	f7f0 fba7 	bl	8000618 <__aeabi_dmul>
 800feca:	a371      	add	r3, pc, #452	; (adr r3, 8010090 <__ieee754_pow+0x730>)
 800fecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fed0:	f7f0 f9ec 	bl	80002ac <__adddf3>
 800fed4:	4622      	mov	r2, r4
 800fed6:	4606      	mov	r6, r0
 800fed8:	460f      	mov	r7, r1
 800feda:	462b      	mov	r3, r5
 800fedc:	4620      	mov	r0, r4
 800fede:	4629      	mov	r1, r5
 800fee0:	f7f0 fb9a 	bl	8000618 <__aeabi_dmul>
 800fee4:	4602      	mov	r2, r0
 800fee6:	460b      	mov	r3, r1
 800fee8:	4630      	mov	r0, r6
 800feea:	4639      	mov	r1, r7
 800feec:	f7f0 fb94 	bl	8000618 <__aeabi_dmul>
 800fef0:	4642      	mov	r2, r8
 800fef2:	4604      	mov	r4, r0
 800fef4:	460d      	mov	r5, r1
 800fef6:	464b      	mov	r3, r9
 800fef8:	ec51 0b18 	vmov	r0, r1, d8
 800fefc:	f7f0 f9d6 	bl	80002ac <__adddf3>
 800ff00:	ec53 2b19 	vmov	r2, r3, d9
 800ff04:	f7f0 fb88 	bl	8000618 <__aeabi_dmul>
 800ff08:	4622      	mov	r2, r4
 800ff0a:	462b      	mov	r3, r5
 800ff0c:	f7f0 f9ce 	bl	80002ac <__adddf3>
 800ff10:	4642      	mov	r2, r8
 800ff12:	4682      	mov	sl, r0
 800ff14:	468b      	mov	fp, r1
 800ff16:	464b      	mov	r3, r9
 800ff18:	4640      	mov	r0, r8
 800ff1a:	4649      	mov	r1, r9
 800ff1c:	f7f0 fb7c 	bl	8000618 <__aeabi_dmul>
 800ff20:	4b6b      	ldr	r3, [pc, #428]	; (80100d0 <__ieee754_pow+0x770>)
 800ff22:	2200      	movs	r2, #0
 800ff24:	4606      	mov	r6, r0
 800ff26:	460f      	mov	r7, r1
 800ff28:	f7f0 f9c0 	bl	80002ac <__adddf3>
 800ff2c:	4652      	mov	r2, sl
 800ff2e:	465b      	mov	r3, fp
 800ff30:	f7f0 f9bc 	bl	80002ac <__adddf3>
 800ff34:	2000      	movs	r0, #0
 800ff36:	4604      	mov	r4, r0
 800ff38:	460d      	mov	r5, r1
 800ff3a:	4602      	mov	r2, r0
 800ff3c:	460b      	mov	r3, r1
 800ff3e:	4640      	mov	r0, r8
 800ff40:	4649      	mov	r1, r9
 800ff42:	f7f0 fb69 	bl	8000618 <__aeabi_dmul>
 800ff46:	4b62      	ldr	r3, [pc, #392]	; (80100d0 <__ieee754_pow+0x770>)
 800ff48:	4680      	mov	r8, r0
 800ff4a:	4689      	mov	r9, r1
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	4620      	mov	r0, r4
 800ff50:	4629      	mov	r1, r5
 800ff52:	f7f0 f9a9 	bl	80002a8 <__aeabi_dsub>
 800ff56:	4632      	mov	r2, r6
 800ff58:	463b      	mov	r3, r7
 800ff5a:	f7f0 f9a5 	bl	80002a8 <__aeabi_dsub>
 800ff5e:	4602      	mov	r2, r0
 800ff60:	460b      	mov	r3, r1
 800ff62:	4650      	mov	r0, sl
 800ff64:	4659      	mov	r1, fp
 800ff66:	f7f0 f99f 	bl	80002a8 <__aeabi_dsub>
 800ff6a:	ec53 2b18 	vmov	r2, r3, d8
 800ff6e:	f7f0 fb53 	bl	8000618 <__aeabi_dmul>
 800ff72:	4622      	mov	r2, r4
 800ff74:	4606      	mov	r6, r0
 800ff76:	460f      	mov	r7, r1
 800ff78:	462b      	mov	r3, r5
 800ff7a:	ec51 0b19 	vmov	r0, r1, d9
 800ff7e:	f7f0 fb4b 	bl	8000618 <__aeabi_dmul>
 800ff82:	4602      	mov	r2, r0
 800ff84:	460b      	mov	r3, r1
 800ff86:	4630      	mov	r0, r6
 800ff88:	4639      	mov	r1, r7
 800ff8a:	f7f0 f98f 	bl	80002ac <__adddf3>
 800ff8e:	4606      	mov	r6, r0
 800ff90:	460f      	mov	r7, r1
 800ff92:	4602      	mov	r2, r0
 800ff94:	460b      	mov	r3, r1
 800ff96:	4640      	mov	r0, r8
 800ff98:	4649      	mov	r1, r9
 800ff9a:	f7f0 f987 	bl	80002ac <__adddf3>
 800ff9e:	a33e      	add	r3, pc, #248	; (adr r3, 8010098 <__ieee754_pow+0x738>)
 800ffa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa4:	2000      	movs	r0, #0
 800ffa6:	4604      	mov	r4, r0
 800ffa8:	460d      	mov	r5, r1
 800ffaa:	f7f0 fb35 	bl	8000618 <__aeabi_dmul>
 800ffae:	4642      	mov	r2, r8
 800ffb0:	ec41 0b18 	vmov	d8, r0, r1
 800ffb4:	464b      	mov	r3, r9
 800ffb6:	4620      	mov	r0, r4
 800ffb8:	4629      	mov	r1, r5
 800ffba:	f7f0 f975 	bl	80002a8 <__aeabi_dsub>
 800ffbe:	4602      	mov	r2, r0
 800ffc0:	460b      	mov	r3, r1
 800ffc2:	4630      	mov	r0, r6
 800ffc4:	4639      	mov	r1, r7
 800ffc6:	f7f0 f96f 	bl	80002a8 <__aeabi_dsub>
 800ffca:	a335      	add	r3, pc, #212	; (adr r3, 80100a0 <__ieee754_pow+0x740>)
 800ffcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd0:	f7f0 fb22 	bl	8000618 <__aeabi_dmul>
 800ffd4:	a334      	add	r3, pc, #208	; (adr r3, 80100a8 <__ieee754_pow+0x748>)
 800ffd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffda:	4606      	mov	r6, r0
 800ffdc:	460f      	mov	r7, r1
 800ffde:	4620      	mov	r0, r4
 800ffe0:	4629      	mov	r1, r5
 800ffe2:	f7f0 fb19 	bl	8000618 <__aeabi_dmul>
 800ffe6:	4602      	mov	r2, r0
 800ffe8:	460b      	mov	r3, r1
 800ffea:	4630      	mov	r0, r6
 800ffec:	4639      	mov	r1, r7
 800ffee:	f7f0 f95d 	bl	80002ac <__adddf3>
 800fff2:	9a07      	ldr	r2, [sp, #28]
 800fff4:	4b37      	ldr	r3, [pc, #220]	; (80100d4 <__ieee754_pow+0x774>)
 800fff6:	4413      	add	r3, r2
 800fff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffc:	f7f0 f956 	bl	80002ac <__adddf3>
 8010000:	4682      	mov	sl, r0
 8010002:	9805      	ldr	r0, [sp, #20]
 8010004:	468b      	mov	fp, r1
 8010006:	f7f0 fa9d 	bl	8000544 <__aeabi_i2d>
 801000a:	9a07      	ldr	r2, [sp, #28]
 801000c:	4b32      	ldr	r3, [pc, #200]	; (80100d8 <__ieee754_pow+0x778>)
 801000e:	4413      	add	r3, r2
 8010010:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010014:	4606      	mov	r6, r0
 8010016:	460f      	mov	r7, r1
 8010018:	4652      	mov	r2, sl
 801001a:	465b      	mov	r3, fp
 801001c:	ec51 0b18 	vmov	r0, r1, d8
 8010020:	f7f0 f944 	bl	80002ac <__adddf3>
 8010024:	4642      	mov	r2, r8
 8010026:	464b      	mov	r3, r9
 8010028:	f7f0 f940 	bl	80002ac <__adddf3>
 801002c:	4632      	mov	r2, r6
 801002e:	463b      	mov	r3, r7
 8010030:	f7f0 f93c 	bl	80002ac <__adddf3>
 8010034:	2000      	movs	r0, #0
 8010036:	4632      	mov	r2, r6
 8010038:	463b      	mov	r3, r7
 801003a:	4604      	mov	r4, r0
 801003c:	460d      	mov	r5, r1
 801003e:	f7f0 f933 	bl	80002a8 <__aeabi_dsub>
 8010042:	4642      	mov	r2, r8
 8010044:	464b      	mov	r3, r9
 8010046:	f7f0 f92f 	bl	80002a8 <__aeabi_dsub>
 801004a:	ec53 2b18 	vmov	r2, r3, d8
 801004e:	f7f0 f92b 	bl	80002a8 <__aeabi_dsub>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4650      	mov	r0, sl
 8010058:	4659      	mov	r1, fp
 801005a:	e610      	b.n	800fc7e <__ieee754_pow+0x31e>
 801005c:	2401      	movs	r4, #1
 801005e:	e6a1      	b.n	800fda4 <__ieee754_pow+0x444>
 8010060:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80100b0 <__ieee754_pow+0x750>
 8010064:	e617      	b.n	800fc96 <__ieee754_pow+0x336>
 8010066:	bf00      	nop
 8010068:	4a454eef 	.word	0x4a454eef
 801006c:	3fca7e28 	.word	0x3fca7e28
 8010070:	93c9db65 	.word	0x93c9db65
 8010074:	3fcd864a 	.word	0x3fcd864a
 8010078:	a91d4101 	.word	0xa91d4101
 801007c:	3fd17460 	.word	0x3fd17460
 8010080:	518f264d 	.word	0x518f264d
 8010084:	3fd55555 	.word	0x3fd55555
 8010088:	db6fabff 	.word	0xdb6fabff
 801008c:	3fdb6db6 	.word	0x3fdb6db6
 8010090:	33333303 	.word	0x33333303
 8010094:	3fe33333 	.word	0x3fe33333
 8010098:	e0000000 	.word	0xe0000000
 801009c:	3feec709 	.word	0x3feec709
 80100a0:	dc3a03fd 	.word	0xdc3a03fd
 80100a4:	3feec709 	.word	0x3feec709
 80100a8:	145b01f5 	.word	0x145b01f5
 80100ac:	be3e2fe0 	.word	0xbe3e2fe0
 80100b0:	00000000 	.word	0x00000000
 80100b4:	3ff00000 	.word	0x3ff00000
 80100b8:	7ff00000 	.word	0x7ff00000
 80100bc:	43400000 	.word	0x43400000
 80100c0:	0003988e 	.word	0x0003988e
 80100c4:	000bb679 	.word	0x000bb679
 80100c8:	08014040 	.word	0x08014040
 80100cc:	3ff00000 	.word	0x3ff00000
 80100d0:	40080000 	.word	0x40080000
 80100d4:	08014060 	.word	0x08014060
 80100d8:	08014050 	.word	0x08014050
 80100dc:	a3b5      	add	r3, pc, #724	; (adr r3, 80103b4 <__ieee754_pow+0xa54>)
 80100de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e2:	4640      	mov	r0, r8
 80100e4:	4649      	mov	r1, r9
 80100e6:	f7f0 f8e1 	bl	80002ac <__adddf3>
 80100ea:	4622      	mov	r2, r4
 80100ec:	ec41 0b1a 	vmov	d10, r0, r1
 80100f0:	462b      	mov	r3, r5
 80100f2:	4630      	mov	r0, r6
 80100f4:	4639      	mov	r1, r7
 80100f6:	f7f0 f8d7 	bl	80002a8 <__aeabi_dsub>
 80100fa:	4602      	mov	r2, r0
 80100fc:	460b      	mov	r3, r1
 80100fe:	ec51 0b1a 	vmov	r0, r1, d10
 8010102:	f7f0 fd19 	bl	8000b38 <__aeabi_dcmpgt>
 8010106:	2800      	cmp	r0, #0
 8010108:	f47f ae04 	bne.w	800fd14 <__ieee754_pow+0x3b4>
 801010c:	4aa4      	ldr	r2, [pc, #656]	; (80103a0 <__ieee754_pow+0xa40>)
 801010e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010112:	4293      	cmp	r3, r2
 8010114:	f340 8108 	ble.w	8010328 <__ieee754_pow+0x9c8>
 8010118:	151b      	asrs	r3, r3, #20
 801011a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801011e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010122:	fa4a f303 	asr.w	r3, sl, r3
 8010126:	445b      	add	r3, fp
 8010128:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801012c:	4e9d      	ldr	r6, [pc, #628]	; (80103a4 <__ieee754_pow+0xa44>)
 801012e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010132:	4116      	asrs	r6, r2
 8010134:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010138:	2000      	movs	r0, #0
 801013a:	ea23 0106 	bic.w	r1, r3, r6
 801013e:	f1c2 0214 	rsb	r2, r2, #20
 8010142:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010146:	fa4a fa02 	asr.w	sl, sl, r2
 801014a:	f1bb 0f00 	cmp.w	fp, #0
 801014e:	4602      	mov	r2, r0
 8010150:	460b      	mov	r3, r1
 8010152:	4620      	mov	r0, r4
 8010154:	4629      	mov	r1, r5
 8010156:	bfb8      	it	lt
 8010158:	f1ca 0a00 	rsblt	sl, sl, #0
 801015c:	f7f0 f8a4 	bl	80002a8 <__aeabi_dsub>
 8010160:	ec41 0b19 	vmov	d9, r0, r1
 8010164:	4642      	mov	r2, r8
 8010166:	464b      	mov	r3, r9
 8010168:	ec51 0b19 	vmov	r0, r1, d9
 801016c:	f7f0 f89e 	bl	80002ac <__adddf3>
 8010170:	a37b      	add	r3, pc, #492	; (adr r3, 8010360 <__ieee754_pow+0xa00>)
 8010172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010176:	2000      	movs	r0, #0
 8010178:	4604      	mov	r4, r0
 801017a:	460d      	mov	r5, r1
 801017c:	f7f0 fa4c 	bl	8000618 <__aeabi_dmul>
 8010180:	ec53 2b19 	vmov	r2, r3, d9
 8010184:	4606      	mov	r6, r0
 8010186:	460f      	mov	r7, r1
 8010188:	4620      	mov	r0, r4
 801018a:	4629      	mov	r1, r5
 801018c:	f7f0 f88c 	bl	80002a8 <__aeabi_dsub>
 8010190:	4602      	mov	r2, r0
 8010192:	460b      	mov	r3, r1
 8010194:	4640      	mov	r0, r8
 8010196:	4649      	mov	r1, r9
 8010198:	f7f0 f886 	bl	80002a8 <__aeabi_dsub>
 801019c:	a372      	add	r3, pc, #456	; (adr r3, 8010368 <__ieee754_pow+0xa08>)
 801019e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a2:	f7f0 fa39 	bl	8000618 <__aeabi_dmul>
 80101a6:	a372      	add	r3, pc, #456	; (adr r3, 8010370 <__ieee754_pow+0xa10>)
 80101a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ac:	4680      	mov	r8, r0
 80101ae:	4689      	mov	r9, r1
 80101b0:	4620      	mov	r0, r4
 80101b2:	4629      	mov	r1, r5
 80101b4:	f7f0 fa30 	bl	8000618 <__aeabi_dmul>
 80101b8:	4602      	mov	r2, r0
 80101ba:	460b      	mov	r3, r1
 80101bc:	4640      	mov	r0, r8
 80101be:	4649      	mov	r1, r9
 80101c0:	f7f0 f874 	bl	80002ac <__adddf3>
 80101c4:	4604      	mov	r4, r0
 80101c6:	460d      	mov	r5, r1
 80101c8:	4602      	mov	r2, r0
 80101ca:	460b      	mov	r3, r1
 80101cc:	4630      	mov	r0, r6
 80101ce:	4639      	mov	r1, r7
 80101d0:	f7f0 f86c 	bl	80002ac <__adddf3>
 80101d4:	4632      	mov	r2, r6
 80101d6:	463b      	mov	r3, r7
 80101d8:	4680      	mov	r8, r0
 80101da:	4689      	mov	r9, r1
 80101dc:	f7f0 f864 	bl	80002a8 <__aeabi_dsub>
 80101e0:	4602      	mov	r2, r0
 80101e2:	460b      	mov	r3, r1
 80101e4:	4620      	mov	r0, r4
 80101e6:	4629      	mov	r1, r5
 80101e8:	f7f0 f85e 	bl	80002a8 <__aeabi_dsub>
 80101ec:	4642      	mov	r2, r8
 80101ee:	4606      	mov	r6, r0
 80101f0:	460f      	mov	r7, r1
 80101f2:	464b      	mov	r3, r9
 80101f4:	4640      	mov	r0, r8
 80101f6:	4649      	mov	r1, r9
 80101f8:	f7f0 fa0e 	bl	8000618 <__aeabi_dmul>
 80101fc:	a35e      	add	r3, pc, #376	; (adr r3, 8010378 <__ieee754_pow+0xa18>)
 80101fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010202:	4604      	mov	r4, r0
 8010204:	460d      	mov	r5, r1
 8010206:	f7f0 fa07 	bl	8000618 <__aeabi_dmul>
 801020a:	a35d      	add	r3, pc, #372	; (adr r3, 8010380 <__ieee754_pow+0xa20>)
 801020c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010210:	f7f0 f84a 	bl	80002a8 <__aeabi_dsub>
 8010214:	4622      	mov	r2, r4
 8010216:	462b      	mov	r3, r5
 8010218:	f7f0 f9fe 	bl	8000618 <__aeabi_dmul>
 801021c:	a35a      	add	r3, pc, #360	; (adr r3, 8010388 <__ieee754_pow+0xa28>)
 801021e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010222:	f7f0 f843 	bl	80002ac <__adddf3>
 8010226:	4622      	mov	r2, r4
 8010228:	462b      	mov	r3, r5
 801022a:	f7f0 f9f5 	bl	8000618 <__aeabi_dmul>
 801022e:	a358      	add	r3, pc, #352	; (adr r3, 8010390 <__ieee754_pow+0xa30>)
 8010230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010234:	f7f0 f838 	bl	80002a8 <__aeabi_dsub>
 8010238:	4622      	mov	r2, r4
 801023a:	462b      	mov	r3, r5
 801023c:	f7f0 f9ec 	bl	8000618 <__aeabi_dmul>
 8010240:	a355      	add	r3, pc, #340	; (adr r3, 8010398 <__ieee754_pow+0xa38>)
 8010242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010246:	f7f0 f831 	bl	80002ac <__adddf3>
 801024a:	4622      	mov	r2, r4
 801024c:	462b      	mov	r3, r5
 801024e:	f7f0 f9e3 	bl	8000618 <__aeabi_dmul>
 8010252:	4602      	mov	r2, r0
 8010254:	460b      	mov	r3, r1
 8010256:	4640      	mov	r0, r8
 8010258:	4649      	mov	r1, r9
 801025a:	f7f0 f825 	bl	80002a8 <__aeabi_dsub>
 801025e:	4604      	mov	r4, r0
 8010260:	460d      	mov	r5, r1
 8010262:	4602      	mov	r2, r0
 8010264:	460b      	mov	r3, r1
 8010266:	4640      	mov	r0, r8
 8010268:	4649      	mov	r1, r9
 801026a:	f7f0 f9d5 	bl	8000618 <__aeabi_dmul>
 801026e:	2200      	movs	r2, #0
 8010270:	ec41 0b19 	vmov	d9, r0, r1
 8010274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010278:	4620      	mov	r0, r4
 801027a:	4629      	mov	r1, r5
 801027c:	f7f0 f814 	bl	80002a8 <__aeabi_dsub>
 8010280:	4602      	mov	r2, r0
 8010282:	460b      	mov	r3, r1
 8010284:	ec51 0b19 	vmov	r0, r1, d9
 8010288:	f7f0 faf0 	bl	800086c <__aeabi_ddiv>
 801028c:	4632      	mov	r2, r6
 801028e:	4604      	mov	r4, r0
 8010290:	460d      	mov	r5, r1
 8010292:	463b      	mov	r3, r7
 8010294:	4640      	mov	r0, r8
 8010296:	4649      	mov	r1, r9
 8010298:	f7f0 f9be 	bl	8000618 <__aeabi_dmul>
 801029c:	4632      	mov	r2, r6
 801029e:	463b      	mov	r3, r7
 80102a0:	f7f0 f804 	bl	80002ac <__adddf3>
 80102a4:	4602      	mov	r2, r0
 80102a6:	460b      	mov	r3, r1
 80102a8:	4620      	mov	r0, r4
 80102aa:	4629      	mov	r1, r5
 80102ac:	f7ef fffc 	bl	80002a8 <__aeabi_dsub>
 80102b0:	4642      	mov	r2, r8
 80102b2:	464b      	mov	r3, r9
 80102b4:	f7ef fff8 	bl	80002a8 <__aeabi_dsub>
 80102b8:	460b      	mov	r3, r1
 80102ba:	4602      	mov	r2, r0
 80102bc:	493a      	ldr	r1, [pc, #232]	; (80103a8 <__ieee754_pow+0xa48>)
 80102be:	2000      	movs	r0, #0
 80102c0:	f7ef fff2 	bl	80002a8 <__aeabi_dsub>
 80102c4:	ec41 0b10 	vmov	d0, r0, r1
 80102c8:	ee10 3a90 	vmov	r3, s1
 80102cc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80102d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80102d4:	da2b      	bge.n	801032e <__ieee754_pow+0x9ce>
 80102d6:	4650      	mov	r0, sl
 80102d8:	f000 f966 	bl	80105a8 <scalbn>
 80102dc:	ec51 0b10 	vmov	r0, r1, d0
 80102e0:	ec53 2b18 	vmov	r2, r3, d8
 80102e4:	f7ff bbed 	b.w	800fac2 <__ieee754_pow+0x162>
 80102e8:	4b30      	ldr	r3, [pc, #192]	; (80103ac <__ieee754_pow+0xa4c>)
 80102ea:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80102ee:	429e      	cmp	r6, r3
 80102f0:	f77f af0c 	ble.w	801010c <__ieee754_pow+0x7ac>
 80102f4:	4b2e      	ldr	r3, [pc, #184]	; (80103b0 <__ieee754_pow+0xa50>)
 80102f6:	440b      	add	r3, r1
 80102f8:	4303      	orrs	r3, r0
 80102fa:	d009      	beq.n	8010310 <__ieee754_pow+0x9b0>
 80102fc:	ec51 0b18 	vmov	r0, r1, d8
 8010300:	2200      	movs	r2, #0
 8010302:	2300      	movs	r3, #0
 8010304:	f7f0 fbfa 	bl	8000afc <__aeabi_dcmplt>
 8010308:	3800      	subs	r0, #0
 801030a:	bf18      	it	ne
 801030c:	2001      	movne	r0, #1
 801030e:	e447      	b.n	800fba0 <__ieee754_pow+0x240>
 8010310:	4622      	mov	r2, r4
 8010312:	462b      	mov	r3, r5
 8010314:	f7ef ffc8 	bl	80002a8 <__aeabi_dsub>
 8010318:	4642      	mov	r2, r8
 801031a:	464b      	mov	r3, r9
 801031c:	f7f0 fc02 	bl	8000b24 <__aeabi_dcmpge>
 8010320:	2800      	cmp	r0, #0
 8010322:	f43f aef3 	beq.w	801010c <__ieee754_pow+0x7ac>
 8010326:	e7e9      	b.n	80102fc <__ieee754_pow+0x99c>
 8010328:	f04f 0a00 	mov.w	sl, #0
 801032c:	e71a      	b.n	8010164 <__ieee754_pow+0x804>
 801032e:	ec51 0b10 	vmov	r0, r1, d0
 8010332:	4619      	mov	r1, r3
 8010334:	e7d4      	b.n	80102e0 <__ieee754_pow+0x980>
 8010336:	491c      	ldr	r1, [pc, #112]	; (80103a8 <__ieee754_pow+0xa48>)
 8010338:	2000      	movs	r0, #0
 801033a:	f7ff bb30 	b.w	800f99e <__ieee754_pow+0x3e>
 801033e:	2000      	movs	r0, #0
 8010340:	2100      	movs	r1, #0
 8010342:	f7ff bb2c 	b.w	800f99e <__ieee754_pow+0x3e>
 8010346:	4630      	mov	r0, r6
 8010348:	4639      	mov	r1, r7
 801034a:	f7ff bb28 	b.w	800f99e <__ieee754_pow+0x3e>
 801034e:	9204      	str	r2, [sp, #16]
 8010350:	f7ff bb7a 	b.w	800fa48 <__ieee754_pow+0xe8>
 8010354:	2300      	movs	r3, #0
 8010356:	f7ff bb64 	b.w	800fa22 <__ieee754_pow+0xc2>
 801035a:	bf00      	nop
 801035c:	f3af 8000 	nop.w
 8010360:	00000000 	.word	0x00000000
 8010364:	3fe62e43 	.word	0x3fe62e43
 8010368:	fefa39ef 	.word	0xfefa39ef
 801036c:	3fe62e42 	.word	0x3fe62e42
 8010370:	0ca86c39 	.word	0x0ca86c39
 8010374:	be205c61 	.word	0xbe205c61
 8010378:	72bea4d0 	.word	0x72bea4d0
 801037c:	3e663769 	.word	0x3e663769
 8010380:	c5d26bf1 	.word	0xc5d26bf1
 8010384:	3ebbbd41 	.word	0x3ebbbd41
 8010388:	af25de2c 	.word	0xaf25de2c
 801038c:	3f11566a 	.word	0x3f11566a
 8010390:	16bebd93 	.word	0x16bebd93
 8010394:	3f66c16c 	.word	0x3f66c16c
 8010398:	5555553e 	.word	0x5555553e
 801039c:	3fc55555 	.word	0x3fc55555
 80103a0:	3fe00000 	.word	0x3fe00000
 80103a4:	000fffff 	.word	0x000fffff
 80103a8:	3ff00000 	.word	0x3ff00000
 80103ac:	4090cbff 	.word	0x4090cbff
 80103b0:	3f6f3400 	.word	0x3f6f3400
 80103b4:	652b82fe 	.word	0x652b82fe
 80103b8:	3c971547 	.word	0x3c971547

080103bc <__ieee754_sqrt>:
 80103bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103c0:	ec55 4b10 	vmov	r4, r5, d0
 80103c4:	4e55      	ldr	r6, [pc, #340]	; (801051c <__ieee754_sqrt+0x160>)
 80103c6:	43ae      	bics	r6, r5
 80103c8:	ee10 0a10 	vmov	r0, s0
 80103cc:	ee10 3a10 	vmov	r3, s0
 80103d0:	462a      	mov	r2, r5
 80103d2:	4629      	mov	r1, r5
 80103d4:	d110      	bne.n	80103f8 <__ieee754_sqrt+0x3c>
 80103d6:	ee10 2a10 	vmov	r2, s0
 80103da:	462b      	mov	r3, r5
 80103dc:	f7f0 f91c 	bl	8000618 <__aeabi_dmul>
 80103e0:	4602      	mov	r2, r0
 80103e2:	460b      	mov	r3, r1
 80103e4:	4620      	mov	r0, r4
 80103e6:	4629      	mov	r1, r5
 80103e8:	f7ef ff60 	bl	80002ac <__adddf3>
 80103ec:	4604      	mov	r4, r0
 80103ee:	460d      	mov	r5, r1
 80103f0:	ec45 4b10 	vmov	d0, r4, r5
 80103f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103f8:	2d00      	cmp	r5, #0
 80103fa:	dc10      	bgt.n	801041e <__ieee754_sqrt+0x62>
 80103fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010400:	4330      	orrs	r0, r6
 8010402:	d0f5      	beq.n	80103f0 <__ieee754_sqrt+0x34>
 8010404:	b15d      	cbz	r5, 801041e <__ieee754_sqrt+0x62>
 8010406:	ee10 2a10 	vmov	r2, s0
 801040a:	462b      	mov	r3, r5
 801040c:	ee10 0a10 	vmov	r0, s0
 8010410:	f7ef ff4a 	bl	80002a8 <__aeabi_dsub>
 8010414:	4602      	mov	r2, r0
 8010416:	460b      	mov	r3, r1
 8010418:	f7f0 fa28 	bl	800086c <__aeabi_ddiv>
 801041c:	e7e6      	b.n	80103ec <__ieee754_sqrt+0x30>
 801041e:	1512      	asrs	r2, r2, #20
 8010420:	d074      	beq.n	801050c <__ieee754_sqrt+0x150>
 8010422:	07d4      	lsls	r4, r2, #31
 8010424:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010428:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801042c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010430:	bf5e      	ittt	pl
 8010432:	0fda      	lsrpl	r2, r3, #31
 8010434:	005b      	lslpl	r3, r3, #1
 8010436:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801043a:	2400      	movs	r4, #0
 801043c:	0fda      	lsrs	r2, r3, #31
 801043e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010442:	107f      	asrs	r7, r7, #1
 8010444:	005b      	lsls	r3, r3, #1
 8010446:	2516      	movs	r5, #22
 8010448:	4620      	mov	r0, r4
 801044a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801044e:	1886      	adds	r6, r0, r2
 8010450:	428e      	cmp	r6, r1
 8010452:	bfde      	ittt	le
 8010454:	1b89      	suble	r1, r1, r6
 8010456:	18b0      	addle	r0, r6, r2
 8010458:	18a4      	addle	r4, r4, r2
 801045a:	0049      	lsls	r1, r1, #1
 801045c:	3d01      	subs	r5, #1
 801045e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010462:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010466:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801046a:	d1f0      	bne.n	801044e <__ieee754_sqrt+0x92>
 801046c:	462a      	mov	r2, r5
 801046e:	f04f 0e20 	mov.w	lr, #32
 8010472:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010476:	4281      	cmp	r1, r0
 8010478:	eb06 0c05 	add.w	ip, r6, r5
 801047c:	dc02      	bgt.n	8010484 <__ieee754_sqrt+0xc8>
 801047e:	d113      	bne.n	80104a8 <__ieee754_sqrt+0xec>
 8010480:	459c      	cmp	ip, r3
 8010482:	d811      	bhi.n	80104a8 <__ieee754_sqrt+0xec>
 8010484:	f1bc 0f00 	cmp.w	ip, #0
 8010488:	eb0c 0506 	add.w	r5, ip, r6
 801048c:	da43      	bge.n	8010516 <__ieee754_sqrt+0x15a>
 801048e:	2d00      	cmp	r5, #0
 8010490:	db41      	blt.n	8010516 <__ieee754_sqrt+0x15a>
 8010492:	f100 0801 	add.w	r8, r0, #1
 8010496:	1a09      	subs	r1, r1, r0
 8010498:	459c      	cmp	ip, r3
 801049a:	bf88      	it	hi
 801049c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80104a0:	eba3 030c 	sub.w	r3, r3, ip
 80104a4:	4432      	add	r2, r6
 80104a6:	4640      	mov	r0, r8
 80104a8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80104ac:	f1be 0e01 	subs.w	lr, lr, #1
 80104b0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80104b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80104b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80104bc:	d1db      	bne.n	8010476 <__ieee754_sqrt+0xba>
 80104be:	430b      	orrs	r3, r1
 80104c0:	d006      	beq.n	80104d0 <__ieee754_sqrt+0x114>
 80104c2:	1c50      	adds	r0, r2, #1
 80104c4:	bf13      	iteet	ne
 80104c6:	3201      	addne	r2, #1
 80104c8:	3401      	addeq	r4, #1
 80104ca:	4672      	moveq	r2, lr
 80104cc:	f022 0201 	bicne.w	r2, r2, #1
 80104d0:	1063      	asrs	r3, r4, #1
 80104d2:	0852      	lsrs	r2, r2, #1
 80104d4:	07e1      	lsls	r1, r4, #31
 80104d6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80104da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80104de:	bf48      	it	mi
 80104e0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80104e4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80104e8:	4614      	mov	r4, r2
 80104ea:	e781      	b.n	80103f0 <__ieee754_sqrt+0x34>
 80104ec:	0ad9      	lsrs	r1, r3, #11
 80104ee:	3815      	subs	r0, #21
 80104f0:	055b      	lsls	r3, r3, #21
 80104f2:	2900      	cmp	r1, #0
 80104f4:	d0fa      	beq.n	80104ec <__ieee754_sqrt+0x130>
 80104f6:	02cd      	lsls	r5, r1, #11
 80104f8:	d50a      	bpl.n	8010510 <__ieee754_sqrt+0x154>
 80104fa:	f1c2 0420 	rsb	r4, r2, #32
 80104fe:	fa23 f404 	lsr.w	r4, r3, r4
 8010502:	1e55      	subs	r5, r2, #1
 8010504:	4093      	lsls	r3, r2
 8010506:	4321      	orrs	r1, r4
 8010508:	1b42      	subs	r2, r0, r5
 801050a:	e78a      	b.n	8010422 <__ieee754_sqrt+0x66>
 801050c:	4610      	mov	r0, r2
 801050e:	e7f0      	b.n	80104f2 <__ieee754_sqrt+0x136>
 8010510:	0049      	lsls	r1, r1, #1
 8010512:	3201      	adds	r2, #1
 8010514:	e7ef      	b.n	80104f6 <__ieee754_sqrt+0x13a>
 8010516:	4680      	mov	r8, r0
 8010518:	e7bd      	b.n	8010496 <__ieee754_sqrt+0xda>
 801051a:	bf00      	nop
 801051c:	7ff00000 	.word	0x7ff00000

08010520 <with_errno>:
 8010520:	b570      	push	{r4, r5, r6, lr}
 8010522:	4604      	mov	r4, r0
 8010524:	460d      	mov	r5, r1
 8010526:	4616      	mov	r6, r2
 8010528:	f000 f8d0 	bl	80106cc <__errno>
 801052c:	4629      	mov	r1, r5
 801052e:	6006      	str	r6, [r0, #0]
 8010530:	4620      	mov	r0, r4
 8010532:	bd70      	pop	{r4, r5, r6, pc}

08010534 <xflow>:
 8010534:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010536:	4614      	mov	r4, r2
 8010538:	461d      	mov	r5, r3
 801053a:	b108      	cbz	r0, 8010540 <xflow+0xc>
 801053c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010540:	e9cd 2300 	strd	r2, r3, [sp]
 8010544:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010548:	4620      	mov	r0, r4
 801054a:	4629      	mov	r1, r5
 801054c:	f7f0 f864 	bl	8000618 <__aeabi_dmul>
 8010550:	2222      	movs	r2, #34	; 0x22
 8010552:	b003      	add	sp, #12
 8010554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010558:	f7ff bfe2 	b.w	8010520 <with_errno>

0801055c <__math_uflow>:
 801055c:	b508      	push	{r3, lr}
 801055e:	2200      	movs	r2, #0
 8010560:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010564:	f7ff ffe6 	bl	8010534 <xflow>
 8010568:	ec41 0b10 	vmov	d0, r0, r1
 801056c:	bd08      	pop	{r3, pc}

0801056e <__math_oflow>:
 801056e:	b508      	push	{r3, lr}
 8010570:	2200      	movs	r2, #0
 8010572:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010576:	f7ff ffdd 	bl	8010534 <xflow>
 801057a:	ec41 0b10 	vmov	d0, r0, r1
 801057e:	bd08      	pop	{r3, pc}

08010580 <fabs>:
 8010580:	ec51 0b10 	vmov	r0, r1, d0
 8010584:	ee10 2a10 	vmov	r2, s0
 8010588:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801058c:	ec43 2b10 	vmov	d0, r2, r3
 8010590:	4770      	bx	lr

08010592 <finite>:
 8010592:	b082      	sub	sp, #8
 8010594:	ed8d 0b00 	vstr	d0, [sp]
 8010598:	9801      	ldr	r0, [sp, #4]
 801059a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801059e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80105a2:	0fc0      	lsrs	r0, r0, #31
 80105a4:	b002      	add	sp, #8
 80105a6:	4770      	bx	lr

080105a8 <scalbn>:
 80105a8:	b570      	push	{r4, r5, r6, lr}
 80105aa:	ec55 4b10 	vmov	r4, r5, d0
 80105ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80105b2:	4606      	mov	r6, r0
 80105b4:	462b      	mov	r3, r5
 80105b6:	b99a      	cbnz	r2, 80105e0 <scalbn+0x38>
 80105b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80105bc:	4323      	orrs	r3, r4
 80105be:	d036      	beq.n	801062e <scalbn+0x86>
 80105c0:	4b39      	ldr	r3, [pc, #228]	; (80106a8 <scalbn+0x100>)
 80105c2:	4629      	mov	r1, r5
 80105c4:	ee10 0a10 	vmov	r0, s0
 80105c8:	2200      	movs	r2, #0
 80105ca:	f7f0 f825 	bl	8000618 <__aeabi_dmul>
 80105ce:	4b37      	ldr	r3, [pc, #220]	; (80106ac <scalbn+0x104>)
 80105d0:	429e      	cmp	r6, r3
 80105d2:	4604      	mov	r4, r0
 80105d4:	460d      	mov	r5, r1
 80105d6:	da10      	bge.n	80105fa <scalbn+0x52>
 80105d8:	a32b      	add	r3, pc, #172	; (adr r3, 8010688 <scalbn+0xe0>)
 80105da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105de:	e03a      	b.n	8010656 <scalbn+0xae>
 80105e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80105e4:	428a      	cmp	r2, r1
 80105e6:	d10c      	bne.n	8010602 <scalbn+0x5a>
 80105e8:	ee10 2a10 	vmov	r2, s0
 80105ec:	4620      	mov	r0, r4
 80105ee:	4629      	mov	r1, r5
 80105f0:	f7ef fe5c 	bl	80002ac <__adddf3>
 80105f4:	4604      	mov	r4, r0
 80105f6:	460d      	mov	r5, r1
 80105f8:	e019      	b.n	801062e <scalbn+0x86>
 80105fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80105fe:	460b      	mov	r3, r1
 8010600:	3a36      	subs	r2, #54	; 0x36
 8010602:	4432      	add	r2, r6
 8010604:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010608:	428a      	cmp	r2, r1
 801060a:	dd08      	ble.n	801061e <scalbn+0x76>
 801060c:	2d00      	cmp	r5, #0
 801060e:	a120      	add	r1, pc, #128	; (adr r1, 8010690 <scalbn+0xe8>)
 8010610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010614:	da1c      	bge.n	8010650 <scalbn+0xa8>
 8010616:	a120      	add	r1, pc, #128	; (adr r1, 8010698 <scalbn+0xf0>)
 8010618:	e9d1 0100 	ldrd	r0, r1, [r1]
 801061c:	e018      	b.n	8010650 <scalbn+0xa8>
 801061e:	2a00      	cmp	r2, #0
 8010620:	dd08      	ble.n	8010634 <scalbn+0x8c>
 8010622:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010626:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801062a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801062e:	ec45 4b10 	vmov	d0, r4, r5
 8010632:	bd70      	pop	{r4, r5, r6, pc}
 8010634:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010638:	da19      	bge.n	801066e <scalbn+0xc6>
 801063a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801063e:	429e      	cmp	r6, r3
 8010640:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010644:	dd0a      	ble.n	801065c <scalbn+0xb4>
 8010646:	a112      	add	r1, pc, #72	; (adr r1, 8010690 <scalbn+0xe8>)
 8010648:	e9d1 0100 	ldrd	r0, r1, [r1]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d1e2      	bne.n	8010616 <scalbn+0x6e>
 8010650:	a30f      	add	r3, pc, #60	; (adr r3, 8010690 <scalbn+0xe8>)
 8010652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010656:	f7ef ffdf 	bl	8000618 <__aeabi_dmul>
 801065a:	e7cb      	b.n	80105f4 <scalbn+0x4c>
 801065c:	a10a      	add	r1, pc, #40	; (adr r1, 8010688 <scalbn+0xe0>)
 801065e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d0b8      	beq.n	80105d8 <scalbn+0x30>
 8010666:	a10e      	add	r1, pc, #56	; (adr r1, 80106a0 <scalbn+0xf8>)
 8010668:	e9d1 0100 	ldrd	r0, r1, [r1]
 801066c:	e7b4      	b.n	80105d8 <scalbn+0x30>
 801066e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010672:	3236      	adds	r2, #54	; 0x36
 8010674:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010678:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801067c:	4620      	mov	r0, r4
 801067e:	4b0c      	ldr	r3, [pc, #48]	; (80106b0 <scalbn+0x108>)
 8010680:	2200      	movs	r2, #0
 8010682:	e7e8      	b.n	8010656 <scalbn+0xae>
 8010684:	f3af 8000 	nop.w
 8010688:	c2f8f359 	.word	0xc2f8f359
 801068c:	01a56e1f 	.word	0x01a56e1f
 8010690:	8800759c 	.word	0x8800759c
 8010694:	7e37e43c 	.word	0x7e37e43c
 8010698:	8800759c 	.word	0x8800759c
 801069c:	fe37e43c 	.word	0xfe37e43c
 80106a0:	c2f8f359 	.word	0xc2f8f359
 80106a4:	81a56e1f 	.word	0x81a56e1f
 80106a8:	43500000 	.word	0x43500000
 80106ac:	ffff3cb0 	.word	0xffff3cb0
 80106b0:	3c900000 	.word	0x3c900000

080106b4 <abort>:
 80106b4:	b508      	push	{r3, lr}
 80106b6:	2006      	movs	r0, #6
 80106b8:	f000 fe68 	bl	801138c <raise>
 80106bc:	2001      	movs	r0, #1
 80106be:	f7f3 f9b7 	bl	8003a30 <_exit>

080106c2 <atoi>:
 80106c2:	220a      	movs	r2, #10
 80106c4:	2100      	movs	r1, #0
 80106c6:	f000 bf35 	b.w	8011534 <strtol>
	...

080106cc <__errno>:
 80106cc:	4b01      	ldr	r3, [pc, #4]	; (80106d4 <__errno+0x8>)
 80106ce:	6818      	ldr	r0, [r3, #0]
 80106d0:	4770      	bx	lr
 80106d2:	bf00      	nop
 80106d4:	2000004c 	.word	0x2000004c

080106d8 <__libc_init_array>:
 80106d8:	b570      	push	{r4, r5, r6, lr}
 80106da:	4d0d      	ldr	r5, [pc, #52]	; (8010710 <__libc_init_array+0x38>)
 80106dc:	4c0d      	ldr	r4, [pc, #52]	; (8010714 <__libc_init_array+0x3c>)
 80106de:	1b64      	subs	r4, r4, r5
 80106e0:	10a4      	asrs	r4, r4, #2
 80106e2:	2600      	movs	r6, #0
 80106e4:	42a6      	cmp	r6, r4
 80106e6:	d109      	bne.n	80106fc <__libc_init_array+0x24>
 80106e8:	4d0b      	ldr	r5, [pc, #44]	; (8010718 <__libc_init_array+0x40>)
 80106ea:	4c0c      	ldr	r4, [pc, #48]	; (801071c <__libc_init_array+0x44>)
 80106ec:	f003 f834 	bl	8013758 <_init>
 80106f0:	1b64      	subs	r4, r4, r5
 80106f2:	10a4      	asrs	r4, r4, #2
 80106f4:	2600      	movs	r6, #0
 80106f6:	42a6      	cmp	r6, r4
 80106f8:	d105      	bne.n	8010706 <__libc_init_array+0x2e>
 80106fa:	bd70      	pop	{r4, r5, r6, pc}
 80106fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8010700:	4798      	blx	r3
 8010702:	3601      	adds	r6, #1
 8010704:	e7ee      	b.n	80106e4 <__libc_init_array+0xc>
 8010706:	f855 3b04 	ldr.w	r3, [r5], #4
 801070a:	4798      	blx	r3
 801070c:	3601      	adds	r6, #1
 801070e:	e7f2      	b.n	80106f6 <__libc_init_array+0x1e>
 8010710:	08014454 	.word	0x08014454
 8010714:	08014454 	.word	0x08014454
 8010718:	08014454 	.word	0x08014454
 801071c:	08014460 	.word	0x08014460

08010720 <malloc>:
 8010720:	4b02      	ldr	r3, [pc, #8]	; (801072c <malloc+0xc>)
 8010722:	4601      	mov	r1, r0
 8010724:	6818      	ldr	r0, [r3, #0]
 8010726:	f000 b88d 	b.w	8010844 <_malloc_r>
 801072a:	bf00      	nop
 801072c:	2000004c 	.word	0x2000004c

08010730 <free>:
 8010730:	4b02      	ldr	r3, [pc, #8]	; (801073c <free+0xc>)
 8010732:	4601      	mov	r1, r0
 8010734:	6818      	ldr	r0, [r3, #0]
 8010736:	f000 b819 	b.w	801076c <_free_r>
 801073a:	bf00      	nop
 801073c:	2000004c 	.word	0x2000004c

08010740 <memcpy>:
 8010740:	440a      	add	r2, r1
 8010742:	4291      	cmp	r1, r2
 8010744:	f100 33ff 	add.w	r3, r0, #4294967295
 8010748:	d100      	bne.n	801074c <memcpy+0xc>
 801074a:	4770      	bx	lr
 801074c:	b510      	push	{r4, lr}
 801074e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010756:	4291      	cmp	r1, r2
 8010758:	d1f9      	bne.n	801074e <memcpy+0xe>
 801075a:	bd10      	pop	{r4, pc}

0801075c <memset>:
 801075c:	4402      	add	r2, r0
 801075e:	4603      	mov	r3, r0
 8010760:	4293      	cmp	r3, r2
 8010762:	d100      	bne.n	8010766 <memset+0xa>
 8010764:	4770      	bx	lr
 8010766:	f803 1b01 	strb.w	r1, [r3], #1
 801076a:	e7f9      	b.n	8010760 <memset+0x4>

0801076c <_free_r>:
 801076c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801076e:	2900      	cmp	r1, #0
 8010770:	d044      	beq.n	80107fc <_free_r+0x90>
 8010772:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010776:	9001      	str	r0, [sp, #4]
 8010778:	2b00      	cmp	r3, #0
 801077a:	f1a1 0404 	sub.w	r4, r1, #4
 801077e:	bfb8      	it	lt
 8010780:	18e4      	addlt	r4, r4, r3
 8010782:	f002 f83f 	bl	8012804 <__malloc_lock>
 8010786:	4a1e      	ldr	r2, [pc, #120]	; (8010800 <_free_r+0x94>)
 8010788:	9801      	ldr	r0, [sp, #4]
 801078a:	6813      	ldr	r3, [r2, #0]
 801078c:	b933      	cbnz	r3, 801079c <_free_r+0x30>
 801078e:	6063      	str	r3, [r4, #4]
 8010790:	6014      	str	r4, [r2, #0]
 8010792:	b003      	add	sp, #12
 8010794:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010798:	f002 b83a 	b.w	8012810 <__malloc_unlock>
 801079c:	42a3      	cmp	r3, r4
 801079e:	d908      	bls.n	80107b2 <_free_r+0x46>
 80107a0:	6825      	ldr	r5, [r4, #0]
 80107a2:	1961      	adds	r1, r4, r5
 80107a4:	428b      	cmp	r3, r1
 80107a6:	bf01      	itttt	eq
 80107a8:	6819      	ldreq	r1, [r3, #0]
 80107aa:	685b      	ldreq	r3, [r3, #4]
 80107ac:	1949      	addeq	r1, r1, r5
 80107ae:	6021      	streq	r1, [r4, #0]
 80107b0:	e7ed      	b.n	801078e <_free_r+0x22>
 80107b2:	461a      	mov	r2, r3
 80107b4:	685b      	ldr	r3, [r3, #4]
 80107b6:	b10b      	cbz	r3, 80107bc <_free_r+0x50>
 80107b8:	42a3      	cmp	r3, r4
 80107ba:	d9fa      	bls.n	80107b2 <_free_r+0x46>
 80107bc:	6811      	ldr	r1, [r2, #0]
 80107be:	1855      	adds	r5, r2, r1
 80107c0:	42a5      	cmp	r5, r4
 80107c2:	d10b      	bne.n	80107dc <_free_r+0x70>
 80107c4:	6824      	ldr	r4, [r4, #0]
 80107c6:	4421      	add	r1, r4
 80107c8:	1854      	adds	r4, r2, r1
 80107ca:	42a3      	cmp	r3, r4
 80107cc:	6011      	str	r1, [r2, #0]
 80107ce:	d1e0      	bne.n	8010792 <_free_r+0x26>
 80107d0:	681c      	ldr	r4, [r3, #0]
 80107d2:	685b      	ldr	r3, [r3, #4]
 80107d4:	6053      	str	r3, [r2, #4]
 80107d6:	4421      	add	r1, r4
 80107d8:	6011      	str	r1, [r2, #0]
 80107da:	e7da      	b.n	8010792 <_free_r+0x26>
 80107dc:	d902      	bls.n	80107e4 <_free_r+0x78>
 80107de:	230c      	movs	r3, #12
 80107e0:	6003      	str	r3, [r0, #0]
 80107e2:	e7d6      	b.n	8010792 <_free_r+0x26>
 80107e4:	6825      	ldr	r5, [r4, #0]
 80107e6:	1961      	adds	r1, r4, r5
 80107e8:	428b      	cmp	r3, r1
 80107ea:	bf04      	itt	eq
 80107ec:	6819      	ldreq	r1, [r3, #0]
 80107ee:	685b      	ldreq	r3, [r3, #4]
 80107f0:	6063      	str	r3, [r4, #4]
 80107f2:	bf04      	itt	eq
 80107f4:	1949      	addeq	r1, r1, r5
 80107f6:	6021      	streq	r1, [r4, #0]
 80107f8:	6054      	str	r4, [r2, #4]
 80107fa:	e7ca      	b.n	8010792 <_free_r+0x26>
 80107fc:	b003      	add	sp, #12
 80107fe:	bd30      	pop	{r4, r5, pc}
 8010800:	20003504 	.word	0x20003504

08010804 <sbrk_aligned>:
 8010804:	b570      	push	{r4, r5, r6, lr}
 8010806:	4e0e      	ldr	r6, [pc, #56]	; (8010840 <sbrk_aligned+0x3c>)
 8010808:	460c      	mov	r4, r1
 801080a:	6831      	ldr	r1, [r6, #0]
 801080c:	4605      	mov	r5, r0
 801080e:	b911      	cbnz	r1, 8010816 <sbrk_aligned+0x12>
 8010810:	f000 fd84 	bl	801131c <_sbrk_r>
 8010814:	6030      	str	r0, [r6, #0]
 8010816:	4621      	mov	r1, r4
 8010818:	4628      	mov	r0, r5
 801081a:	f000 fd7f 	bl	801131c <_sbrk_r>
 801081e:	1c43      	adds	r3, r0, #1
 8010820:	d00a      	beq.n	8010838 <sbrk_aligned+0x34>
 8010822:	1cc4      	adds	r4, r0, #3
 8010824:	f024 0403 	bic.w	r4, r4, #3
 8010828:	42a0      	cmp	r0, r4
 801082a:	d007      	beq.n	801083c <sbrk_aligned+0x38>
 801082c:	1a21      	subs	r1, r4, r0
 801082e:	4628      	mov	r0, r5
 8010830:	f000 fd74 	bl	801131c <_sbrk_r>
 8010834:	3001      	adds	r0, #1
 8010836:	d101      	bne.n	801083c <sbrk_aligned+0x38>
 8010838:	f04f 34ff 	mov.w	r4, #4294967295
 801083c:	4620      	mov	r0, r4
 801083e:	bd70      	pop	{r4, r5, r6, pc}
 8010840:	20003508 	.word	0x20003508

08010844 <_malloc_r>:
 8010844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010848:	1ccd      	adds	r5, r1, #3
 801084a:	f025 0503 	bic.w	r5, r5, #3
 801084e:	3508      	adds	r5, #8
 8010850:	2d0c      	cmp	r5, #12
 8010852:	bf38      	it	cc
 8010854:	250c      	movcc	r5, #12
 8010856:	2d00      	cmp	r5, #0
 8010858:	4607      	mov	r7, r0
 801085a:	db01      	blt.n	8010860 <_malloc_r+0x1c>
 801085c:	42a9      	cmp	r1, r5
 801085e:	d905      	bls.n	801086c <_malloc_r+0x28>
 8010860:	230c      	movs	r3, #12
 8010862:	603b      	str	r3, [r7, #0]
 8010864:	2600      	movs	r6, #0
 8010866:	4630      	mov	r0, r6
 8010868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801086c:	4e2e      	ldr	r6, [pc, #184]	; (8010928 <_malloc_r+0xe4>)
 801086e:	f001 ffc9 	bl	8012804 <__malloc_lock>
 8010872:	6833      	ldr	r3, [r6, #0]
 8010874:	461c      	mov	r4, r3
 8010876:	bb34      	cbnz	r4, 80108c6 <_malloc_r+0x82>
 8010878:	4629      	mov	r1, r5
 801087a:	4638      	mov	r0, r7
 801087c:	f7ff ffc2 	bl	8010804 <sbrk_aligned>
 8010880:	1c43      	adds	r3, r0, #1
 8010882:	4604      	mov	r4, r0
 8010884:	d14d      	bne.n	8010922 <_malloc_r+0xde>
 8010886:	6834      	ldr	r4, [r6, #0]
 8010888:	4626      	mov	r6, r4
 801088a:	2e00      	cmp	r6, #0
 801088c:	d140      	bne.n	8010910 <_malloc_r+0xcc>
 801088e:	6823      	ldr	r3, [r4, #0]
 8010890:	4631      	mov	r1, r6
 8010892:	4638      	mov	r0, r7
 8010894:	eb04 0803 	add.w	r8, r4, r3
 8010898:	f000 fd40 	bl	801131c <_sbrk_r>
 801089c:	4580      	cmp	r8, r0
 801089e:	d13a      	bne.n	8010916 <_malloc_r+0xd2>
 80108a0:	6821      	ldr	r1, [r4, #0]
 80108a2:	3503      	adds	r5, #3
 80108a4:	1a6d      	subs	r5, r5, r1
 80108a6:	f025 0503 	bic.w	r5, r5, #3
 80108aa:	3508      	adds	r5, #8
 80108ac:	2d0c      	cmp	r5, #12
 80108ae:	bf38      	it	cc
 80108b0:	250c      	movcc	r5, #12
 80108b2:	4629      	mov	r1, r5
 80108b4:	4638      	mov	r0, r7
 80108b6:	f7ff ffa5 	bl	8010804 <sbrk_aligned>
 80108ba:	3001      	adds	r0, #1
 80108bc:	d02b      	beq.n	8010916 <_malloc_r+0xd2>
 80108be:	6823      	ldr	r3, [r4, #0]
 80108c0:	442b      	add	r3, r5
 80108c2:	6023      	str	r3, [r4, #0]
 80108c4:	e00e      	b.n	80108e4 <_malloc_r+0xa0>
 80108c6:	6822      	ldr	r2, [r4, #0]
 80108c8:	1b52      	subs	r2, r2, r5
 80108ca:	d41e      	bmi.n	801090a <_malloc_r+0xc6>
 80108cc:	2a0b      	cmp	r2, #11
 80108ce:	d916      	bls.n	80108fe <_malloc_r+0xba>
 80108d0:	1961      	adds	r1, r4, r5
 80108d2:	42a3      	cmp	r3, r4
 80108d4:	6025      	str	r5, [r4, #0]
 80108d6:	bf18      	it	ne
 80108d8:	6059      	strne	r1, [r3, #4]
 80108da:	6863      	ldr	r3, [r4, #4]
 80108dc:	bf08      	it	eq
 80108de:	6031      	streq	r1, [r6, #0]
 80108e0:	5162      	str	r2, [r4, r5]
 80108e2:	604b      	str	r3, [r1, #4]
 80108e4:	4638      	mov	r0, r7
 80108e6:	f104 060b 	add.w	r6, r4, #11
 80108ea:	f001 ff91 	bl	8012810 <__malloc_unlock>
 80108ee:	f026 0607 	bic.w	r6, r6, #7
 80108f2:	1d23      	adds	r3, r4, #4
 80108f4:	1af2      	subs	r2, r6, r3
 80108f6:	d0b6      	beq.n	8010866 <_malloc_r+0x22>
 80108f8:	1b9b      	subs	r3, r3, r6
 80108fa:	50a3      	str	r3, [r4, r2]
 80108fc:	e7b3      	b.n	8010866 <_malloc_r+0x22>
 80108fe:	6862      	ldr	r2, [r4, #4]
 8010900:	42a3      	cmp	r3, r4
 8010902:	bf0c      	ite	eq
 8010904:	6032      	streq	r2, [r6, #0]
 8010906:	605a      	strne	r2, [r3, #4]
 8010908:	e7ec      	b.n	80108e4 <_malloc_r+0xa0>
 801090a:	4623      	mov	r3, r4
 801090c:	6864      	ldr	r4, [r4, #4]
 801090e:	e7b2      	b.n	8010876 <_malloc_r+0x32>
 8010910:	4634      	mov	r4, r6
 8010912:	6876      	ldr	r6, [r6, #4]
 8010914:	e7b9      	b.n	801088a <_malloc_r+0x46>
 8010916:	230c      	movs	r3, #12
 8010918:	603b      	str	r3, [r7, #0]
 801091a:	4638      	mov	r0, r7
 801091c:	f001 ff78 	bl	8012810 <__malloc_unlock>
 8010920:	e7a1      	b.n	8010866 <_malloc_r+0x22>
 8010922:	6025      	str	r5, [r4, #0]
 8010924:	e7de      	b.n	80108e4 <_malloc_r+0xa0>
 8010926:	bf00      	nop
 8010928:	20003504 	.word	0x20003504

0801092c <__cvt>:
 801092c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010930:	ec55 4b10 	vmov	r4, r5, d0
 8010934:	2d00      	cmp	r5, #0
 8010936:	460e      	mov	r6, r1
 8010938:	4619      	mov	r1, r3
 801093a:	462b      	mov	r3, r5
 801093c:	bfbb      	ittet	lt
 801093e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010942:	461d      	movlt	r5, r3
 8010944:	2300      	movge	r3, #0
 8010946:	232d      	movlt	r3, #45	; 0x2d
 8010948:	700b      	strb	r3, [r1, #0]
 801094a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801094c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010950:	4691      	mov	r9, r2
 8010952:	f023 0820 	bic.w	r8, r3, #32
 8010956:	bfbc      	itt	lt
 8010958:	4622      	movlt	r2, r4
 801095a:	4614      	movlt	r4, r2
 801095c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010960:	d005      	beq.n	801096e <__cvt+0x42>
 8010962:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010966:	d100      	bne.n	801096a <__cvt+0x3e>
 8010968:	3601      	adds	r6, #1
 801096a:	2102      	movs	r1, #2
 801096c:	e000      	b.n	8010970 <__cvt+0x44>
 801096e:	2103      	movs	r1, #3
 8010970:	ab03      	add	r3, sp, #12
 8010972:	9301      	str	r3, [sp, #4]
 8010974:	ab02      	add	r3, sp, #8
 8010976:	9300      	str	r3, [sp, #0]
 8010978:	ec45 4b10 	vmov	d0, r4, r5
 801097c:	4653      	mov	r3, sl
 801097e:	4632      	mov	r2, r6
 8010980:	f000 ff2e 	bl	80117e0 <_dtoa_r>
 8010984:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010988:	4607      	mov	r7, r0
 801098a:	d102      	bne.n	8010992 <__cvt+0x66>
 801098c:	f019 0f01 	tst.w	r9, #1
 8010990:	d022      	beq.n	80109d8 <__cvt+0xac>
 8010992:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010996:	eb07 0906 	add.w	r9, r7, r6
 801099a:	d110      	bne.n	80109be <__cvt+0x92>
 801099c:	783b      	ldrb	r3, [r7, #0]
 801099e:	2b30      	cmp	r3, #48	; 0x30
 80109a0:	d10a      	bne.n	80109b8 <__cvt+0x8c>
 80109a2:	2200      	movs	r2, #0
 80109a4:	2300      	movs	r3, #0
 80109a6:	4620      	mov	r0, r4
 80109a8:	4629      	mov	r1, r5
 80109aa:	f7f0 f89d 	bl	8000ae8 <__aeabi_dcmpeq>
 80109ae:	b918      	cbnz	r0, 80109b8 <__cvt+0x8c>
 80109b0:	f1c6 0601 	rsb	r6, r6, #1
 80109b4:	f8ca 6000 	str.w	r6, [sl]
 80109b8:	f8da 3000 	ldr.w	r3, [sl]
 80109bc:	4499      	add	r9, r3
 80109be:	2200      	movs	r2, #0
 80109c0:	2300      	movs	r3, #0
 80109c2:	4620      	mov	r0, r4
 80109c4:	4629      	mov	r1, r5
 80109c6:	f7f0 f88f 	bl	8000ae8 <__aeabi_dcmpeq>
 80109ca:	b108      	cbz	r0, 80109d0 <__cvt+0xa4>
 80109cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80109d0:	2230      	movs	r2, #48	; 0x30
 80109d2:	9b03      	ldr	r3, [sp, #12]
 80109d4:	454b      	cmp	r3, r9
 80109d6:	d307      	bcc.n	80109e8 <__cvt+0xbc>
 80109d8:	9b03      	ldr	r3, [sp, #12]
 80109da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80109dc:	1bdb      	subs	r3, r3, r7
 80109de:	4638      	mov	r0, r7
 80109e0:	6013      	str	r3, [r2, #0]
 80109e2:	b004      	add	sp, #16
 80109e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109e8:	1c59      	adds	r1, r3, #1
 80109ea:	9103      	str	r1, [sp, #12]
 80109ec:	701a      	strb	r2, [r3, #0]
 80109ee:	e7f0      	b.n	80109d2 <__cvt+0xa6>

080109f0 <__exponent>:
 80109f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80109f2:	4603      	mov	r3, r0
 80109f4:	2900      	cmp	r1, #0
 80109f6:	bfb8      	it	lt
 80109f8:	4249      	neglt	r1, r1
 80109fa:	f803 2b02 	strb.w	r2, [r3], #2
 80109fe:	bfb4      	ite	lt
 8010a00:	222d      	movlt	r2, #45	; 0x2d
 8010a02:	222b      	movge	r2, #43	; 0x2b
 8010a04:	2909      	cmp	r1, #9
 8010a06:	7042      	strb	r2, [r0, #1]
 8010a08:	dd2a      	ble.n	8010a60 <__exponent+0x70>
 8010a0a:	f10d 0407 	add.w	r4, sp, #7
 8010a0e:	46a4      	mov	ip, r4
 8010a10:	270a      	movs	r7, #10
 8010a12:	46a6      	mov	lr, r4
 8010a14:	460a      	mov	r2, r1
 8010a16:	fb91 f6f7 	sdiv	r6, r1, r7
 8010a1a:	fb07 1516 	mls	r5, r7, r6, r1
 8010a1e:	3530      	adds	r5, #48	; 0x30
 8010a20:	2a63      	cmp	r2, #99	; 0x63
 8010a22:	f104 34ff 	add.w	r4, r4, #4294967295
 8010a26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010a2a:	4631      	mov	r1, r6
 8010a2c:	dcf1      	bgt.n	8010a12 <__exponent+0x22>
 8010a2e:	3130      	adds	r1, #48	; 0x30
 8010a30:	f1ae 0502 	sub.w	r5, lr, #2
 8010a34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010a38:	1c44      	adds	r4, r0, #1
 8010a3a:	4629      	mov	r1, r5
 8010a3c:	4561      	cmp	r1, ip
 8010a3e:	d30a      	bcc.n	8010a56 <__exponent+0x66>
 8010a40:	f10d 0209 	add.w	r2, sp, #9
 8010a44:	eba2 020e 	sub.w	r2, r2, lr
 8010a48:	4565      	cmp	r5, ip
 8010a4a:	bf88      	it	hi
 8010a4c:	2200      	movhi	r2, #0
 8010a4e:	4413      	add	r3, r2
 8010a50:	1a18      	subs	r0, r3, r0
 8010a52:	b003      	add	sp, #12
 8010a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010a5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010a5e:	e7ed      	b.n	8010a3c <__exponent+0x4c>
 8010a60:	2330      	movs	r3, #48	; 0x30
 8010a62:	3130      	adds	r1, #48	; 0x30
 8010a64:	7083      	strb	r3, [r0, #2]
 8010a66:	70c1      	strb	r1, [r0, #3]
 8010a68:	1d03      	adds	r3, r0, #4
 8010a6a:	e7f1      	b.n	8010a50 <__exponent+0x60>

08010a6c <_printf_float>:
 8010a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a70:	ed2d 8b02 	vpush	{d8}
 8010a74:	b08d      	sub	sp, #52	; 0x34
 8010a76:	460c      	mov	r4, r1
 8010a78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010a7c:	4616      	mov	r6, r2
 8010a7e:	461f      	mov	r7, r3
 8010a80:	4605      	mov	r5, r0
 8010a82:	f001 fe53 	bl	801272c <_localeconv_r>
 8010a86:	f8d0 a000 	ldr.w	sl, [r0]
 8010a8a:	4650      	mov	r0, sl
 8010a8c:	f7ef fbaa 	bl	80001e4 <strlen>
 8010a90:	2300      	movs	r3, #0
 8010a92:	930a      	str	r3, [sp, #40]	; 0x28
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	9305      	str	r3, [sp, #20]
 8010a98:	f8d8 3000 	ldr.w	r3, [r8]
 8010a9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010aa0:	3307      	adds	r3, #7
 8010aa2:	f023 0307 	bic.w	r3, r3, #7
 8010aa6:	f103 0208 	add.w	r2, r3, #8
 8010aaa:	f8c8 2000 	str.w	r2, [r8]
 8010aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ab2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010ab6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010aba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010abe:	9307      	str	r3, [sp, #28]
 8010ac0:	f8cd 8018 	str.w	r8, [sp, #24]
 8010ac4:	ee08 0a10 	vmov	s16, r0
 8010ac8:	4b9f      	ldr	r3, [pc, #636]	; (8010d48 <_printf_float+0x2dc>)
 8010aca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010ace:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad2:	f7f0 f83b 	bl	8000b4c <__aeabi_dcmpun>
 8010ad6:	bb88      	cbnz	r0, 8010b3c <_printf_float+0xd0>
 8010ad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010adc:	4b9a      	ldr	r3, [pc, #616]	; (8010d48 <_printf_float+0x2dc>)
 8010ade:	f04f 32ff 	mov.w	r2, #4294967295
 8010ae2:	f7f0 f815 	bl	8000b10 <__aeabi_dcmple>
 8010ae6:	bb48      	cbnz	r0, 8010b3c <_printf_float+0xd0>
 8010ae8:	2200      	movs	r2, #0
 8010aea:	2300      	movs	r3, #0
 8010aec:	4640      	mov	r0, r8
 8010aee:	4649      	mov	r1, r9
 8010af0:	f7f0 f804 	bl	8000afc <__aeabi_dcmplt>
 8010af4:	b110      	cbz	r0, 8010afc <_printf_float+0x90>
 8010af6:	232d      	movs	r3, #45	; 0x2d
 8010af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010afc:	4b93      	ldr	r3, [pc, #588]	; (8010d4c <_printf_float+0x2e0>)
 8010afe:	4894      	ldr	r0, [pc, #592]	; (8010d50 <_printf_float+0x2e4>)
 8010b00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010b04:	bf94      	ite	ls
 8010b06:	4698      	movls	r8, r3
 8010b08:	4680      	movhi	r8, r0
 8010b0a:	2303      	movs	r3, #3
 8010b0c:	6123      	str	r3, [r4, #16]
 8010b0e:	9b05      	ldr	r3, [sp, #20]
 8010b10:	f023 0204 	bic.w	r2, r3, #4
 8010b14:	6022      	str	r2, [r4, #0]
 8010b16:	f04f 0900 	mov.w	r9, #0
 8010b1a:	9700      	str	r7, [sp, #0]
 8010b1c:	4633      	mov	r3, r6
 8010b1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8010b20:	4621      	mov	r1, r4
 8010b22:	4628      	mov	r0, r5
 8010b24:	f000 f9d8 	bl	8010ed8 <_printf_common>
 8010b28:	3001      	adds	r0, #1
 8010b2a:	f040 8090 	bne.w	8010c4e <_printf_float+0x1e2>
 8010b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8010b32:	b00d      	add	sp, #52	; 0x34
 8010b34:	ecbd 8b02 	vpop	{d8}
 8010b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b3c:	4642      	mov	r2, r8
 8010b3e:	464b      	mov	r3, r9
 8010b40:	4640      	mov	r0, r8
 8010b42:	4649      	mov	r1, r9
 8010b44:	f7f0 f802 	bl	8000b4c <__aeabi_dcmpun>
 8010b48:	b140      	cbz	r0, 8010b5c <_printf_float+0xf0>
 8010b4a:	464b      	mov	r3, r9
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	bfbc      	itt	lt
 8010b50:	232d      	movlt	r3, #45	; 0x2d
 8010b52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010b56:	487f      	ldr	r0, [pc, #508]	; (8010d54 <_printf_float+0x2e8>)
 8010b58:	4b7f      	ldr	r3, [pc, #508]	; (8010d58 <_printf_float+0x2ec>)
 8010b5a:	e7d1      	b.n	8010b00 <_printf_float+0x94>
 8010b5c:	6863      	ldr	r3, [r4, #4]
 8010b5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010b62:	9206      	str	r2, [sp, #24]
 8010b64:	1c5a      	adds	r2, r3, #1
 8010b66:	d13f      	bne.n	8010be8 <_printf_float+0x17c>
 8010b68:	2306      	movs	r3, #6
 8010b6a:	6063      	str	r3, [r4, #4]
 8010b6c:	9b05      	ldr	r3, [sp, #20]
 8010b6e:	6861      	ldr	r1, [r4, #4]
 8010b70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010b74:	2300      	movs	r3, #0
 8010b76:	9303      	str	r3, [sp, #12]
 8010b78:	ab0a      	add	r3, sp, #40	; 0x28
 8010b7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010b7e:	ab09      	add	r3, sp, #36	; 0x24
 8010b80:	ec49 8b10 	vmov	d0, r8, r9
 8010b84:	9300      	str	r3, [sp, #0]
 8010b86:	6022      	str	r2, [r4, #0]
 8010b88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010b8c:	4628      	mov	r0, r5
 8010b8e:	f7ff fecd 	bl	801092c <__cvt>
 8010b92:	9b06      	ldr	r3, [sp, #24]
 8010b94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010b96:	2b47      	cmp	r3, #71	; 0x47
 8010b98:	4680      	mov	r8, r0
 8010b9a:	d108      	bne.n	8010bae <_printf_float+0x142>
 8010b9c:	1cc8      	adds	r0, r1, #3
 8010b9e:	db02      	blt.n	8010ba6 <_printf_float+0x13a>
 8010ba0:	6863      	ldr	r3, [r4, #4]
 8010ba2:	4299      	cmp	r1, r3
 8010ba4:	dd41      	ble.n	8010c2a <_printf_float+0x1be>
 8010ba6:	f1ab 0b02 	sub.w	fp, fp, #2
 8010baa:	fa5f fb8b 	uxtb.w	fp, fp
 8010bae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010bb2:	d820      	bhi.n	8010bf6 <_printf_float+0x18a>
 8010bb4:	3901      	subs	r1, #1
 8010bb6:	465a      	mov	r2, fp
 8010bb8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010bbc:	9109      	str	r1, [sp, #36]	; 0x24
 8010bbe:	f7ff ff17 	bl	80109f0 <__exponent>
 8010bc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010bc4:	1813      	adds	r3, r2, r0
 8010bc6:	2a01      	cmp	r2, #1
 8010bc8:	4681      	mov	r9, r0
 8010bca:	6123      	str	r3, [r4, #16]
 8010bcc:	dc02      	bgt.n	8010bd4 <_printf_float+0x168>
 8010bce:	6822      	ldr	r2, [r4, #0]
 8010bd0:	07d2      	lsls	r2, r2, #31
 8010bd2:	d501      	bpl.n	8010bd8 <_printf_float+0x16c>
 8010bd4:	3301      	adds	r3, #1
 8010bd6:	6123      	str	r3, [r4, #16]
 8010bd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d09c      	beq.n	8010b1a <_printf_float+0xae>
 8010be0:	232d      	movs	r3, #45	; 0x2d
 8010be2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010be6:	e798      	b.n	8010b1a <_printf_float+0xae>
 8010be8:	9a06      	ldr	r2, [sp, #24]
 8010bea:	2a47      	cmp	r2, #71	; 0x47
 8010bec:	d1be      	bne.n	8010b6c <_printf_float+0x100>
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d1bc      	bne.n	8010b6c <_printf_float+0x100>
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	e7b9      	b.n	8010b6a <_printf_float+0xfe>
 8010bf6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010bfa:	d118      	bne.n	8010c2e <_printf_float+0x1c2>
 8010bfc:	2900      	cmp	r1, #0
 8010bfe:	6863      	ldr	r3, [r4, #4]
 8010c00:	dd0b      	ble.n	8010c1a <_printf_float+0x1ae>
 8010c02:	6121      	str	r1, [r4, #16]
 8010c04:	b913      	cbnz	r3, 8010c0c <_printf_float+0x1a0>
 8010c06:	6822      	ldr	r2, [r4, #0]
 8010c08:	07d0      	lsls	r0, r2, #31
 8010c0a:	d502      	bpl.n	8010c12 <_printf_float+0x1a6>
 8010c0c:	3301      	adds	r3, #1
 8010c0e:	440b      	add	r3, r1
 8010c10:	6123      	str	r3, [r4, #16]
 8010c12:	65a1      	str	r1, [r4, #88]	; 0x58
 8010c14:	f04f 0900 	mov.w	r9, #0
 8010c18:	e7de      	b.n	8010bd8 <_printf_float+0x16c>
 8010c1a:	b913      	cbnz	r3, 8010c22 <_printf_float+0x1b6>
 8010c1c:	6822      	ldr	r2, [r4, #0]
 8010c1e:	07d2      	lsls	r2, r2, #31
 8010c20:	d501      	bpl.n	8010c26 <_printf_float+0x1ba>
 8010c22:	3302      	adds	r3, #2
 8010c24:	e7f4      	b.n	8010c10 <_printf_float+0x1a4>
 8010c26:	2301      	movs	r3, #1
 8010c28:	e7f2      	b.n	8010c10 <_printf_float+0x1a4>
 8010c2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c30:	4299      	cmp	r1, r3
 8010c32:	db05      	blt.n	8010c40 <_printf_float+0x1d4>
 8010c34:	6823      	ldr	r3, [r4, #0]
 8010c36:	6121      	str	r1, [r4, #16]
 8010c38:	07d8      	lsls	r0, r3, #31
 8010c3a:	d5ea      	bpl.n	8010c12 <_printf_float+0x1a6>
 8010c3c:	1c4b      	adds	r3, r1, #1
 8010c3e:	e7e7      	b.n	8010c10 <_printf_float+0x1a4>
 8010c40:	2900      	cmp	r1, #0
 8010c42:	bfd4      	ite	le
 8010c44:	f1c1 0202 	rsble	r2, r1, #2
 8010c48:	2201      	movgt	r2, #1
 8010c4a:	4413      	add	r3, r2
 8010c4c:	e7e0      	b.n	8010c10 <_printf_float+0x1a4>
 8010c4e:	6823      	ldr	r3, [r4, #0]
 8010c50:	055a      	lsls	r2, r3, #21
 8010c52:	d407      	bmi.n	8010c64 <_printf_float+0x1f8>
 8010c54:	6923      	ldr	r3, [r4, #16]
 8010c56:	4642      	mov	r2, r8
 8010c58:	4631      	mov	r1, r6
 8010c5a:	4628      	mov	r0, r5
 8010c5c:	47b8      	blx	r7
 8010c5e:	3001      	adds	r0, #1
 8010c60:	d12c      	bne.n	8010cbc <_printf_float+0x250>
 8010c62:	e764      	b.n	8010b2e <_printf_float+0xc2>
 8010c64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010c68:	f240 80e0 	bls.w	8010e2c <_printf_float+0x3c0>
 8010c6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010c70:	2200      	movs	r2, #0
 8010c72:	2300      	movs	r3, #0
 8010c74:	f7ef ff38 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c78:	2800      	cmp	r0, #0
 8010c7a:	d034      	beq.n	8010ce6 <_printf_float+0x27a>
 8010c7c:	4a37      	ldr	r2, [pc, #220]	; (8010d5c <_printf_float+0x2f0>)
 8010c7e:	2301      	movs	r3, #1
 8010c80:	4631      	mov	r1, r6
 8010c82:	4628      	mov	r0, r5
 8010c84:	47b8      	blx	r7
 8010c86:	3001      	adds	r0, #1
 8010c88:	f43f af51 	beq.w	8010b2e <_printf_float+0xc2>
 8010c8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010c90:	429a      	cmp	r2, r3
 8010c92:	db02      	blt.n	8010c9a <_printf_float+0x22e>
 8010c94:	6823      	ldr	r3, [r4, #0]
 8010c96:	07d8      	lsls	r0, r3, #31
 8010c98:	d510      	bpl.n	8010cbc <_printf_float+0x250>
 8010c9a:	ee18 3a10 	vmov	r3, s16
 8010c9e:	4652      	mov	r2, sl
 8010ca0:	4631      	mov	r1, r6
 8010ca2:	4628      	mov	r0, r5
 8010ca4:	47b8      	blx	r7
 8010ca6:	3001      	adds	r0, #1
 8010ca8:	f43f af41 	beq.w	8010b2e <_printf_float+0xc2>
 8010cac:	f04f 0800 	mov.w	r8, #0
 8010cb0:	f104 091a 	add.w	r9, r4, #26
 8010cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cb6:	3b01      	subs	r3, #1
 8010cb8:	4543      	cmp	r3, r8
 8010cba:	dc09      	bgt.n	8010cd0 <_printf_float+0x264>
 8010cbc:	6823      	ldr	r3, [r4, #0]
 8010cbe:	079b      	lsls	r3, r3, #30
 8010cc0:	f100 8105 	bmi.w	8010ece <_printf_float+0x462>
 8010cc4:	68e0      	ldr	r0, [r4, #12]
 8010cc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010cc8:	4298      	cmp	r0, r3
 8010cca:	bfb8      	it	lt
 8010ccc:	4618      	movlt	r0, r3
 8010cce:	e730      	b.n	8010b32 <_printf_float+0xc6>
 8010cd0:	2301      	movs	r3, #1
 8010cd2:	464a      	mov	r2, r9
 8010cd4:	4631      	mov	r1, r6
 8010cd6:	4628      	mov	r0, r5
 8010cd8:	47b8      	blx	r7
 8010cda:	3001      	adds	r0, #1
 8010cdc:	f43f af27 	beq.w	8010b2e <_printf_float+0xc2>
 8010ce0:	f108 0801 	add.w	r8, r8, #1
 8010ce4:	e7e6      	b.n	8010cb4 <_printf_float+0x248>
 8010ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	dc39      	bgt.n	8010d60 <_printf_float+0x2f4>
 8010cec:	4a1b      	ldr	r2, [pc, #108]	; (8010d5c <_printf_float+0x2f0>)
 8010cee:	2301      	movs	r3, #1
 8010cf0:	4631      	mov	r1, r6
 8010cf2:	4628      	mov	r0, r5
 8010cf4:	47b8      	blx	r7
 8010cf6:	3001      	adds	r0, #1
 8010cf8:	f43f af19 	beq.w	8010b2e <_printf_float+0xc2>
 8010cfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010d00:	4313      	orrs	r3, r2
 8010d02:	d102      	bne.n	8010d0a <_printf_float+0x29e>
 8010d04:	6823      	ldr	r3, [r4, #0]
 8010d06:	07d9      	lsls	r1, r3, #31
 8010d08:	d5d8      	bpl.n	8010cbc <_printf_float+0x250>
 8010d0a:	ee18 3a10 	vmov	r3, s16
 8010d0e:	4652      	mov	r2, sl
 8010d10:	4631      	mov	r1, r6
 8010d12:	4628      	mov	r0, r5
 8010d14:	47b8      	blx	r7
 8010d16:	3001      	adds	r0, #1
 8010d18:	f43f af09 	beq.w	8010b2e <_printf_float+0xc2>
 8010d1c:	f04f 0900 	mov.w	r9, #0
 8010d20:	f104 0a1a 	add.w	sl, r4, #26
 8010d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d26:	425b      	negs	r3, r3
 8010d28:	454b      	cmp	r3, r9
 8010d2a:	dc01      	bgt.n	8010d30 <_printf_float+0x2c4>
 8010d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d2e:	e792      	b.n	8010c56 <_printf_float+0x1ea>
 8010d30:	2301      	movs	r3, #1
 8010d32:	4652      	mov	r2, sl
 8010d34:	4631      	mov	r1, r6
 8010d36:	4628      	mov	r0, r5
 8010d38:	47b8      	blx	r7
 8010d3a:	3001      	adds	r0, #1
 8010d3c:	f43f aef7 	beq.w	8010b2e <_printf_float+0xc2>
 8010d40:	f109 0901 	add.w	r9, r9, #1
 8010d44:	e7ee      	b.n	8010d24 <_printf_float+0x2b8>
 8010d46:	bf00      	nop
 8010d48:	7fefffff 	.word	0x7fefffff
 8010d4c:	08014074 	.word	0x08014074
 8010d50:	08014078 	.word	0x08014078
 8010d54:	08014080 	.word	0x08014080
 8010d58:	0801407c 	.word	0x0801407c
 8010d5c:	08014084 	.word	0x08014084
 8010d60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010d64:	429a      	cmp	r2, r3
 8010d66:	bfa8      	it	ge
 8010d68:	461a      	movge	r2, r3
 8010d6a:	2a00      	cmp	r2, #0
 8010d6c:	4691      	mov	r9, r2
 8010d6e:	dc37      	bgt.n	8010de0 <_printf_float+0x374>
 8010d70:	f04f 0b00 	mov.w	fp, #0
 8010d74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010d78:	f104 021a 	add.w	r2, r4, #26
 8010d7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010d7e:	9305      	str	r3, [sp, #20]
 8010d80:	eba3 0309 	sub.w	r3, r3, r9
 8010d84:	455b      	cmp	r3, fp
 8010d86:	dc33      	bgt.n	8010df0 <_printf_float+0x384>
 8010d88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010d8c:	429a      	cmp	r2, r3
 8010d8e:	db3b      	blt.n	8010e08 <_printf_float+0x39c>
 8010d90:	6823      	ldr	r3, [r4, #0]
 8010d92:	07da      	lsls	r2, r3, #31
 8010d94:	d438      	bmi.n	8010e08 <_printf_float+0x39c>
 8010d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d98:	9a05      	ldr	r2, [sp, #20]
 8010d9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010d9c:	1a9a      	subs	r2, r3, r2
 8010d9e:	eba3 0901 	sub.w	r9, r3, r1
 8010da2:	4591      	cmp	r9, r2
 8010da4:	bfa8      	it	ge
 8010da6:	4691      	movge	r9, r2
 8010da8:	f1b9 0f00 	cmp.w	r9, #0
 8010dac:	dc35      	bgt.n	8010e1a <_printf_float+0x3ae>
 8010dae:	f04f 0800 	mov.w	r8, #0
 8010db2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010db6:	f104 0a1a 	add.w	sl, r4, #26
 8010dba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010dbe:	1a9b      	subs	r3, r3, r2
 8010dc0:	eba3 0309 	sub.w	r3, r3, r9
 8010dc4:	4543      	cmp	r3, r8
 8010dc6:	f77f af79 	ble.w	8010cbc <_printf_float+0x250>
 8010dca:	2301      	movs	r3, #1
 8010dcc:	4652      	mov	r2, sl
 8010dce:	4631      	mov	r1, r6
 8010dd0:	4628      	mov	r0, r5
 8010dd2:	47b8      	blx	r7
 8010dd4:	3001      	adds	r0, #1
 8010dd6:	f43f aeaa 	beq.w	8010b2e <_printf_float+0xc2>
 8010dda:	f108 0801 	add.w	r8, r8, #1
 8010dde:	e7ec      	b.n	8010dba <_printf_float+0x34e>
 8010de0:	4613      	mov	r3, r2
 8010de2:	4631      	mov	r1, r6
 8010de4:	4642      	mov	r2, r8
 8010de6:	4628      	mov	r0, r5
 8010de8:	47b8      	blx	r7
 8010dea:	3001      	adds	r0, #1
 8010dec:	d1c0      	bne.n	8010d70 <_printf_float+0x304>
 8010dee:	e69e      	b.n	8010b2e <_printf_float+0xc2>
 8010df0:	2301      	movs	r3, #1
 8010df2:	4631      	mov	r1, r6
 8010df4:	4628      	mov	r0, r5
 8010df6:	9205      	str	r2, [sp, #20]
 8010df8:	47b8      	blx	r7
 8010dfa:	3001      	adds	r0, #1
 8010dfc:	f43f ae97 	beq.w	8010b2e <_printf_float+0xc2>
 8010e00:	9a05      	ldr	r2, [sp, #20]
 8010e02:	f10b 0b01 	add.w	fp, fp, #1
 8010e06:	e7b9      	b.n	8010d7c <_printf_float+0x310>
 8010e08:	ee18 3a10 	vmov	r3, s16
 8010e0c:	4652      	mov	r2, sl
 8010e0e:	4631      	mov	r1, r6
 8010e10:	4628      	mov	r0, r5
 8010e12:	47b8      	blx	r7
 8010e14:	3001      	adds	r0, #1
 8010e16:	d1be      	bne.n	8010d96 <_printf_float+0x32a>
 8010e18:	e689      	b.n	8010b2e <_printf_float+0xc2>
 8010e1a:	9a05      	ldr	r2, [sp, #20]
 8010e1c:	464b      	mov	r3, r9
 8010e1e:	4442      	add	r2, r8
 8010e20:	4631      	mov	r1, r6
 8010e22:	4628      	mov	r0, r5
 8010e24:	47b8      	blx	r7
 8010e26:	3001      	adds	r0, #1
 8010e28:	d1c1      	bne.n	8010dae <_printf_float+0x342>
 8010e2a:	e680      	b.n	8010b2e <_printf_float+0xc2>
 8010e2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010e2e:	2a01      	cmp	r2, #1
 8010e30:	dc01      	bgt.n	8010e36 <_printf_float+0x3ca>
 8010e32:	07db      	lsls	r3, r3, #31
 8010e34:	d538      	bpl.n	8010ea8 <_printf_float+0x43c>
 8010e36:	2301      	movs	r3, #1
 8010e38:	4642      	mov	r2, r8
 8010e3a:	4631      	mov	r1, r6
 8010e3c:	4628      	mov	r0, r5
 8010e3e:	47b8      	blx	r7
 8010e40:	3001      	adds	r0, #1
 8010e42:	f43f ae74 	beq.w	8010b2e <_printf_float+0xc2>
 8010e46:	ee18 3a10 	vmov	r3, s16
 8010e4a:	4652      	mov	r2, sl
 8010e4c:	4631      	mov	r1, r6
 8010e4e:	4628      	mov	r0, r5
 8010e50:	47b8      	blx	r7
 8010e52:	3001      	adds	r0, #1
 8010e54:	f43f ae6b 	beq.w	8010b2e <_printf_float+0xc2>
 8010e58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	2300      	movs	r3, #0
 8010e60:	f7ef fe42 	bl	8000ae8 <__aeabi_dcmpeq>
 8010e64:	b9d8      	cbnz	r0, 8010e9e <_printf_float+0x432>
 8010e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e68:	f108 0201 	add.w	r2, r8, #1
 8010e6c:	3b01      	subs	r3, #1
 8010e6e:	4631      	mov	r1, r6
 8010e70:	4628      	mov	r0, r5
 8010e72:	47b8      	blx	r7
 8010e74:	3001      	adds	r0, #1
 8010e76:	d10e      	bne.n	8010e96 <_printf_float+0x42a>
 8010e78:	e659      	b.n	8010b2e <_printf_float+0xc2>
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	4652      	mov	r2, sl
 8010e7e:	4631      	mov	r1, r6
 8010e80:	4628      	mov	r0, r5
 8010e82:	47b8      	blx	r7
 8010e84:	3001      	adds	r0, #1
 8010e86:	f43f ae52 	beq.w	8010b2e <_printf_float+0xc2>
 8010e8a:	f108 0801 	add.w	r8, r8, #1
 8010e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e90:	3b01      	subs	r3, #1
 8010e92:	4543      	cmp	r3, r8
 8010e94:	dcf1      	bgt.n	8010e7a <_printf_float+0x40e>
 8010e96:	464b      	mov	r3, r9
 8010e98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010e9c:	e6dc      	b.n	8010c58 <_printf_float+0x1ec>
 8010e9e:	f04f 0800 	mov.w	r8, #0
 8010ea2:	f104 0a1a 	add.w	sl, r4, #26
 8010ea6:	e7f2      	b.n	8010e8e <_printf_float+0x422>
 8010ea8:	2301      	movs	r3, #1
 8010eaa:	4642      	mov	r2, r8
 8010eac:	e7df      	b.n	8010e6e <_printf_float+0x402>
 8010eae:	2301      	movs	r3, #1
 8010eb0:	464a      	mov	r2, r9
 8010eb2:	4631      	mov	r1, r6
 8010eb4:	4628      	mov	r0, r5
 8010eb6:	47b8      	blx	r7
 8010eb8:	3001      	adds	r0, #1
 8010eba:	f43f ae38 	beq.w	8010b2e <_printf_float+0xc2>
 8010ebe:	f108 0801 	add.w	r8, r8, #1
 8010ec2:	68e3      	ldr	r3, [r4, #12]
 8010ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010ec6:	1a5b      	subs	r3, r3, r1
 8010ec8:	4543      	cmp	r3, r8
 8010eca:	dcf0      	bgt.n	8010eae <_printf_float+0x442>
 8010ecc:	e6fa      	b.n	8010cc4 <_printf_float+0x258>
 8010ece:	f04f 0800 	mov.w	r8, #0
 8010ed2:	f104 0919 	add.w	r9, r4, #25
 8010ed6:	e7f4      	b.n	8010ec2 <_printf_float+0x456>

08010ed8 <_printf_common>:
 8010ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010edc:	4616      	mov	r6, r2
 8010ede:	4699      	mov	r9, r3
 8010ee0:	688a      	ldr	r2, [r1, #8]
 8010ee2:	690b      	ldr	r3, [r1, #16]
 8010ee4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010ee8:	4293      	cmp	r3, r2
 8010eea:	bfb8      	it	lt
 8010eec:	4613      	movlt	r3, r2
 8010eee:	6033      	str	r3, [r6, #0]
 8010ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010ef4:	4607      	mov	r7, r0
 8010ef6:	460c      	mov	r4, r1
 8010ef8:	b10a      	cbz	r2, 8010efe <_printf_common+0x26>
 8010efa:	3301      	adds	r3, #1
 8010efc:	6033      	str	r3, [r6, #0]
 8010efe:	6823      	ldr	r3, [r4, #0]
 8010f00:	0699      	lsls	r1, r3, #26
 8010f02:	bf42      	ittt	mi
 8010f04:	6833      	ldrmi	r3, [r6, #0]
 8010f06:	3302      	addmi	r3, #2
 8010f08:	6033      	strmi	r3, [r6, #0]
 8010f0a:	6825      	ldr	r5, [r4, #0]
 8010f0c:	f015 0506 	ands.w	r5, r5, #6
 8010f10:	d106      	bne.n	8010f20 <_printf_common+0x48>
 8010f12:	f104 0a19 	add.w	sl, r4, #25
 8010f16:	68e3      	ldr	r3, [r4, #12]
 8010f18:	6832      	ldr	r2, [r6, #0]
 8010f1a:	1a9b      	subs	r3, r3, r2
 8010f1c:	42ab      	cmp	r3, r5
 8010f1e:	dc26      	bgt.n	8010f6e <_printf_common+0x96>
 8010f20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010f24:	1e13      	subs	r3, r2, #0
 8010f26:	6822      	ldr	r2, [r4, #0]
 8010f28:	bf18      	it	ne
 8010f2a:	2301      	movne	r3, #1
 8010f2c:	0692      	lsls	r2, r2, #26
 8010f2e:	d42b      	bmi.n	8010f88 <_printf_common+0xb0>
 8010f30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010f34:	4649      	mov	r1, r9
 8010f36:	4638      	mov	r0, r7
 8010f38:	47c0      	blx	r8
 8010f3a:	3001      	adds	r0, #1
 8010f3c:	d01e      	beq.n	8010f7c <_printf_common+0xa4>
 8010f3e:	6823      	ldr	r3, [r4, #0]
 8010f40:	68e5      	ldr	r5, [r4, #12]
 8010f42:	6832      	ldr	r2, [r6, #0]
 8010f44:	f003 0306 	and.w	r3, r3, #6
 8010f48:	2b04      	cmp	r3, #4
 8010f4a:	bf08      	it	eq
 8010f4c:	1aad      	subeq	r5, r5, r2
 8010f4e:	68a3      	ldr	r3, [r4, #8]
 8010f50:	6922      	ldr	r2, [r4, #16]
 8010f52:	bf0c      	ite	eq
 8010f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f58:	2500      	movne	r5, #0
 8010f5a:	4293      	cmp	r3, r2
 8010f5c:	bfc4      	itt	gt
 8010f5e:	1a9b      	subgt	r3, r3, r2
 8010f60:	18ed      	addgt	r5, r5, r3
 8010f62:	2600      	movs	r6, #0
 8010f64:	341a      	adds	r4, #26
 8010f66:	42b5      	cmp	r5, r6
 8010f68:	d11a      	bne.n	8010fa0 <_printf_common+0xc8>
 8010f6a:	2000      	movs	r0, #0
 8010f6c:	e008      	b.n	8010f80 <_printf_common+0xa8>
 8010f6e:	2301      	movs	r3, #1
 8010f70:	4652      	mov	r2, sl
 8010f72:	4649      	mov	r1, r9
 8010f74:	4638      	mov	r0, r7
 8010f76:	47c0      	blx	r8
 8010f78:	3001      	adds	r0, #1
 8010f7a:	d103      	bne.n	8010f84 <_printf_common+0xac>
 8010f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f84:	3501      	adds	r5, #1
 8010f86:	e7c6      	b.n	8010f16 <_printf_common+0x3e>
 8010f88:	18e1      	adds	r1, r4, r3
 8010f8a:	1c5a      	adds	r2, r3, #1
 8010f8c:	2030      	movs	r0, #48	; 0x30
 8010f8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010f92:	4422      	add	r2, r4
 8010f94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010f98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010f9c:	3302      	adds	r3, #2
 8010f9e:	e7c7      	b.n	8010f30 <_printf_common+0x58>
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	4622      	mov	r2, r4
 8010fa4:	4649      	mov	r1, r9
 8010fa6:	4638      	mov	r0, r7
 8010fa8:	47c0      	blx	r8
 8010faa:	3001      	adds	r0, #1
 8010fac:	d0e6      	beq.n	8010f7c <_printf_common+0xa4>
 8010fae:	3601      	adds	r6, #1
 8010fb0:	e7d9      	b.n	8010f66 <_printf_common+0x8e>
	...

08010fb4 <_printf_i>:
 8010fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fb8:	7e0f      	ldrb	r7, [r1, #24]
 8010fba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010fbc:	2f78      	cmp	r7, #120	; 0x78
 8010fbe:	4691      	mov	r9, r2
 8010fc0:	4680      	mov	r8, r0
 8010fc2:	460c      	mov	r4, r1
 8010fc4:	469a      	mov	sl, r3
 8010fc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010fca:	d807      	bhi.n	8010fdc <_printf_i+0x28>
 8010fcc:	2f62      	cmp	r7, #98	; 0x62
 8010fce:	d80a      	bhi.n	8010fe6 <_printf_i+0x32>
 8010fd0:	2f00      	cmp	r7, #0
 8010fd2:	f000 80d8 	beq.w	8011186 <_printf_i+0x1d2>
 8010fd6:	2f58      	cmp	r7, #88	; 0x58
 8010fd8:	f000 80a3 	beq.w	8011122 <_printf_i+0x16e>
 8010fdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010fe0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010fe4:	e03a      	b.n	801105c <_printf_i+0xa8>
 8010fe6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010fea:	2b15      	cmp	r3, #21
 8010fec:	d8f6      	bhi.n	8010fdc <_printf_i+0x28>
 8010fee:	a101      	add	r1, pc, #4	; (adr r1, 8010ff4 <_printf_i+0x40>)
 8010ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010ff4:	0801104d 	.word	0x0801104d
 8010ff8:	08011061 	.word	0x08011061
 8010ffc:	08010fdd 	.word	0x08010fdd
 8011000:	08010fdd 	.word	0x08010fdd
 8011004:	08010fdd 	.word	0x08010fdd
 8011008:	08010fdd 	.word	0x08010fdd
 801100c:	08011061 	.word	0x08011061
 8011010:	08010fdd 	.word	0x08010fdd
 8011014:	08010fdd 	.word	0x08010fdd
 8011018:	08010fdd 	.word	0x08010fdd
 801101c:	08010fdd 	.word	0x08010fdd
 8011020:	0801116d 	.word	0x0801116d
 8011024:	08011091 	.word	0x08011091
 8011028:	0801114f 	.word	0x0801114f
 801102c:	08010fdd 	.word	0x08010fdd
 8011030:	08010fdd 	.word	0x08010fdd
 8011034:	0801118f 	.word	0x0801118f
 8011038:	08010fdd 	.word	0x08010fdd
 801103c:	08011091 	.word	0x08011091
 8011040:	08010fdd 	.word	0x08010fdd
 8011044:	08010fdd 	.word	0x08010fdd
 8011048:	08011157 	.word	0x08011157
 801104c:	682b      	ldr	r3, [r5, #0]
 801104e:	1d1a      	adds	r2, r3, #4
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	602a      	str	r2, [r5, #0]
 8011054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011058:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801105c:	2301      	movs	r3, #1
 801105e:	e0a3      	b.n	80111a8 <_printf_i+0x1f4>
 8011060:	6820      	ldr	r0, [r4, #0]
 8011062:	6829      	ldr	r1, [r5, #0]
 8011064:	0606      	lsls	r6, r0, #24
 8011066:	f101 0304 	add.w	r3, r1, #4
 801106a:	d50a      	bpl.n	8011082 <_printf_i+0xce>
 801106c:	680e      	ldr	r6, [r1, #0]
 801106e:	602b      	str	r3, [r5, #0]
 8011070:	2e00      	cmp	r6, #0
 8011072:	da03      	bge.n	801107c <_printf_i+0xc8>
 8011074:	232d      	movs	r3, #45	; 0x2d
 8011076:	4276      	negs	r6, r6
 8011078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801107c:	485e      	ldr	r0, [pc, #376]	; (80111f8 <_printf_i+0x244>)
 801107e:	230a      	movs	r3, #10
 8011080:	e019      	b.n	80110b6 <_printf_i+0x102>
 8011082:	680e      	ldr	r6, [r1, #0]
 8011084:	602b      	str	r3, [r5, #0]
 8011086:	f010 0f40 	tst.w	r0, #64	; 0x40
 801108a:	bf18      	it	ne
 801108c:	b236      	sxthne	r6, r6
 801108e:	e7ef      	b.n	8011070 <_printf_i+0xbc>
 8011090:	682b      	ldr	r3, [r5, #0]
 8011092:	6820      	ldr	r0, [r4, #0]
 8011094:	1d19      	adds	r1, r3, #4
 8011096:	6029      	str	r1, [r5, #0]
 8011098:	0601      	lsls	r1, r0, #24
 801109a:	d501      	bpl.n	80110a0 <_printf_i+0xec>
 801109c:	681e      	ldr	r6, [r3, #0]
 801109e:	e002      	b.n	80110a6 <_printf_i+0xf2>
 80110a0:	0646      	lsls	r6, r0, #25
 80110a2:	d5fb      	bpl.n	801109c <_printf_i+0xe8>
 80110a4:	881e      	ldrh	r6, [r3, #0]
 80110a6:	4854      	ldr	r0, [pc, #336]	; (80111f8 <_printf_i+0x244>)
 80110a8:	2f6f      	cmp	r7, #111	; 0x6f
 80110aa:	bf0c      	ite	eq
 80110ac:	2308      	moveq	r3, #8
 80110ae:	230a      	movne	r3, #10
 80110b0:	2100      	movs	r1, #0
 80110b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80110b6:	6865      	ldr	r5, [r4, #4]
 80110b8:	60a5      	str	r5, [r4, #8]
 80110ba:	2d00      	cmp	r5, #0
 80110bc:	bfa2      	ittt	ge
 80110be:	6821      	ldrge	r1, [r4, #0]
 80110c0:	f021 0104 	bicge.w	r1, r1, #4
 80110c4:	6021      	strge	r1, [r4, #0]
 80110c6:	b90e      	cbnz	r6, 80110cc <_printf_i+0x118>
 80110c8:	2d00      	cmp	r5, #0
 80110ca:	d04d      	beq.n	8011168 <_printf_i+0x1b4>
 80110cc:	4615      	mov	r5, r2
 80110ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80110d2:	fb03 6711 	mls	r7, r3, r1, r6
 80110d6:	5dc7      	ldrb	r7, [r0, r7]
 80110d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80110dc:	4637      	mov	r7, r6
 80110de:	42bb      	cmp	r3, r7
 80110e0:	460e      	mov	r6, r1
 80110e2:	d9f4      	bls.n	80110ce <_printf_i+0x11a>
 80110e4:	2b08      	cmp	r3, #8
 80110e6:	d10b      	bne.n	8011100 <_printf_i+0x14c>
 80110e8:	6823      	ldr	r3, [r4, #0]
 80110ea:	07de      	lsls	r6, r3, #31
 80110ec:	d508      	bpl.n	8011100 <_printf_i+0x14c>
 80110ee:	6923      	ldr	r3, [r4, #16]
 80110f0:	6861      	ldr	r1, [r4, #4]
 80110f2:	4299      	cmp	r1, r3
 80110f4:	bfde      	ittt	le
 80110f6:	2330      	movle	r3, #48	; 0x30
 80110f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80110fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011100:	1b52      	subs	r2, r2, r5
 8011102:	6122      	str	r2, [r4, #16]
 8011104:	f8cd a000 	str.w	sl, [sp]
 8011108:	464b      	mov	r3, r9
 801110a:	aa03      	add	r2, sp, #12
 801110c:	4621      	mov	r1, r4
 801110e:	4640      	mov	r0, r8
 8011110:	f7ff fee2 	bl	8010ed8 <_printf_common>
 8011114:	3001      	adds	r0, #1
 8011116:	d14c      	bne.n	80111b2 <_printf_i+0x1fe>
 8011118:	f04f 30ff 	mov.w	r0, #4294967295
 801111c:	b004      	add	sp, #16
 801111e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011122:	4835      	ldr	r0, [pc, #212]	; (80111f8 <_printf_i+0x244>)
 8011124:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011128:	6829      	ldr	r1, [r5, #0]
 801112a:	6823      	ldr	r3, [r4, #0]
 801112c:	f851 6b04 	ldr.w	r6, [r1], #4
 8011130:	6029      	str	r1, [r5, #0]
 8011132:	061d      	lsls	r5, r3, #24
 8011134:	d514      	bpl.n	8011160 <_printf_i+0x1ac>
 8011136:	07df      	lsls	r7, r3, #31
 8011138:	bf44      	itt	mi
 801113a:	f043 0320 	orrmi.w	r3, r3, #32
 801113e:	6023      	strmi	r3, [r4, #0]
 8011140:	b91e      	cbnz	r6, 801114a <_printf_i+0x196>
 8011142:	6823      	ldr	r3, [r4, #0]
 8011144:	f023 0320 	bic.w	r3, r3, #32
 8011148:	6023      	str	r3, [r4, #0]
 801114a:	2310      	movs	r3, #16
 801114c:	e7b0      	b.n	80110b0 <_printf_i+0xfc>
 801114e:	6823      	ldr	r3, [r4, #0]
 8011150:	f043 0320 	orr.w	r3, r3, #32
 8011154:	6023      	str	r3, [r4, #0]
 8011156:	2378      	movs	r3, #120	; 0x78
 8011158:	4828      	ldr	r0, [pc, #160]	; (80111fc <_printf_i+0x248>)
 801115a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801115e:	e7e3      	b.n	8011128 <_printf_i+0x174>
 8011160:	0659      	lsls	r1, r3, #25
 8011162:	bf48      	it	mi
 8011164:	b2b6      	uxthmi	r6, r6
 8011166:	e7e6      	b.n	8011136 <_printf_i+0x182>
 8011168:	4615      	mov	r5, r2
 801116a:	e7bb      	b.n	80110e4 <_printf_i+0x130>
 801116c:	682b      	ldr	r3, [r5, #0]
 801116e:	6826      	ldr	r6, [r4, #0]
 8011170:	6961      	ldr	r1, [r4, #20]
 8011172:	1d18      	adds	r0, r3, #4
 8011174:	6028      	str	r0, [r5, #0]
 8011176:	0635      	lsls	r5, r6, #24
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	d501      	bpl.n	8011180 <_printf_i+0x1cc>
 801117c:	6019      	str	r1, [r3, #0]
 801117e:	e002      	b.n	8011186 <_printf_i+0x1d2>
 8011180:	0670      	lsls	r0, r6, #25
 8011182:	d5fb      	bpl.n	801117c <_printf_i+0x1c8>
 8011184:	8019      	strh	r1, [r3, #0]
 8011186:	2300      	movs	r3, #0
 8011188:	6123      	str	r3, [r4, #16]
 801118a:	4615      	mov	r5, r2
 801118c:	e7ba      	b.n	8011104 <_printf_i+0x150>
 801118e:	682b      	ldr	r3, [r5, #0]
 8011190:	1d1a      	adds	r2, r3, #4
 8011192:	602a      	str	r2, [r5, #0]
 8011194:	681d      	ldr	r5, [r3, #0]
 8011196:	6862      	ldr	r2, [r4, #4]
 8011198:	2100      	movs	r1, #0
 801119a:	4628      	mov	r0, r5
 801119c:	f7ef f830 	bl	8000200 <memchr>
 80111a0:	b108      	cbz	r0, 80111a6 <_printf_i+0x1f2>
 80111a2:	1b40      	subs	r0, r0, r5
 80111a4:	6060      	str	r0, [r4, #4]
 80111a6:	6863      	ldr	r3, [r4, #4]
 80111a8:	6123      	str	r3, [r4, #16]
 80111aa:	2300      	movs	r3, #0
 80111ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80111b0:	e7a8      	b.n	8011104 <_printf_i+0x150>
 80111b2:	6923      	ldr	r3, [r4, #16]
 80111b4:	462a      	mov	r2, r5
 80111b6:	4649      	mov	r1, r9
 80111b8:	4640      	mov	r0, r8
 80111ba:	47d0      	blx	sl
 80111bc:	3001      	adds	r0, #1
 80111be:	d0ab      	beq.n	8011118 <_printf_i+0x164>
 80111c0:	6823      	ldr	r3, [r4, #0]
 80111c2:	079b      	lsls	r3, r3, #30
 80111c4:	d413      	bmi.n	80111ee <_printf_i+0x23a>
 80111c6:	68e0      	ldr	r0, [r4, #12]
 80111c8:	9b03      	ldr	r3, [sp, #12]
 80111ca:	4298      	cmp	r0, r3
 80111cc:	bfb8      	it	lt
 80111ce:	4618      	movlt	r0, r3
 80111d0:	e7a4      	b.n	801111c <_printf_i+0x168>
 80111d2:	2301      	movs	r3, #1
 80111d4:	4632      	mov	r2, r6
 80111d6:	4649      	mov	r1, r9
 80111d8:	4640      	mov	r0, r8
 80111da:	47d0      	blx	sl
 80111dc:	3001      	adds	r0, #1
 80111de:	d09b      	beq.n	8011118 <_printf_i+0x164>
 80111e0:	3501      	adds	r5, #1
 80111e2:	68e3      	ldr	r3, [r4, #12]
 80111e4:	9903      	ldr	r1, [sp, #12]
 80111e6:	1a5b      	subs	r3, r3, r1
 80111e8:	42ab      	cmp	r3, r5
 80111ea:	dcf2      	bgt.n	80111d2 <_printf_i+0x21e>
 80111ec:	e7eb      	b.n	80111c6 <_printf_i+0x212>
 80111ee:	2500      	movs	r5, #0
 80111f0:	f104 0619 	add.w	r6, r4, #25
 80111f4:	e7f5      	b.n	80111e2 <_printf_i+0x22e>
 80111f6:	bf00      	nop
 80111f8:	08014086 	.word	0x08014086
 80111fc:	08014097 	.word	0x08014097

08011200 <iprintf>:
 8011200:	b40f      	push	{r0, r1, r2, r3}
 8011202:	4b0a      	ldr	r3, [pc, #40]	; (801122c <iprintf+0x2c>)
 8011204:	b513      	push	{r0, r1, r4, lr}
 8011206:	681c      	ldr	r4, [r3, #0]
 8011208:	b124      	cbz	r4, 8011214 <iprintf+0x14>
 801120a:	69a3      	ldr	r3, [r4, #24]
 801120c:	b913      	cbnz	r3, 8011214 <iprintf+0x14>
 801120e:	4620      	mov	r0, r4
 8011210:	f001 f9ee 	bl	80125f0 <__sinit>
 8011214:	ab05      	add	r3, sp, #20
 8011216:	9a04      	ldr	r2, [sp, #16]
 8011218:	68a1      	ldr	r1, [r4, #8]
 801121a:	9301      	str	r3, [sp, #4]
 801121c:	4620      	mov	r0, r4
 801121e:	f002 f81d 	bl	801325c <_vfiprintf_r>
 8011222:	b002      	add	sp, #8
 8011224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011228:	b004      	add	sp, #16
 801122a:	4770      	bx	lr
 801122c:	2000004c 	.word	0x2000004c

08011230 <_puts_r>:
 8011230:	b570      	push	{r4, r5, r6, lr}
 8011232:	460e      	mov	r6, r1
 8011234:	4605      	mov	r5, r0
 8011236:	b118      	cbz	r0, 8011240 <_puts_r+0x10>
 8011238:	6983      	ldr	r3, [r0, #24]
 801123a:	b90b      	cbnz	r3, 8011240 <_puts_r+0x10>
 801123c:	f001 f9d8 	bl	80125f0 <__sinit>
 8011240:	69ab      	ldr	r3, [r5, #24]
 8011242:	68ac      	ldr	r4, [r5, #8]
 8011244:	b913      	cbnz	r3, 801124c <_puts_r+0x1c>
 8011246:	4628      	mov	r0, r5
 8011248:	f001 f9d2 	bl	80125f0 <__sinit>
 801124c:	4b2c      	ldr	r3, [pc, #176]	; (8011300 <_puts_r+0xd0>)
 801124e:	429c      	cmp	r4, r3
 8011250:	d120      	bne.n	8011294 <_puts_r+0x64>
 8011252:	686c      	ldr	r4, [r5, #4]
 8011254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011256:	07db      	lsls	r3, r3, #31
 8011258:	d405      	bmi.n	8011266 <_puts_r+0x36>
 801125a:	89a3      	ldrh	r3, [r4, #12]
 801125c:	0598      	lsls	r0, r3, #22
 801125e:	d402      	bmi.n	8011266 <_puts_r+0x36>
 8011260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011262:	f001 fa68 	bl	8012736 <__retarget_lock_acquire_recursive>
 8011266:	89a3      	ldrh	r3, [r4, #12]
 8011268:	0719      	lsls	r1, r3, #28
 801126a:	d51d      	bpl.n	80112a8 <_puts_r+0x78>
 801126c:	6923      	ldr	r3, [r4, #16]
 801126e:	b1db      	cbz	r3, 80112a8 <_puts_r+0x78>
 8011270:	3e01      	subs	r6, #1
 8011272:	68a3      	ldr	r3, [r4, #8]
 8011274:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011278:	3b01      	subs	r3, #1
 801127a:	60a3      	str	r3, [r4, #8]
 801127c:	bb39      	cbnz	r1, 80112ce <_puts_r+0x9e>
 801127e:	2b00      	cmp	r3, #0
 8011280:	da38      	bge.n	80112f4 <_puts_r+0xc4>
 8011282:	4622      	mov	r2, r4
 8011284:	210a      	movs	r1, #10
 8011286:	4628      	mov	r0, r5
 8011288:	f000 f95e 	bl	8011548 <__swbuf_r>
 801128c:	3001      	adds	r0, #1
 801128e:	d011      	beq.n	80112b4 <_puts_r+0x84>
 8011290:	250a      	movs	r5, #10
 8011292:	e011      	b.n	80112b8 <_puts_r+0x88>
 8011294:	4b1b      	ldr	r3, [pc, #108]	; (8011304 <_puts_r+0xd4>)
 8011296:	429c      	cmp	r4, r3
 8011298:	d101      	bne.n	801129e <_puts_r+0x6e>
 801129a:	68ac      	ldr	r4, [r5, #8]
 801129c:	e7da      	b.n	8011254 <_puts_r+0x24>
 801129e:	4b1a      	ldr	r3, [pc, #104]	; (8011308 <_puts_r+0xd8>)
 80112a0:	429c      	cmp	r4, r3
 80112a2:	bf08      	it	eq
 80112a4:	68ec      	ldreq	r4, [r5, #12]
 80112a6:	e7d5      	b.n	8011254 <_puts_r+0x24>
 80112a8:	4621      	mov	r1, r4
 80112aa:	4628      	mov	r0, r5
 80112ac:	f000 f99e 	bl	80115ec <__swsetup_r>
 80112b0:	2800      	cmp	r0, #0
 80112b2:	d0dd      	beq.n	8011270 <_puts_r+0x40>
 80112b4:	f04f 35ff 	mov.w	r5, #4294967295
 80112b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80112ba:	07da      	lsls	r2, r3, #31
 80112bc:	d405      	bmi.n	80112ca <_puts_r+0x9a>
 80112be:	89a3      	ldrh	r3, [r4, #12]
 80112c0:	059b      	lsls	r3, r3, #22
 80112c2:	d402      	bmi.n	80112ca <_puts_r+0x9a>
 80112c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80112c6:	f001 fa37 	bl	8012738 <__retarget_lock_release_recursive>
 80112ca:	4628      	mov	r0, r5
 80112cc:	bd70      	pop	{r4, r5, r6, pc}
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	da04      	bge.n	80112dc <_puts_r+0xac>
 80112d2:	69a2      	ldr	r2, [r4, #24]
 80112d4:	429a      	cmp	r2, r3
 80112d6:	dc06      	bgt.n	80112e6 <_puts_r+0xb6>
 80112d8:	290a      	cmp	r1, #10
 80112da:	d004      	beq.n	80112e6 <_puts_r+0xb6>
 80112dc:	6823      	ldr	r3, [r4, #0]
 80112de:	1c5a      	adds	r2, r3, #1
 80112e0:	6022      	str	r2, [r4, #0]
 80112e2:	7019      	strb	r1, [r3, #0]
 80112e4:	e7c5      	b.n	8011272 <_puts_r+0x42>
 80112e6:	4622      	mov	r2, r4
 80112e8:	4628      	mov	r0, r5
 80112ea:	f000 f92d 	bl	8011548 <__swbuf_r>
 80112ee:	3001      	adds	r0, #1
 80112f0:	d1bf      	bne.n	8011272 <_puts_r+0x42>
 80112f2:	e7df      	b.n	80112b4 <_puts_r+0x84>
 80112f4:	6823      	ldr	r3, [r4, #0]
 80112f6:	250a      	movs	r5, #10
 80112f8:	1c5a      	adds	r2, r3, #1
 80112fa:	6022      	str	r2, [r4, #0]
 80112fc:	701d      	strb	r5, [r3, #0]
 80112fe:	e7db      	b.n	80112b8 <_puts_r+0x88>
 8011300:	0801425c 	.word	0x0801425c
 8011304:	0801427c 	.word	0x0801427c
 8011308:	0801423c 	.word	0x0801423c

0801130c <puts>:
 801130c:	4b02      	ldr	r3, [pc, #8]	; (8011318 <puts+0xc>)
 801130e:	4601      	mov	r1, r0
 8011310:	6818      	ldr	r0, [r3, #0]
 8011312:	f7ff bf8d 	b.w	8011230 <_puts_r>
 8011316:	bf00      	nop
 8011318:	2000004c 	.word	0x2000004c

0801131c <_sbrk_r>:
 801131c:	b538      	push	{r3, r4, r5, lr}
 801131e:	4d06      	ldr	r5, [pc, #24]	; (8011338 <_sbrk_r+0x1c>)
 8011320:	2300      	movs	r3, #0
 8011322:	4604      	mov	r4, r0
 8011324:	4608      	mov	r0, r1
 8011326:	602b      	str	r3, [r5, #0]
 8011328:	f7f2 fbde 	bl	8003ae8 <_sbrk>
 801132c:	1c43      	adds	r3, r0, #1
 801132e:	d102      	bne.n	8011336 <_sbrk_r+0x1a>
 8011330:	682b      	ldr	r3, [r5, #0]
 8011332:	b103      	cbz	r3, 8011336 <_sbrk_r+0x1a>
 8011334:	6023      	str	r3, [r4, #0]
 8011336:	bd38      	pop	{r3, r4, r5, pc}
 8011338:	20003510 	.word	0x20003510

0801133c <_raise_r>:
 801133c:	291f      	cmp	r1, #31
 801133e:	b538      	push	{r3, r4, r5, lr}
 8011340:	4604      	mov	r4, r0
 8011342:	460d      	mov	r5, r1
 8011344:	d904      	bls.n	8011350 <_raise_r+0x14>
 8011346:	2316      	movs	r3, #22
 8011348:	6003      	str	r3, [r0, #0]
 801134a:	f04f 30ff 	mov.w	r0, #4294967295
 801134e:	bd38      	pop	{r3, r4, r5, pc}
 8011350:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011352:	b112      	cbz	r2, 801135a <_raise_r+0x1e>
 8011354:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011358:	b94b      	cbnz	r3, 801136e <_raise_r+0x32>
 801135a:	4620      	mov	r0, r4
 801135c:	f000 f830 	bl	80113c0 <_getpid_r>
 8011360:	462a      	mov	r2, r5
 8011362:	4601      	mov	r1, r0
 8011364:	4620      	mov	r0, r4
 8011366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801136a:	f000 b817 	b.w	801139c <_kill_r>
 801136e:	2b01      	cmp	r3, #1
 8011370:	d00a      	beq.n	8011388 <_raise_r+0x4c>
 8011372:	1c59      	adds	r1, r3, #1
 8011374:	d103      	bne.n	801137e <_raise_r+0x42>
 8011376:	2316      	movs	r3, #22
 8011378:	6003      	str	r3, [r0, #0]
 801137a:	2001      	movs	r0, #1
 801137c:	e7e7      	b.n	801134e <_raise_r+0x12>
 801137e:	2400      	movs	r4, #0
 8011380:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011384:	4628      	mov	r0, r5
 8011386:	4798      	blx	r3
 8011388:	2000      	movs	r0, #0
 801138a:	e7e0      	b.n	801134e <_raise_r+0x12>

0801138c <raise>:
 801138c:	4b02      	ldr	r3, [pc, #8]	; (8011398 <raise+0xc>)
 801138e:	4601      	mov	r1, r0
 8011390:	6818      	ldr	r0, [r3, #0]
 8011392:	f7ff bfd3 	b.w	801133c <_raise_r>
 8011396:	bf00      	nop
 8011398:	2000004c 	.word	0x2000004c

0801139c <_kill_r>:
 801139c:	b538      	push	{r3, r4, r5, lr}
 801139e:	4d07      	ldr	r5, [pc, #28]	; (80113bc <_kill_r+0x20>)
 80113a0:	2300      	movs	r3, #0
 80113a2:	4604      	mov	r4, r0
 80113a4:	4608      	mov	r0, r1
 80113a6:	4611      	mov	r1, r2
 80113a8:	602b      	str	r3, [r5, #0]
 80113aa:	f7f2 fb31 	bl	8003a10 <_kill>
 80113ae:	1c43      	adds	r3, r0, #1
 80113b0:	d102      	bne.n	80113b8 <_kill_r+0x1c>
 80113b2:	682b      	ldr	r3, [r5, #0]
 80113b4:	b103      	cbz	r3, 80113b8 <_kill_r+0x1c>
 80113b6:	6023      	str	r3, [r4, #0]
 80113b8:	bd38      	pop	{r3, r4, r5, pc}
 80113ba:	bf00      	nop
 80113bc:	20003510 	.word	0x20003510

080113c0 <_getpid_r>:
 80113c0:	f7f2 bb1e 	b.w	8003a00 <_getpid>

080113c4 <siprintf>:
 80113c4:	b40e      	push	{r1, r2, r3}
 80113c6:	b500      	push	{lr}
 80113c8:	b09c      	sub	sp, #112	; 0x70
 80113ca:	ab1d      	add	r3, sp, #116	; 0x74
 80113cc:	9002      	str	r0, [sp, #8]
 80113ce:	9006      	str	r0, [sp, #24]
 80113d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80113d4:	4809      	ldr	r0, [pc, #36]	; (80113fc <siprintf+0x38>)
 80113d6:	9107      	str	r1, [sp, #28]
 80113d8:	9104      	str	r1, [sp, #16]
 80113da:	4909      	ldr	r1, [pc, #36]	; (8011400 <siprintf+0x3c>)
 80113dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80113e0:	9105      	str	r1, [sp, #20]
 80113e2:	6800      	ldr	r0, [r0, #0]
 80113e4:	9301      	str	r3, [sp, #4]
 80113e6:	a902      	add	r1, sp, #8
 80113e8:	f001 fe0e 	bl	8013008 <_svfiprintf_r>
 80113ec:	9b02      	ldr	r3, [sp, #8]
 80113ee:	2200      	movs	r2, #0
 80113f0:	701a      	strb	r2, [r3, #0]
 80113f2:	b01c      	add	sp, #112	; 0x70
 80113f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80113f8:	b003      	add	sp, #12
 80113fa:	4770      	bx	lr
 80113fc:	2000004c 	.word	0x2000004c
 8011400:	ffff0208 	.word	0xffff0208

08011404 <strchr>:
 8011404:	b2c9      	uxtb	r1, r1
 8011406:	4603      	mov	r3, r0
 8011408:	f810 2b01 	ldrb.w	r2, [r0], #1
 801140c:	b11a      	cbz	r2, 8011416 <strchr+0x12>
 801140e:	428a      	cmp	r2, r1
 8011410:	d1f9      	bne.n	8011406 <strchr+0x2>
 8011412:	4618      	mov	r0, r3
 8011414:	4770      	bx	lr
 8011416:	2900      	cmp	r1, #0
 8011418:	bf18      	it	ne
 801141a:	2300      	movne	r3, #0
 801141c:	e7f9      	b.n	8011412 <strchr+0xe>

0801141e <strcpy>:
 801141e:	4603      	mov	r3, r0
 8011420:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011424:	f803 2b01 	strb.w	r2, [r3], #1
 8011428:	2a00      	cmp	r2, #0
 801142a:	d1f9      	bne.n	8011420 <strcpy+0x2>
 801142c:	4770      	bx	lr
	...

08011430 <_strtol_l.constprop.0>:
 8011430:	2b01      	cmp	r3, #1
 8011432:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011436:	d001      	beq.n	801143c <_strtol_l.constprop.0+0xc>
 8011438:	2b24      	cmp	r3, #36	; 0x24
 801143a:	d906      	bls.n	801144a <_strtol_l.constprop.0+0x1a>
 801143c:	f7ff f946 	bl	80106cc <__errno>
 8011440:	2316      	movs	r3, #22
 8011442:	6003      	str	r3, [r0, #0]
 8011444:	2000      	movs	r0, #0
 8011446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801144a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011530 <_strtol_l.constprop.0+0x100>
 801144e:	460d      	mov	r5, r1
 8011450:	462e      	mov	r6, r5
 8011452:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011456:	f814 700c 	ldrb.w	r7, [r4, ip]
 801145a:	f017 0708 	ands.w	r7, r7, #8
 801145e:	d1f7      	bne.n	8011450 <_strtol_l.constprop.0+0x20>
 8011460:	2c2d      	cmp	r4, #45	; 0x2d
 8011462:	d132      	bne.n	80114ca <_strtol_l.constprop.0+0x9a>
 8011464:	782c      	ldrb	r4, [r5, #0]
 8011466:	2701      	movs	r7, #1
 8011468:	1cb5      	adds	r5, r6, #2
 801146a:	2b00      	cmp	r3, #0
 801146c:	d05b      	beq.n	8011526 <_strtol_l.constprop.0+0xf6>
 801146e:	2b10      	cmp	r3, #16
 8011470:	d109      	bne.n	8011486 <_strtol_l.constprop.0+0x56>
 8011472:	2c30      	cmp	r4, #48	; 0x30
 8011474:	d107      	bne.n	8011486 <_strtol_l.constprop.0+0x56>
 8011476:	782c      	ldrb	r4, [r5, #0]
 8011478:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801147c:	2c58      	cmp	r4, #88	; 0x58
 801147e:	d14d      	bne.n	801151c <_strtol_l.constprop.0+0xec>
 8011480:	786c      	ldrb	r4, [r5, #1]
 8011482:	2310      	movs	r3, #16
 8011484:	3502      	adds	r5, #2
 8011486:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801148a:	f108 38ff 	add.w	r8, r8, #4294967295
 801148e:	f04f 0c00 	mov.w	ip, #0
 8011492:	fbb8 f9f3 	udiv	r9, r8, r3
 8011496:	4666      	mov	r6, ip
 8011498:	fb03 8a19 	mls	sl, r3, r9, r8
 801149c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80114a0:	f1be 0f09 	cmp.w	lr, #9
 80114a4:	d816      	bhi.n	80114d4 <_strtol_l.constprop.0+0xa4>
 80114a6:	4674      	mov	r4, lr
 80114a8:	42a3      	cmp	r3, r4
 80114aa:	dd24      	ble.n	80114f6 <_strtol_l.constprop.0+0xc6>
 80114ac:	f1bc 0f00 	cmp.w	ip, #0
 80114b0:	db1e      	blt.n	80114f0 <_strtol_l.constprop.0+0xc0>
 80114b2:	45b1      	cmp	r9, r6
 80114b4:	d31c      	bcc.n	80114f0 <_strtol_l.constprop.0+0xc0>
 80114b6:	d101      	bne.n	80114bc <_strtol_l.constprop.0+0x8c>
 80114b8:	45a2      	cmp	sl, r4
 80114ba:	db19      	blt.n	80114f0 <_strtol_l.constprop.0+0xc0>
 80114bc:	fb06 4603 	mla	r6, r6, r3, r4
 80114c0:	f04f 0c01 	mov.w	ip, #1
 80114c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80114c8:	e7e8      	b.n	801149c <_strtol_l.constprop.0+0x6c>
 80114ca:	2c2b      	cmp	r4, #43	; 0x2b
 80114cc:	bf04      	itt	eq
 80114ce:	782c      	ldrbeq	r4, [r5, #0]
 80114d0:	1cb5      	addeq	r5, r6, #2
 80114d2:	e7ca      	b.n	801146a <_strtol_l.constprop.0+0x3a>
 80114d4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80114d8:	f1be 0f19 	cmp.w	lr, #25
 80114dc:	d801      	bhi.n	80114e2 <_strtol_l.constprop.0+0xb2>
 80114de:	3c37      	subs	r4, #55	; 0x37
 80114e0:	e7e2      	b.n	80114a8 <_strtol_l.constprop.0+0x78>
 80114e2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80114e6:	f1be 0f19 	cmp.w	lr, #25
 80114ea:	d804      	bhi.n	80114f6 <_strtol_l.constprop.0+0xc6>
 80114ec:	3c57      	subs	r4, #87	; 0x57
 80114ee:	e7db      	b.n	80114a8 <_strtol_l.constprop.0+0x78>
 80114f0:	f04f 3cff 	mov.w	ip, #4294967295
 80114f4:	e7e6      	b.n	80114c4 <_strtol_l.constprop.0+0x94>
 80114f6:	f1bc 0f00 	cmp.w	ip, #0
 80114fa:	da05      	bge.n	8011508 <_strtol_l.constprop.0+0xd8>
 80114fc:	2322      	movs	r3, #34	; 0x22
 80114fe:	6003      	str	r3, [r0, #0]
 8011500:	4646      	mov	r6, r8
 8011502:	b942      	cbnz	r2, 8011516 <_strtol_l.constprop.0+0xe6>
 8011504:	4630      	mov	r0, r6
 8011506:	e79e      	b.n	8011446 <_strtol_l.constprop.0+0x16>
 8011508:	b107      	cbz	r7, 801150c <_strtol_l.constprop.0+0xdc>
 801150a:	4276      	negs	r6, r6
 801150c:	2a00      	cmp	r2, #0
 801150e:	d0f9      	beq.n	8011504 <_strtol_l.constprop.0+0xd4>
 8011510:	f1bc 0f00 	cmp.w	ip, #0
 8011514:	d000      	beq.n	8011518 <_strtol_l.constprop.0+0xe8>
 8011516:	1e69      	subs	r1, r5, #1
 8011518:	6011      	str	r1, [r2, #0]
 801151a:	e7f3      	b.n	8011504 <_strtol_l.constprop.0+0xd4>
 801151c:	2430      	movs	r4, #48	; 0x30
 801151e:	2b00      	cmp	r3, #0
 8011520:	d1b1      	bne.n	8011486 <_strtol_l.constprop.0+0x56>
 8011522:	2308      	movs	r3, #8
 8011524:	e7af      	b.n	8011486 <_strtol_l.constprop.0+0x56>
 8011526:	2c30      	cmp	r4, #48	; 0x30
 8011528:	d0a5      	beq.n	8011476 <_strtol_l.constprop.0+0x46>
 801152a:	230a      	movs	r3, #10
 801152c:	e7ab      	b.n	8011486 <_strtol_l.constprop.0+0x56>
 801152e:	bf00      	nop
 8011530:	080140a9 	.word	0x080140a9

08011534 <strtol>:
 8011534:	4613      	mov	r3, r2
 8011536:	460a      	mov	r2, r1
 8011538:	4601      	mov	r1, r0
 801153a:	4802      	ldr	r0, [pc, #8]	; (8011544 <strtol+0x10>)
 801153c:	6800      	ldr	r0, [r0, #0]
 801153e:	f7ff bf77 	b.w	8011430 <_strtol_l.constprop.0>
 8011542:	bf00      	nop
 8011544:	2000004c 	.word	0x2000004c

08011548 <__swbuf_r>:
 8011548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801154a:	460e      	mov	r6, r1
 801154c:	4614      	mov	r4, r2
 801154e:	4605      	mov	r5, r0
 8011550:	b118      	cbz	r0, 801155a <__swbuf_r+0x12>
 8011552:	6983      	ldr	r3, [r0, #24]
 8011554:	b90b      	cbnz	r3, 801155a <__swbuf_r+0x12>
 8011556:	f001 f84b 	bl	80125f0 <__sinit>
 801155a:	4b21      	ldr	r3, [pc, #132]	; (80115e0 <__swbuf_r+0x98>)
 801155c:	429c      	cmp	r4, r3
 801155e:	d12b      	bne.n	80115b8 <__swbuf_r+0x70>
 8011560:	686c      	ldr	r4, [r5, #4]
 8011562:	69a3      	ldr	r3, [r4, #24]
 8011564:	60a3      	str	r3, [r4, #8]
 8011566:	89a3      	ldrh	r3, [r4, #12]
 8011568:	071a      	lsls	r2, r3, #28
 801156a:	d52f      	bpl.n	80115cc <__swbuf_r+0x84>
 801156c:	6923      	ldr	r3, [r4, #16]
 801156e:	b36b      	cbz	r3, 80115cc <__swbuf_r+0x84>
 8011570:	6923      	ldr	r3, [r4, #16]
 8011572:	6820      	ldr	r0, [r4, #0]
 8011574:	1ac0      	subs	r0, r0, r3
 8011576:	6963      	ldr	r3, [r4, #20]
 8011578:	b2f6      	uxtb	r6, r6
 801157a:	4283      	cmp	r3, r0
 801157c:	4637      	mov	r7, r6
 801157e:	dc04      	bgt.n	801158a <__swbuf_r+0x42>
 8011580:	4621      	mov	r1, r4
 8011582:	4628      	mov	r0, r5
 8011584:	f000 ffa0 	bl	80124c8 <_fflush_r>
 8011588:	bb30      	cbnz	r0, 80115d8 <__swbuf_r+0x90>
 801158a:	68a3      	ldr	r3, [r4, #8]
 801158c:	3b01      	subs	r3, #1
 801158e:	60a3      	str	r3, [r4, #8]
 8011590:	6823      	ldr	r3, [r4, #0]
 8011592:	1c5a      	adds	r2, r3, #1
 8011594:	6022      	str	r2, [r4, #0]
 8011596:	701e      	strb	r6, [r3, #0]
 8011598:	6963      	ldr	r3, [r4, #20]
 801159a:	3001      	adds	r0, #1
 801159c:	4283      	cmp	r3, r0
 801159e:	d004      	beq.n	80115aa <__swbuf_r+0x62>
 80115a0:	89a3      	ldrh	r3, [r4, #12]
 80115a2:	07db      	lsls	r3, r3, #31
 80115a4:	d506      	bpl.n	80115b4 <__swbuf_r+0x6c>
 80115a6:	2e0a      	cmp	r6, #10
 80115a8:	d104      	bne.n	80115b4 <__swbuf_r+0x6c>
 80115aa:	4621      	mov	r1, r4
 80115ac:	4628      	mov	r0, r5
 80115ae:	f000 ff8b 	bl	80124c8 <_fflush_r>
 80115b2:	b988      	cbnz	r0, 80115d8 <__swbuf_r+0x90>
 80115b4:	4638      	mov	r0, r7
 80115b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115b8:	4b0a      	ldr	r3, [pc, #40]	; (80115e4 <__swbuf_r+0x9c>)
 80115ba:	429c      	cmp	r4, r3
 80115bc:	d101      	bne.n	80115c2 <__swbuf_r+0x7a>
 80115be:	68ac      	ldr	r4, [r5, #8]
 80115c0:	e7cf      	b.n	8011562 <__swbuf_r+0x1a>
 80115c2:	4b09      	ldr	r3, [pc, #36]	; (80115e8 <__swbuf_r+0xa0>)
 80115c4:	429c      	cmp	r4, r3
 80115c6:	bf08      	it	eq
 80115c8:	68ec      	ldreq	r4, [r5, #12]
 80115ca:	e7ca      	b.n	8011562 <__swbuf_r+0x1a>
 80115cc:	4621      	mov	r1, r4
 80115ce:	4628      	mov	r0, r5
 80115d0:	f000 f80c 	bl	80115ec <__swsetup_r>
 80115d4:	2800      	cmp	r0, #0
 80115d6:	d0cb      	beq.n	8011570 <__swbuf_r+0x28>
 80115d8:	f04f 37ff 	mov.w	r7, #4294967295
 80115dc:	e7ea      	b.n	80115b4 <__swbuf_r+0x6c>
 80115de:	bf00      	nop
 80115e0:	0801425c 	.word	0x0801425c
 80115e4:	0801427c 	.word	0x0801427c
 80115e8:	0801423c 	.word	0x0801423c

080115ec <__swsetup_r>:
 80115ec:	4b32      	ldr	r3, [pc, #200]	; (80116b8 <__swsetup_r+0xcc>)
 80115ee:	b570      	push	{r4, r5, r6, lr}
 80115f0:	681d      	ldr	r5, [r3, #0]
 80115f2:	4606      	mov	r6, r0
 80115f4:	460c      	mov	r4, r1
 80115f6:	b125      	cbz	r5, 8011602 <__swsetup_r+0x16>
 80115f8:	69ab      	ldr	r3, [r5, #24]
 80115fa:	b913      	cbnz	r3, 8011602 <__swsetup_r+0x16>
 80115fc:	4628      	mov	r0, r5
 80115fe:	f000 fff7 	bl	80125f0 <__sinit>
 8011602:	4b2e      	ldr	r3, [pc, #184]	; (80116bc <__swsetup_r+0xd0>)
 8011604:	429c      	cmp	r4, r3
 8011606:	d10f      	bne.n	8011628 <__swsetup_r+0x3c>
 8011608:	686c      	ldr	r4, [r5, #4]
 801160a:	89a3      	ldrh	r3, [r4, #12]
 801160c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011610:	0719      	lsls	r1, r3, #28
 8011612:	d42c      	bmi.n	801166e <__swsetup_r+0x82>
 8011614:	06dd      	lsls	r5, r3, #27
 8011616:	d411      	bmi.n	801163c <__swsetup_r+0x50>
 8011618:	2309      	movs	r3, #9
 801161a:	6033      	str	r3, [r6, #0]
 801161c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011620:	81a3      	strh	r3, [r4, #12]
 8011622:	f04f 30ff 	mov.w	r0, #4294967295
 8011626:	e03e      	b.n	80116a6 <__swsetup_r+0xba>
 8011628:	4b25      	ldr	r3, [pc, #148]	; (80116c0 <__swsetup_r+0xd4>)
 801162a:	429c      	cmp	r4, r3
 801162c:	d101      	bne.n	8011632 <__swsetup_r+0x46>
 801162e:	68ac      	ldr	r4, [r5, #8]
 8011630:	e7eb      	b.n	801160a <__swsetup_r+0x1e>
 8011632:	4b24      	ldr	r3, [pc, #144]	; (80116c4 <__swsetup_r+0xd8>)
 8011634:	429c      	cmp	r4, r3
 8011636:	bf08      	it	eq
 8011638:	68ec      	ldreq	r4, [r5, #12]
 801163a:	e7e6      	b.n	801160a <__swsetup_r+0x1e>
 801163c:	0758      	lsls	r0, r3, #29
 801163e:	d512      	bpl.n	8011666 <__swsetup_r+0x7a>
 8011640:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011642:	b141      	cbz	r1, 8011656 <__swsetup_r+0x6a>
 8011644:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011648:	4299      	cmp	r1, r3
 801164a:	d002      	beq.n	8011652 <__swsetup_r+0x66>
 801164c:	4630      	mov	r0, r6
 801164e:	f7ff f88d 	bl	801076c <_free_r>
 8011652:	2300      	movs	r3, #0
 8011654:	6363      	str	r3, [r4, #52]	; 0x34
 8011656:	89a3      	ldrh	r3, [r4, #12]
 8011658:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801165c:	81a3      	strh	r3, [r4, #12]
 801165e:	2300      	movs	r3, #0
 8011660:	6063      	str	r3, [r4, #4]
 8011662:	6923      	ldr	r3, [r4, #16]
 8011664:	6023      	str	r3, [r4, #0]
 8011666:	89a3      	ldrh	r3, [r4, #12]
 8011668:	f043 0308 	orr.w	r3, r3, #8
 801166c:	81a3      	strh	r3, [r4, #12]
 801166e:	6923      	ldr	r3, [r4, #16]
 8011670:	b94b      	cbnz	r3, 8011686 <__swsetup_r+0x9a>
 8011672:	89a3      	ldrh	r3, [r4, #12]
 8011674:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801167c:	d003      	beq.n	8011686 <__swsetup_r+0x9a>
 801167e:	4621      	mov	r1, r4
 8011680:	4630      	mov	r0, r6
 8011682:	f001 f87f 	bl	8012784 <__smakebuf_r>
 8011686:	89a0      	ldrh	r0, [r4, #12]
 8011688:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801168c:	f010 0301 	ands.w	r3, r0, #1
 8011690:	d00a      	beq.n	80116a8 <__swsetup_r+0xbc>
 8011692:	2300      	movs	r3, #0
 8011694:	60a3      	str	r3, [r4, #8]
 8011696:	6963      	ldr	r3, [r4, #20]
 8011698:	425b      	negs	r3, r3
 801169a:	61a3      	str	r3, [r4, #24]
 801169c:	6923      	ldr	r3, [r4, #16]
 801169e:	b943      	cbnz	r3, 80116b2 <__swsetup_r+0xc6>
 80116a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80116a4:	d1ba      	bne.n	801161c <__swsetup_r+0x30>
 80116a6:	bd70      	pop	{r4, r5, r6, pc}
 80116a8:	0781      	lsls	r1, r0, #30
 80116aa:	bf58      	it	pl
 80116ac:	6963      	ldrpl	r3, [r4, #20]
 80116ae:	60a3      	str	r3, [r4, #8]
 80116b0:	e7f4      	b.n	801169c <__swsetup_r+0xb0>
 80116b2:	2000      	movs	r0, #0
 80116b4:	e7f7      	b.n	80116a6 <__swsetup_r+0xba>
 80116b6:	bf00      	nop
 80116b8:	2000004c 	.word	0x2000004c
 80116bc:	0801425c 	.word	0x0801425c
 80116c0:	0801427c 	.word	0x0801427c
 80116c4:	0801423c 	.word	0x0801423c

080116c8 <quorem>:
 80116c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116cc:	6903      	ldr	r3, [r0, #16]
 80116ce:	690c      	ldr	r4, [r1, #16]
 80116d0:	42a3      	cmp	r3, r4
 80116d2:	4607      	mov	r7, r0
 80116d4:	f2c0 8081 	blt.w	80117da <quorem+0x112>
 80116d8:	3c01      	subs	r4, #1
 80116da:	f101 0814 	add.w	r8, r1, #20
 80116de:	f100 0514 	add.w	r5, r0, #20
 80116e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80116e6:	9301      	str	r3, [sp, #4]
 80116e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80116ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80116f0:	3301      	adds	r3, #1
 80116f2:	429a      	cmp	r2, r3
 80116f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80116f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80116fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8011700:	d331      	bcc.n	8011766 <quorem+0x9e>
 8011702:	f04f 0e00 	mov.w	lr, #0
 8011706:	4640      	mov	r0, r8
 8011708:	46ac      	mov	ip, r5
 801170a:	46f2      	mov	sl, lr
 801170c:	f850 2b04 	ldr.w	r2, [r0], #4
 8011710:	b293      	uxth	r3, r2
 8011712:	fb06 e303 	mla	r3, r6, r3, lr
 8011716:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801171a:	b29b      	uxth	r3, r3
 801171c:	ebaa 0303 	sub.w	r3, sl, r3
 8011720:	f8dc a000 	ldr.w	sl, [ip]
 8011724:	0c12      	lsrs	r2, r2, #16
 8011726:	fa13 f38a 	uxtah	r3, r3, sl
 801172a:	fb06 e202 	mla	r2, r6, r2, lr
 801172e:	9300      	str	r3, [sp, #0]
 8011730:	9b00      	ldr	r3, [sp, #0]
 8011732:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011736:	b292      	uxth	r2, r2
 8011738:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801173c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011740:	f8bd 3000 	ldrh.w	r3, [sp]
 8011744:	4581      	cmp	r9, r0
 8011746:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801174a:	f84c 3b04 	str.w	r3, [ip], #4
 801174e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011752:	d2db      	bcs.n	801170c <quorem+0x44>
 8011754:	f855 300b 	ldr.w	r3, [r5, fp]
 8011758:	b92b      	cbnz	r3, 8011766 <quorem+0x9e>
 801175a:	9b01      	ldr	r3, [sp, #4]
 801175c:	3b04      	subs	r3, #4
 801175e:	429d      	cmp	r5, r3
 8011760:	461a      	mov	r2, r3
 8011762:	d32e      	bcc.n	80117c2 <quorem+0xfa>
 8011764:	613c      	str	r4, [r7, #16]
 8011766:	4638      	mov	r0, r7
 8011768:	f001 fada 	bl	8012d20 <__mcmp>
 801176c:	2800      	cmp	r0, #0
 801176e:	db24      	blt.n	80117ba <quorem+0xf2>
 8011770:	3601      	adds	r6, #1
 8011772:	4628      	mov	r0, r5
 8011774:	f04f 0c00 	mov.w	ip, #0
 8011778:	f858 2b04 	ldr.w	r2, [r8], #4
 801177c:	f8d0 e000 	ldr.w	lr, [r0]
 8011780:	b293      	uxth	r3, r2
 8011782:	ebac 0303 	sub.w	r3, ip, r3
 8011786:	0c12      	lsrs	r2, r2, #16
 8011788:	fa13 f38e 	uxtah	r3, r3, lr
 801178c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011790:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011794:	b29b      	uxth	r3, r3
 8011796:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801179a:	45c1      	cmp	r9, r8
 801179c:	f840 3b04 	str.w	r3, [r0], #4
 80117a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80117a4:	d2e8      	bcs.n	8011778 <quorem+0xb0>
 80117a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117ae:	b922      	cbnz	r2, 80117ba <quorem+0xf2>
 80117b0:	3b04      	subs	r3, #4
 80117b2:	429d      	cmp	r5, r3
 80117b4:	461a      	mov	r2, r3
 80117b6:	d30a      	bcc.n	80117ce <quorem+0x106>
 80117b8:	613c      	str	r4, [r7, #16]
 80117ba:	4630      	mov	r0, r6
 80117bc:	b003      	add	sp, #12
 80117be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117c2:	6812      	ldr	r2, [r2, #0]
 80117c4:	3b04      	subs	r3, #4
 80117c6:	2a00      	cmp	r2, #0
 80117c8:	d1cc      	bne.n	8011764 <quorem+0x9c>
 80117ca:	3c01      	subs	r4, #1
 80117cc:	e7c7      	b.n	801175e <quorem+0x96>
 80117ce:	6812      	ldr	r2, [r2, #0]
 80117d0:	3b04      	subs	r3, #4
 80117d2:	2a00      	cmp	r2, #0
 80117d4:	d1f0      	bne.n	80117b8 <quorem+0xf0>
 80117d6:	3c01      	subs	r4, #1
 80117d8:	e7eb      	b.n	80117b2 <quorem+0xea>
 80117da:	2000      	movs	r0, #0
 80117dc:	e7ee      	b.n	80117bc <quorem+0xf4>
	...

080117e0 <_dtoa_r>:
 80117e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117e4:	ed2d 8b04 	vpush	{d8-d9}
 80117e8:	ec57 6b10 	vmov	r6, r7, d0
 80117ec:	b093      	sub	sp, #76	; 0x4c
 80117ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80117f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80117f4:	9106      	str	r1, [sp, #24]
 80117f6:	ee10 aa10 	vmov	sl, s0
 80117fa:	4604      	mov	r4, r0
 80117fc:	9209      	str	r2, [sp, #36]	; 0x24
 80117fe:	930c      	str	r3, [sp, #48]	; 0x30
 8011800:	46bb      	mov	fp, r7
 8011802:	b975      	cbnz	r5, 8011822 <_dtoa_r+0x42>
 8011804:	2010      	movs	r0, #16
 8011806:	f7fe ff8b 	bl	8010720 <malloc>
 801180a:	4602      	mov	r2, r0
 801180c:	6260      	str	r0, [r4, #36]	; 0x24
 801180e:	b920      	cbnz	r0, 801181a <_dtoa_r+0x3a>
 8011810:	4ba7      	ldr	r3, [pc, #668]	; (8011ab0 <_dtoa_r+0x2d0>)
 8011812:	21ea      	movs	r1, #234	; 0xea
 8011814:	48a7      	ldr	r0, [pc, #668]	; (8011ab4 <_dtoa_r+0x2d4>)
 8011816:	f001 fea7 	bl	8013568 <__assert_func>
 801181a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801181e:	6005      	str	r5, [r0, #0]
 8011820:	60c5      	str	r5, [r0, #12]
 8011822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011824:	6819      	ldr	r1, [r3, #0]
 8011826:	b151      	cbz	r1, 801183e <_dtoa_r+0x5e>
 8011828:	685a      	ldr	r2, [r3, #4]
 801182a:	604a      	str	r2, [r1, #4]
 801182c:	2301      	movs	r3, #1
 801182e:	4093      	lsls	r3, r2
 8011830:	608b      	str	r3, [r1, #8]
 8011832:	4620      	mov	r0, r4
 8011834:	f001 f832 	bl	801289c <_Bfree>
 8011838:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801183a:	2200      	movs	r2, #0
 801183c:	601a      	str	r2, [r3, #0]
 801183e:	1e3b      	subs	r3, r7, #0
 8011840:	bfaa      	itet	ge
 8011842:	2300      	movge	r3, #0
 8011844:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011848:	f8c8 3000 	strge.w	r3, [r8]
 801184c:	4b9a      	ldr	r3, [pc, #616]	; (8011ab8 <_dtoa_r+0x2d8>)
 801184e:	bfbc      	itt	lt
 8011850:	2201      	movlt	r2, #1
 8011852:	f8c8 2000 	strlt.w	r2, [r8]
 8011856:	ea33 030b 	bics.w	r3, r3, fp
 801185a:	d11b      	bne.n	8011894 <_dtoa_r+0xb4>
 801185c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801185e:	f242 730f 	movw	r3, #9999	; 0x270f
 8011862:	6013      	str	r3, [r2, #0]
 8011864:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011868:	4333      	orrs	r3, r6
 801186a:	f000 8592 	beq.w	8012392 <_dtoa_r+0xbb2>
 801186e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011870:	b963      	cbnz	r3, 801188c <_dtoa_r+0xac>
 8011872:	4b92      	ldr	r3, [pc, #584]	; (8011abc <_dtoa_r+0x2dc>)
 8011874:	e022      	b.n	80118bc <_dtoa_r+0xdc>
 8011876:	4b92      	ldr	r3, [pc, #584]	; (8011ac0 <_dtoa_r+0x2e0>)
 8011878:	9301      	str	r3, [sp, #4]
 801187a:	3308      	adds	r3, #8
 801187c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801187e:	6013      	str	r3, [r2, #0]
 8011880:	9801      	ldr	r0, [sp, #4]
 8011882:	b013      	add	sp, #76	; 0x4c
 8011884:	ecbd 8b04 	vpop	{d8-d9}
 8011888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801188c:	4b8b      	ldr	r3, [pc, #556]	; (8011abc <_dtoa_r+0x2dc>)
 801188e:	9301      	str	r3, [sp, #4]
 8011890:	3303      	adds	r3, #3
 8011892:	e7f3      	b.n	801187c <_dtoa_r+0x9c>
 8011894:	2200      	movs	r2, #0
 8011896:	2300      	movs	r3, #0
 8011898:	4650      	mov	r0, sl
 801189a:	4659      	mov	r1, fp
 801189c:	f7ef f924 	bl	8000ae8 <__aeabi_dcmpeq>
 80118a0:	ec4b ab19 	vmov	d9, sl, fp
 80118a4:	4680      	mov	r8, r0
 80118a6:	b158      	cbz	r0, 80118c0 <_dtoa_r+0xe0>
 80118a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80118aa:	2301      	movs	r3, #1
 80118ac:	6013      	str	r3, [r2, #0]
 80118ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	f000 856b 	beq.w	801238c <_dtoa_r+0xbac>
 80118b6:	4883      	ldr	r0, [pc, #524]	; (8011ac4 <_dtoa_r+0x2e4>)
 80118b8:	6018      	str	r0, [r3, #0]
 80118ba:	1e43      	subs	r3, r0, #1
 80118bc:	9301      	str	r3, [sp, #4]
 80118be:	e7df      	b.n	8011880 <_dtoa_r+0xa0>
 80118c0:	ec4b ab10 	vmov	d0, sl, fp
 80118c4:	aa10      	add	r2, sp, #64	; 0x40
 80118c6:	a911      	add	r1, sp, #68	; 0x44
 80118c8:	4620      	mov	r0, r4
 80118ca:	f001 facf 	bl	8012e6c <__d2b>
 80118ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80118d2:	ee08 0a10 	vmov	s16, r0
 80118d6:	2d00      	cmp	r5, #0
 80118d8:	f000 8084 	beq.w	80119e4 <_dtoa_r+0x204>
 80118dc:	ee19 3a90 	vmov	r3, s19
 80118e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80118e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80118e8:	4656      	mov	r6, sl
 80118ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80118ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80118f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80118f6:	4b74      	ldr	r3, [pc, #464]	; (8011ac8 <_dtoa_r+0x2e8>)
 80118f8:	2200      	movs	r2, #0
 80118fa:	4630      	mov	r0, r6
 80118fc:	4639      	mov	r1, r7
 80118fe:	f7ee fcd3 	bl	80002a8 <__aeabi_dsub>
 8011902:	a365      	add	r3, pc, #404	; (adr r3, 8011a98 <_dtoa_r+0x2b8>)
 8011904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011908:	f7ee fe86 	bl	8000618 <__aeabi_dmul>
 801190c:	a364      	add	r3, pc, #400	; (adr r3, 8011aa0 <_dtoa_r+0x2c0>)
 801190e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011912:	f7ee fccb 	bl	80002ac <__adddf3>
 8011916:	4606      	mov	r6, r0
 8011918:	4628      	mov	r0, r5
 801191a:	460f      	mov	r7, r1
 801191c:	f7ee fe12 	bl	8000544 <__aeabi_i2d>
 8011920:	a361      	add	r3, pc, #388	; (adr r3, 8011aa8 <_dtoa_r+0x2c8>)
 8011922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011926:	f7ee fe77 	bl	8000618 <__aeabi_dmul>
 801192a:	4602      	mov	r2, r0
 801192c:	460b      	mov	r3, r1
 801192e:	4630      	mov	r0, r6
 8011930:	4639      	mov	r1, r7
 8011932:	f7ee fcbb 	bl	80002ac <__adddf3>
 8011936:	4606      	mov	r6, r0
 8011938:	460f      	mov	r7, r1
 801193a:	f7ef f91d 	bl	8000b78 <__aeabi_d2iz>
 801193e:	2200      	movs	r2, #0
 8011940:	9000      	str	r0, [sp, #0]
 8011942:	2300      	movs	r3, #0
 8011944:	4630      	mov	r0, r6
 8011946:	4639      	mov	r1, r7
 8011948:	f7ef f8d8 	bl	8000afc <__aeabi_dcmplt>
 801194c:	b150      	cbz	r0, 8011964 <_dtoa_r+0x184>
 801194e:	9800      	ldr	r0, [sp, #0]
 8011950:	f7ee fdf8 	bl	8000544 <__aeabi_i2d>
 8011954:	4632      	mov	r2, r6
 8011956:	463b      	mov	r3, r7
 8011958:	f7ef f8c6 	bl	8000ae8 <__aeabi_dcmpeq>
 801195c:	b910      	cbnz	r0, 8011964 <_dtoa_r+0x184>
 801195e:	9b00      	ldr	r3, [sp, #0]
 8011960:	3b01      	subs	r3, #1
 8011962:	9300      	str	r3, [sp, #0]
 8011964:	9b00      	ldr	r3, [sp, #0]
 8011966:	2b16      	cmp	r3, #22
 8011968:	d85a      	bhi.n	8011a20 <_dtoa_r+0x240>
 801196a:	9a00      	ldr	r2, [sp, #0]
 801196c:	4b57      	ldr	r3, [pc, #348]	; (8011acc <_dtoa_r+0x2ec>)
 801196e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011976:	ec51 0b19 	vmov	r0, r1, d9
 801197a:	f7ef f8bf 	bl	8000afc <__aeabi_dcmplt>
 801197e:	2800      	cmp	r0, #0
 8011980:	d050      	beq.n	8011a24 <_dtoa_r+0x244>
 8011982:	9b00      	ldr	r3, [sp, #0]
 8011984:	3b01      	subs	r3, #1
 8011986:	9300      	str	r3, [sp, #0]
 8011988:	2300      	movs	r3, #0
 801198a:	930b      	str	r3, [sp, #44]	; 0x2c
 801198c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801198e:	1b5d      	subs	r5, r3, r5
 8011990:	1e6b      	subs	r3, r5, #1
 8011992:	9305      	str	r3, [sp, #20]
 8011994:	bf45      	ittet	mi
 8011996:	f1c5 0301 	rsbmi	r3, r5, #1
 801199a:	9304      	strmi	r3, [sp, #16]
 801199c:	2300      	movpl	r3, #0
 801199e:	2300      	movmi	r3, #0
 80119a0:	bf4c      	ite	mi
 80119a2:	9305      	strmi	r3, [sp, #20]
 80119a4:	9304      	strpl	r3, [sp, #16]
 80119a6:	9b00      	ldr	r3, [sp, #0]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	db3d      	blt.n	8011a28 <_dtoa_r+0x248>
 80119ac:	9b05      	ldr	r3, [sp, #20]
 80119ae:	9a00      	ldr	r2, [sp, #0]
 80119b0:	920a      	str	r2, [sp, #40]	; 0x28
 80119b2:	4413      	add	r3, r2
 80119b4:	9305      	str	r3, [sp, #20]
 80119b6:	2300      	movs	r3, #0
 80119b8:	9307      	str	r3, [sp, #28]
 80119ba:	9b06      	ldr	r3, [sp, #24]
 80119bc:	2b09      	cmp	r3, #9
 80119be:	f200 8089 	bhi.w	8011ad4 <_dtoa_r+0x2f4>
 80119c2:	2b05      	cmp	r3, #5
 80119c4:	bfc4      	itt	gt
 80119c6:	3b04      	subgt	r3, #4
 80119c8:	9306      	strgt	r3, [sp, #24]
 80119ca:	9b06      	ldr	r3, [sp, #24]
 80119cc:	f1a3 0302 	sub.w	r3, r3, #2
 80119d0:	bfcc      	ite	gt
 80119d2:	2500      	movgt	r5, #0
 80119d4:	2501      	movle	r5, #1
 80119d6:	2b03      	cmp	r3, #3
 80119d8:	f200 8087 	bhi.w	8011aea <_dtoa_r+0x30a>
 80119dc:	e8df f003 	tbb	[pc, r3]
 80119e0:	59383a2d 	.word	0x59383a2d
 80119e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80119e8:	441d      	add	r5, r3
 80119ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80119ee:	2b20      	cmp	r3, #32
 80119f0:	bfc1      	itttt	gt
 80119f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80119f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80119fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80119fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011a02:	bfda      	itte	le
 8011a04:	f1c3 0320 	rsble	r3, r3, #32
 8011a08:	fa06 f003 	lslle.w	r0, r6, r3
 8011a0c:	4318      	orrgt	r0, r3
 8011a0e:	f7ee fd89 	bl	8000524 <__aeabi_ui2d>
 8011a12:	2301      	movs	r3, #1
 8011a14:	4606      	mov	r6, r0
 8011a16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011a1a:	3d01      	subs	r5, #1
 8011a1c:	930e      	str	r3, [sp, #56]	; 0x38
 8011a1e:	e76a      	b.n	80118f6 <_dtoa_r+0x116>
 8011a20:	2301      	movs	r3, #1
 8011a22:	e7b2      	b.n	801198a <_dtoa_r+0x1aa>
 8011a24:	900b      	str	r0, [sp, #44]	; 0x2c
 8011a26:	e7b1      	b.n	801198c <_dtoa_r+0x1ac>
 8011a28:	9b04      	ldr	r3, [sp, #16]
 8011a2a:	9a00      	ldr	r2, [sp, #0]
 8011a2c:	1a9b      	subs	r3, r3, r2
 8011a2e:	9304      	str	r3, [sp, #16]
 8011a30:	4253      	negs	r3, r2
 8011a32:	9307      	str	r3, [sp, #28]
 8011a34:	2300      	movs	r3, #0
 8011a36:	930a      	str	r3, [sp, #40]	; 0x28
 8011a38:	e7bf      	b.n	80119ba <_dtoa_r+0x1da>
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	9308      	str	r3, [sp, #32]
 8011a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	dc55      	bgt.n	8011af0 <_dtoa_r+0x310>
 8011a44:	2301      	movs	r3, #1
 8011a46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011a4a:	461a      	mov	r2, r3
 8011a4c:	9209      	str	r2, [sp, #36]	; 0x24
 8011a4e:	e00c      	b.n	8011a6a <_dtoa_r+0x28a>
 8011a50:	2301      	movs	r3, #1
 8011a52:	e7f3      	b.n	8011a3c <_dtoa_r+0x25c>
 8011a54:	2300      	movs	r3, #0
 8011a56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a58:	9308      	str	r3, [sp, #32]
 8011a5a:	9b00      	ldr	r3, [sp, #0]
 8011a5c:	4413      	add	r3, r2
 8011a5e:	9302      	str	r3, [sp, #8]
 8011a60:	3301      	adds	r3, #1
 8011a62:	2b01      	cmp	r3, #1
 8011a64:	9303      	str	r3, [sp, #12]
 8011a66:	bfb8      	it	lt
 8011a68:	2301      	movlt	r3, #1
 8011a6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	6042      	str	r2, [r0, #4]
 8011a70:	2204      	movs	r2, #4
 8011a72:	f102 0614 	add.w	r6, r2, #20
 8011a76:	429e      	cmp	r6, r3
 8011a78:	6841      	ldr	r1, [r0, #4]
 8011a7a:	d93d      	bls.n	8011af8 <_dtoa_r+0x318>
 8011a7c:	4620      	mov	r0, r4
 8011a7e:	f000 fecd 	bl	801281c <_Balloc>
 8011a82:	9001      	str	r0, [sp, #4]
 8011a84:	2800      	cmp	r0, #0
 8011a86:	d13b      	bne.n	8011b00 <_dtoa_r+0x320>
 8011a88:	4b11      	ldr	r3, [pc, #68]	; (8011ad0 <_dtoa_r+0x2f0>)
 8011a8a:	4602      	mov	r2, r0
 8011a8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011a90:	e6c0      	b.n	8011814 <_dtoa_r+0x34>
 8011a92:	2301      	movs	r3, #1
 8011a94:	e7df      	b.n	8011a56 <_dtoa_r+0x276>
 8011a96:	bf00      	nop
 8011a98:	636f4361 	.word	0x636f4361
 8011a9c:	3fd287a7 	.word	0x3fd287a7
 8011aa0:	8b60c8b3 	.word	0x8b60c8b3
 8011aa4:	3fc68a28 	.word	0x3fc68a28
 8011aa8:	509f79fb 	.word	0x509f79fb
 8011aac:	3fd34413 	.word	0x3fd34413
 8011ab0:	080141b6 	.word	0x080141b6
 8011ab4:	080141cd 	.word	0x080141cd
 8011ab8:	7ff00000 	.word	0x7ff00000
 8011abc:	080141b2 	.word	0x080141b2
 8011ac0:	080141a9 	.word	0x080141a9
 8011ac4:	08014085 	.word	0x08014085
 8011ac8:	3ff80000 	.word	0x3ff80000
 8011acc:	08014320 	.word	0x08014320
 8011ad0:	08014228 	.word	0x08014228
 8011ad4:	2501      	movs	r5, #1
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	9306      	str	r3, [sp, #24]
 8011ada:	9508      	str	r5, [sp, #32]
 8011adc:	f04f 33ff 	mov.w	r3, #4294967295
 8011ae0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	2312      	movs	r3, #18
 8011ae8:	e7b0      	b.n	8011a4c <_dtoa_r+0x26c>
 8011aea:	2301      	movs	r3, #1
 8011aec:	9308      	str	r3, [sp, #32]
 8011aee:	e7f5      	b.n	8011adc <_dtoa_r+0x2fc>
 8011af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011af2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011af6:	e7b8      	b.n	8011a6a <_dtoa_r+0x28a>
 8011af8:	3101      	adds	r1, #1
 8011afa:	6041      	str	r1, [r0, #4]
 8011afc:	0052      	lsls	r2, r2, #1
 8011afe:	e7b8      	b.n	8011a72 <_dtoa_r+0x292>
 8011b00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b02:	9a01      	ldr	r2, [sp, #4]
 8011b04:	601a      	str	r2, [r3, #0]
 8011b06:	9b03      	ldr	r3, [sp, #12]
 8011b08:	2b0e      	cmp	r3, #14
 8011b0a:	f200 809d 	bhi.w	8011c48 <_dtoa_r+0x468>
 8011b0e:	2d00      	cmp	r5, #0
 8011b10:	f000 809a 	beq.w	8011c48 <_dtoa_r+0x468>
 8011b14:	9b00      	ldr	r3, [sp, #0]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	dd32      	ble.n	8011b80 <_dtoa_r+0x3a0>
 8011b1a:	4ab7      	ldr	r2, [pc, #732]	; (8011df8 <_dtoa_r+0x618>)
 8011b1c:	f003 030f 	and.w	r3, r3, #15
 8011b20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011b24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011b28:	9b00      	ldr	r3, [sp, #0]
 8011b2a:	05d8      	lsls	r0, r3, #23
 8011b2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011b30:	d516      	bpl.n	8011b60 <_dtoa_r+0x380>
 8011b32:	4bb2      	ldr	r3, [pc, #712]	; (8011dfc <_dtoa_r+0x61c>)
 8011b34:	ec51 0b19 	vmov	r0, r1, d9
 8011b38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011b3c:	f7ee fe96 	bl	800086c <__aeabi_ddiv>
 8011b40:	f007 070f 	and.w	r7, r7, #15
 8011b44:	4682      	mov	sl, r0
 8011b46:	468b      	mov	fp, r1
 8011b48:	2503      	movs	r5, #3
 8011b4a:	4eac      	ldr	r6, [pc, #688]	; (8011dfc <_dtoa_r+0x61c>)
 8011b4c:	b957      	cbnz	r7, 8011b64 <_dtoa_r+0x384>
 8011b4e:	4642      	mov	r2, r8
 8011b50:	464b      	mov	r3, r9
 8011b52:	4650      	mov	r0, sl
 8011b54:	4659      	mov	r1, fp
 8011b56:	f7ee fe89 	bl	800086c <__aeabi_ddiv>
 8011b5a:	4682      	mov	sl, r0
 8011b5c:	468b      	mov	fp, r1
 8011b5e:	e028      	b.n	8011bb2 <_dtoa_r+0x3d2>
 8011b60:	2502      	movs	r5, #2
 8011b62:	e7f2      	b.n	8011b4a <_dtoa_r+0x36a>
 8011b64:	07f9      	lsls	r1, r7, #31
 8011b66:	d508      	bpl.n	8011b7a <_dtoa_r+0x39a>
 8011b68:	4640      	mov	r0, r8
 8011b6a:	4649      	mov	r1, r9
 8011b6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011b70:	f7ee fd52 	bl	8000618 <__aeabi_dmul>
 8011b74:	3501      	adds	r5, #1
 8011b76:	4680      	mov	r8, r0
 8011b78:	4689      	mov	r9, r1
 8011b7a:	107f      	asrs	r7, r7, #1
 8011b7c:	3608      	adds	r6, #8
 8011b7e:	e7e5      	b.n	8011b4c <_dtoa_r+0x36c>
 8011b80:	f000 809b 	beq.w	8011cba <_dtoa_r+0x4da>
 8011b84:	9b00      	ldr	r3, [sp, #0]
 8011b86:	4f9d      	ldr	r7, [pc, #628]	; (8011dfc <_dtoa_r+0x61c>)
 8011b88:	425e      	negs	r6, r3
 8011b8a:	4b9b      	ldr	r3, [pc, #620]	; (8011df8 <_dtoa_r+0x618>)
 8011b8c:	f006 020f 	and.w	r2, r6, #15
 8011b90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b98:	ec51 0b19 	vmov	r0, r1, d9
 8011b9c:	f7ee fd3c 	bl	8000618 <__aeabi_dmul>
 8011ba0:	1136      	asrs	r6, r6, #4
 8011ba2:	4682      	mov	sl, r0
 8011ba4:	468b      	mov	fp, r1
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	2502      	movs	r5, #2
 8011baa:	2e00      	cmp	r6, #0
 8011bac:	d17a      	bne.n	8011ca4 <_dtoa_r+0x4c4>
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d1d3      	bne.n	8011b5a <_dtoa_r+0x37a>
 8011bb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	f000 8082 	beq.w	8011cbe <_dtoa_r+0x4de>
 8011bba:	4b91      	ldr	r3, [pc, #580]	; (8011e00 <_dtoa_r+0x620>)
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	4650      	mov	r0, sl
 8011bc0:	4659      	mov	r1, fp
 8011bc2:	f7ee ff9b 	bl	8000afc <__aeabi_dcmplt>
 8011bc6:	2800      	cmp	r0, #0
 8011bc8:	d079      	beq.n	8011cbe <_dtoa_r+0x4de>
 8011bca:	9b03      	ldr	r3, [sp, #12]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d076      	beq.n	8011cbe <_dtoa_r+0x4de>
 8011bd0:	9b02      	ldr	r3, [sp, #8]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	dd36      	ble.n	8011c44 <_dtoa_r+0x464>
 8011bd6:	9b00      	ldr	r3, [sp, #0]
 8011bd8:	4650      	mov	r0, sl
 8011bda:	4659      	mov	r1, fp
 8011bdc:	1e5f      	subs	r7, r3, #1
 8011bde:	2200      	movs	r2, #0
 8011be0:	4b88      	ldr	r3, [pc, #544]	; (8011e04 <_dtoa_r+0x624>)
 8011be2:	f7ee fd19 	bl	8000618 <__aeabi_dmul>
 8011be6:	9e02      	ldr	r6, [sp, #8]
 8011be8:	4682      	mov	sl, r0
 8011bea:	468b      	mov	fp, r1
 8011bec:	3501      	adds	r5, #1
 8011bee:	4628      	mov	r0, r5
 8011bf0:	f7ee fca8 	bl	8000544 <__aeabi_i2d>
 8011bf4:	4652      	mov	r2, sl
 8011bf6:	465b      	mov	r3, fp
 8011bf8:	f7ee fd0e 	bl	8000618 <__aeabi_dmul>
 8011bfc:	4b82      	ldr	r3, [pc, #520]	; (8011e08 <_dtoa_r+0x628>)
 8011bfe:	2200      	movs	r2, #0
 8011c00:	f7ee fb54 	bl	80002ac <__adddf3>
 8011c04:	46d0      	mov	r8, sl
 8011c06:	46d9      	mov	r9, fp
 8011c08:	4682      	mov	sl, r0
 8011c0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011c0e:	2e00      	cmp	r6, #0
 8011c10:	d158      	bne.n	8011cc4 <_dtoa_r+0x4e4>
 8011c12:	4b7e      	ldr	r3, [pc, #504]	; (8011e0c <_dtoa_r+0x62c>)
 8011c14:	2200      	movs	r2, #0
 8011c16:	4640      	mov	r0, r8
 8011c18:	4649      	mov	r1, r9
 8011c1a:	f7ee fb45 	bl	80002a8 <__aeabi_dsub>
 8011c1e:	4652      	mov	r2, sl
 8011c20:	465b      	mov	r3, fp
 8011c22:	4680      	mov	r8, r0
 8011c24:	4689      	mov	r9, r1
 8011c26:	f7ee ff87 	bl	8000b38 <__aeabi_dcmpgt>
 8011c2a:	2800      	cmp	r0, #0
 8011c2c:	f040 8295 	bne.w	801215a <_dtoa_r+0x97a>
 8011c30:	4652      	mov	r2, sl
 8011c32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011c36:	4640      	mov	r0, r8
 8011c38:	4649      	mov	r1, r9
 8011c3a:	f7ee ff5f 	bl	8000afc <__aeabi_dcmplt>
 8011c3e:	2800      	cmp	r0, #0
 8011c40:	f040 8289 	bne.w	8012156 <_dtoa_r+0x976>
 8011c44:	ec5b ab19 	vmov	sl, fp, d9
 8011c48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	f2c0 8148 	blt.w	8011ee0 <_dtoa_r+0x700>
 8011c50:	9a00      	ldr	r2, [sp, #0]
 8011c52:	2a0e      	cmp	r2, #14
 8011c54:	f300 8144 	bgt.w	8011ee0 <_dtoa_r+0x700>
 8011c58:	4b67      	ldr	r3, [pc, #412]	; (8011df8 <_dtoa_r+0x618>)
 8011c5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	f280 80d5 	bge.w	8011e14 <_dtoa_r+0x634>
 8011c6a:	9b03      	ldr	r3, [sp, #12]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	f300 80d1 	bgt.w	8011e14 <_dtoa_r+0x634>
 8011c72:	f040 826f 	bne.w	8012154 <_dtoa_r+0x974>
 8011c76:	4b65      	ldr	r3, [pc, #404]	; (8011e0c <_dtoa_r+0x62c>)
 8011c78:	2200      	movs	r2, #0
 8011c7a:	4640      	mov	r0, r8
 8011c7c:	4649      	mov	r1, r9
 8011c7e:	f7ee fccb 	bl	8000618 <__aeabi_dmul>
 8011c82:	4652      	mov	r2, sl
 8011c84:	465b      	mov	r3, fp
 8011c86:	f7ee ff4d 	bl	8000b24 <__aeabi_dcmpge>
 8011c8a:	9e03      	ldr	r6, [sp, #12]
 8011c8c:	4637      	mov	r7, r6
 8011c8e:	2800      	cmp	r0, #0
 8011c90:	f040 8245 	bne.w	801211e <_dtoa_r+0x93e>
 8011c94:	9d01      	ldr	r5, [sp, #4]
 8011c96:	2331      	movs	r3, #49	; 0x31
 8011c98:	f805 3b01 	strb.w	r3, [r5], #1
 8011c9c:	9b00      	ldr	r3, [sp, #0]
 8011c9e:	3301      	adds	r3, #1
 8011ca0:	9300      	str	r3, [sp, #0]
 8011ca2:	e240      	b.n	8012126 <_dtoa_r+0x946>
 8011ca4:	07f2      	lsls	r2, r6, #31
 8011ca6:	d505      	bpl.n	8011cb4 <_dtoa_r+0x4d4>
 8011ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011cac:	f7ee fcb4 	bl	8000618 <__aeabi_dmul>
 8011cb0:	3501      	adds	r5, #1
 8011cb2:	2301      	movs	r3, #1
 8011cb4:	1076      	asrs	r6, r6, #1
 8011cb6:	3708      	adds	r7, #8
 8011cb8:	e777      	b.n	8011baa <_dtoa_r+0x3ca>
 8011cba:	2502      	movs	r5, #2
 8011cbc:	e779      	b.n	8011bb2 <_dtoa_r+0x3d2>
 8011cbe:	9f00      	ldr	r7, [sp, #0]
 8011cc0:	9e03      	ldr	r6, [sp, #12]
 8011cc2:	e794      	b.n	8011bee <_dtoa_r+0x40e>
 8011cc4:	9901      	ldr	r1, [sp, #4]
 8011cc6:	4b4c      	ldr	r3, [pc, #304]	; (8011df8 <_dtoa_r+0x618>)
 8011cc8:	4431      	add	r1, r6
 8011cca:	910d      	str	r1, [sp, #52]	; 0x34
 8011ccc:	9908      	ldr	r1, [sp, #32]
 8011cce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011cd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011cd6:	2900      	cmp	r1, #0
 8011cd8:	d043      	beq.n	8011d62 <_dtoa_r+0x582>
 8011cda:	494d      	ldr	r1, [pc, #308]	; (8011e10 <_dtoa_r+0x630>)
 8011cdc:	2000      	movs	r0, #0
 8011cde:	f7ee fdc5 	bl	800086c <__aeabi_ddiv>
 8011ce2:	4652      	mov	r2, sl
 8011ce4:	465b      	mov	r3, fp
 8011ce6:	f7ee fadf 	bl	80002a8 <__aeabi_dsub>
 8011cea:	9d01      	ldr	r5, [sp, #4]
 8011cec:	4682      	mov	sl, r0
 8011cee:	468b      	mov	fp, r1
 8011cf0:	4649      	mov	r1, r9
 8011cf2:	4640      	mov	r0, r8
 8011cf4:	f7ee ff40 	bl	8000b78 <__aeabi_d2iz>
 8011cf8:	4606      	mov	r6, r0
 8011cfa:	f7ee fc23 	bl	8000544 <__aeabi_i2d>
 8011cfe:	4602      	mov	r2, r0
 8011d00:	460b      	mov	r3, r1
 8011d02:	4640      	mov	r0, r8
 8011d04:	4649      	mov	r1, r9
 8011d06:	f7ee facf 	bl	80002a8 <__aeabi_dsub>
 8011d0a:	3630      	adds	r6, #48	; 0x30
 8011d0c:	f805 6b01 	strb.w	r6, [r5], #1
 8011d10:	4652      	mov	r2, sl
 8011d12:	465b      	mov	r3, fp
 8011d14:	4680      	mov	r8, r0
 8011d16:	4689      	mov	r9, r1
 8011d18:	f7ee fef0 	bl	8000afc <__aeabi_dcmplt>
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	d163      	bne.n	8011de8 <_dtoa_r+0x608>
 8011d20:	4642      	mov	r2, r8
 8011d22:	464b      	mov	r3, r9
 8011d24:	4936      	ldr	r1, [pc, #216]	; (8011e00 <_dtoa_r+0x620>)
 8011d26:	2000      	movs	r0, #0
 8011d28:	f7ee fabe 	bl	80002a8 <__aeabi_dsub>
 8011d2c:	4652      	mov	r2, sl
 8011d2e:	465b      	mov	r3, fp
 8011d30:	f7ee fee4 	bl	8000afc <__aeabi_dcmplt>
 8011d34:	2800      	cmp	r0, #0
 8011d36:	f040 80b5 	bne.w	8011ea4 <_dtoa_r+0x6c4>
 8011d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d3c:	429d      	cmp	r5, r3
 8011d3e:	d081      	beq.n	8011c44 <_dtoa_r+0x464>
 8011d40:	4b30      	ldr	r3, [pc, #192]	; (8011e04 <_dtoa_r+0x624>)
 8011d42:	2200      	movs	r2, #0
 8011d44:	4650      	mov	r0, sl
 8011d46:	4659      	mov	r1, fp
 8011d48:	f7ee fc66 	bl	8000618 <__aeabi_dmul>
 8011d4c:	4b2d      	ldr	r3, [pc, #180]	; (8011e04 <_dtoa_r+0x624>)
 8011d4e:	4682      	mov	sl, r0
 8011d50:	468b      	mov	fp, r1
 8011d52:	4640      	mov	r0, r8
 8011d54:	4649      	mov	r1, r9
 8011d56:	2200      	movs	r2, #0
 8011d58:	f7ee fc5e 	bl	8000618 <__aeabi_dmul>
 8011d5c:	4680      	mov	r8, r0
 8011d5e:	4689      	mov	r9, r1
 8011d60:	e7c6      	b.n	8011cf0 <_dtoa_r+0x510>
 8011d62:	4650      	mov	r0, sl
 8011d64:	4659      	mov	r1, fp
 8011d66:	f7ee fc57 	bl	8000618 <__aeabi_dmul>
 8011d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d6c:	9d01      	ldr	r5, [sp, #4]
 8011d6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011d70:	4682      	mov	sl, r0
 8011d72:	468b      	mov	fp, r1
 8011d74:	4649      	mov	r1, r9
 8011d76:	4640      	mov	r0, r8
 8011d78:	f7ee fefe 	bl	8000b78 <__aeabi_d2iz>
 8011d7c:	4606      	mov	r6, r0
 8011d7e:	f7ee fbe1 	bl	8000544 <__aeabi_i2d>
 8011d82:	3630      	adds	r6, #48	; 0x30
 8011d84:	4602      	mov	r2, r0
 8011d86:	460b      	mov	r3, r1
 8011d88:	4640      	mov	r0, r8
 8011d8a:	4649      	mov	r1, r9
 8011d8c:	f7ee fa8c 	bl	80002a8 <__aeabi_dsub>
 8011d90:	f805 6b01 	strb.w	r6, [r5], #1
 8011d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d96:	429d      	cmp	r5, r3
 8011d98:	4680      	mov	r8, r0
 8011d9a:	4689      	mov	r9, r1
 8011d9c:	f04f 0200 	mov.w	r2, #0
 8011da0:	d124      	bne.n	8011dec <_dtoa_r+0x60c>
 8011da2:	4b1b      	ldr	r3, [pc, #108]	; (8011e10 <_dtoa_r+0x630>)
 8011da4:	4650      	mov	r0, sl
 8011da6:	4659      	mov	r1, fp
 8011da8:	f7ee fa80 	bl	80002ac <__adddf3>
 8011dac:	4602      	mov	r2, r0
 8011dae:	460b      	mov	r3, r1
 8011db0:	4640      	mov	r0, r8
 8011db2:	4649      	mov	r1, r9
 8011db4:	f7ee fec0 	bl	8000b38 <__aeabi_dcmpgt>
 8011db8:	2800      	cmp	r0, #0
 8011dba:	d173      	bne.n	8011ea4 <_dtoa_r+0x6c4>
 8011dbc:	4652      	mov	r2, sl
 8011dbe:	465b      	mov	r3, fp
 8011dc0:	4913      	ldr	r1, [pc, #76]	; (8011e10 <_dtoa_r+0x630>)
 8011dc2:	2000      	movs	r0, #0
 8011dc4:	f7ee fa70 	bl	80002a8 <__aeabi_dsub>
 8011dc8:	4602      	mov	r2, r0
 8011dca:	460b      	mov	r3, r1
 8011dcc:	4640      	mov	r0, r8
 8011dce:	4649      	mov	r1, r9
 8011dd0:	f7ee fe94 	bl	8000afc <__aeabi_dcmplt>
 8011dd4:	2800      	cmp	r0, #0
 8011dd6:	f43f af35 	beq.w	8011c44 <_dtoa_r+0x464>
 8011dda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011ddc:	1e6b      	subs	r3, r5, #1
 8011dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8011de0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011de4:	2b30      	cmp	r3, #48	; 0x30
 8011de6:	d0f8      	beq.n	8011dda <_dtoa_r+0x5fa>
 8011de8:	9700      	str	r7, [sp, #0]
 8011dea:	e049      	b.n	8011e80 <_dtoa_r+0x6a0>
 8011dec:	4b05      	ldr	r3, [pc, #20]	; (8011e04 <_dtoa_r+0x624>)
 8011dee:	f7ee fc13 	bl	8000618 <__aeabi_dmul>
 8011df2:	4680      	mov	r8, r0
 8011df4:	4689      	mov	r9, r1
 8011df6:	e7bd      	b.n	8011d74 <_dtoa_r+0x594>
 8011df8:	08014320 	.word	0x08014320
 8011dfc:	080142f8 	.word	0x080142f8
 8011e00:	3ff00000 	.word	0x3ff00000
 8011e04:	40240000 	.word	0x40240000
 8011e08:	401c0000 	.word	0x401c0000
 8011e0c:	40140000 	.word	0x40140000
 8011e10:	3fe00000 	.word	0x3fe00000
 8011e14:	9d01      	ldr	r5, [sp, #4]
 8011e16:	4656      	mov	r6, sl
 8011e18:	465f      	mov	r7, fp
 8011e1a:	4642      	mov	r2, r8
 8011e1c:	464b      	mov	r3, r9
 8011e1e:	4630      	mov	r0, r6
 8011e20:	4639      	mov	r1, r7
 8011e22:	f7ee fd23 	bl	800086c <__aeabi_ddiv>
 8011e26:	f7ee fea7 	bl	8000b78 <__aeabi_d2iz>
 8011e2a:	4682      	mov	sl, r0
 8011e2c:	f7ee fb8a 	bl	8000544 <__aeabi_i2d>
 8011e30:	4642      	mov	r2, r8
 8011e32:	464b      	mov	r3, r9
 8011e34:	f7ee fbf0 	bl	8000618 <__aeabi_dmul>
 8011e38:	4602      	mov	r2, r0
 8011e3a:	460b      	mov	r3, r1
 8011e3c:	4630      	mov	r0, r6
 8011e3e:	4639      	mov	r1, r7
 8011e40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011e44:	f7ee fa30 	bl	80002a8 <__aeabi_dsub>
 8011e48:	f805 6b01 	strb.w	r6, [r5], #1
 8011e4c:	9e01      	ldr	r6, [sp, #4]
 8011e4e:	9f03      	ldr	r7, [sp, #12]
 8011e50:	1bae      	subs	r6, r5, r6
 8011e52:	42b7      	cmp	r7, r6
 8011e54:	4602      	mov	r2, r0
 8011e56:	460b      	mov	r3, r1
 8011e58:	d135      	bne.n	8011ec6 <_dtoa_r+0x6e6>
 8011e5a:	f7ee fa27 	bl	80002ac <__adddf3>
 8011e5e:	4642      	mov	r2, r8
 8011e60:	464b      	mov	r3, r9
 8011e62:	4606      	mov	r6, r0
 8011e64:	460f      	mov	r7, r1
 8011e66:	f7ee fe67 	bl	8000b38 <__aeabi_dcmpgt>
 8011e6a:	b9d0      	cbnz	r0, 8011ea2 <_dtoa_r+0x6c2>
 8011e6c:	4642      	mov	r2, r8
 8011e6e:	464b      	mov	r3, r9
 8011e70:	4630      	mov	r0, r6
 8011e72:	4639      	mov	r1, r7
 8011e74:	f7ee fe38 	bl	8000ae8 <__aeabi_dcmpeq>
 8011e78:	b110      	cbz	r0, 8011e80 <_dtoa_r+0x6a0>
 8011e7a:	f01a 0f01 	tst.w	sl, #1
 8011e7e:	d110      	bne.n	8011ea2 <_dtoa_r+0x6c2>
 8011e80:	4620      	mov	r0, r4
 8011e82:	ee18 1a10 	vmov	r1, s16
 8011e86:	f000 fd09 	bl	801289c <_Bfree>
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	9800      	ldr	r0, [sp, #0]
 8011e8e:	702b      	strb	r3, [r5, #0]
 8011e90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011e92:	3001      	adds	r0, #1
 8011e94:	6018      	str	r0, [r3, #0]
 8011e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	f43f acf1 	beq.w	8011880 <_dtoa_r+0xa0>
 8011e9e:	601d      	str	r5, [r3, #0]
 8011ea0:	e4ee      	b.n	8011880 <_dtoa_r+0xa0>
 8011ea2:	9f00      	ldr	r7, [sp, #0]
 8011ea4:	462b      	mov	r3, r5
 8011ea6:	461d      	mov	r5, r3
 8011ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011eac:	2a39      	cmp	r2, #57	; 0x39
 8011eae:	d106      	bne.n	8011ebe <_dtoa_r+0x6de>
 8011eb0:	9a01      	ldr	r2, [sp, #4]
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	d1f7      	bne.n	8011ea6 <_dtoa_r+0x6c6>
 8011eb6:	9901      	ldr	r1, [sp, #4]
 8011eb8:	2230      	movs	r2, #48	; 0x30
 8011eba:	3701      	adds	r7, #1
 8011ebc:	700a      	strb	r2, [r1, #0]
 8011ebe:	781a      	ldrb	r2, [r3, #0]
 8011ec0:	3201      	adds	r2, #1
 8011ec2:	701a      	strb	r2, [r3, #0]
 8011ec4:	e790      	b.n	8011de8 <_dtoa_r+0x608>
 8011ec6:	4ba6      	ldr	r3, [pc, #664]	; (8012160 <_dtoa_r+0x980>)
 8011ec8:	2200      	movs	r2, #0
 8011eca:	f7ee fba5 	bl	8000618 <__aeabi_dmul>
 8011ece:	2200      	movs	r2, #0
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	4606      	mov	r6, r0
 8011ed4:	460f      	mov	r7, r1
 8011ed6:	f7ee fe07 	bl	8000ae8 <__aeabi_dcmpeq>
 8011eda:	2800      	cmp	r0, #0
 8011edc:	d09d      	beq.n	8011e1a <_dtoa_r+0x63a>
 8011ede:	e7cf      	b.n	8011e80 <_dtoa_r+0x6a0>
 8011ee0:	9a08      	ldr	r2, [sp, #32]
 8011ee2:	2a00      	cmp	r2, #0
 8011ee4:	f000 80d7 	beq.w	8012096 <_dtoa_r+0x8b6>
 8011ee8:	9a06      	ldr	r2, [sp, #24]
 8011eea:	2a01      	cmp	r2, #1
 8011eec:	f300 80ba 	bgt.w	8012064 <_dtoa_r+0x884>
 8011ef0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011ef2:	2a00      	cmp	r2, #0
 8011ef4:	f000 80b2 	beq.w	801205c <_dtoa_r+0x87c>
 8011ef8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011efc:	9e07      	ldr	r6, [sp, #28]
 8011efe:	9d04      	ldr	r5, [sp, #16]
 8011f00:	9a04      	ldr	r2, [sp, #16]
 8011f02:	441a      	add	r2, r3
 8011f04:	9204      	str	r2, [sp, #16]
 8011f06:	9a05      	ldr	r2, [sp, #20]
 8011f08:	2101      	movs	r1, #1
 8011f0a:	441a      	add	r2, r3
 8011f0c:	4620      	mov	r0, r4
 8011f0e:	9205      	str	r2, [sp, #20]
 8011f10:	f000 fd7c 	bl	8012a0c <__i2b>
 8011f14:	4607      	mov	r7, r0
 8011f16:	2d00      	cmp	r5, #0
 8011f18:	dd0c      	ble.n	8011f34 <_dtoa_r+0x754>
 8011f1a:	9b05      	ldr	r3, [sp, #20]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	dd09      	ble.n	8011f34 <_dtoa_r+0x754>
 8011f20:	42ab      	cmp	r3, r5
 8011f22:	9a04      	ldr	r2, [sp, #16]
 8011f24:	bfa8      	it	ge
 8011f26:	462b      	movge	r3, r5
 8011f28:	1ad2      	subs	r2, r2, r3
 8011f2a:	9204      	str	r2, [sp, #16]
 8011f2c:	9a05      	ldr	r2, [sp, #20]
 8011f2e:	1aed      	subs	r5, r5, r3
 8011f30:	1ad3      	subs	r3, r2, r3
 8011f32:	9305      	str	r3, [sp, #20]
 8011f34:	9b07      	ldr	r3, [sp, #28]
 8011f36:	b31b      	cbz	r3, 8011f80 <_dtoa_r+0x7a0>
 8011f38:	9b08      	ldr	r3, [sp, #32]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	f000 80af 	beq.w	801209e <_dtoa_r+0x8be>
 8011f40:	2e00      	cmp	r6, #0
 8011f42:	dd13      	ble.n	8011f6c <_dtoa_r+0x78c>
 8011f44:	4639      	mov	r1, r7
 8011f46:	4632      	mov	r2, r6
 8011f48:	4620      	mov	r0, r4
 8011f4a:	f000 fe1f 	bl	8012b8c <__pow5mult>
 8011f4e:	ee18 2a10 	vmov	r2, s16
 8011f52:	4601      	mov	r1, r0
 8011f54:	4607      	mov	r7, r0
 8011f56:	4620      	mov	r0, r4
 8011f58:	f000 fd6e 	bl	8012a38 <__multiply>
 8011f5c:	ee18 1a10 	vmov	r1, s16
 8011f60:	4680      	mov	r8, r0
 8011f62:	4620      	mov	r0, r4
 8011f64:	f000 fc9a 	bl	801289c <_Bfree>
 8011f68:	ee08 8a10 	vmov	s16, r8
 8011f6c:	9b07      	ldr	r3, [sp, #28]
 8011f6e:	1b9a      	subs	r2, r3, r6
 8011f70:	d006      	beq.n	8011f80 <_dtoa_r+0x7a0>
 8011f72:	ee18 1a10 	vmov	r1, s16
 8011f76:	4620      	mov	r0, r4
 8011f78:	f000 fe08 	bl	8012b8c <__pow5mult>
 8011f7c:	ee08 0a10 	vmov	s16, r0
 8011f80:	2101      	movs	r1, #1
 8011f82:	4620      	mov	r0, r4
 8011f84:	f000 fd42 	bl	8012a0c <__i2b>
 8011f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	4606      	mov	r6, r0
 8011f8e:	f340 8088 	ble.w	80120a2 <_dtoa_r+0x8c2>
 8011f92:	461a      	mov	r2, r3
 8011f94:	4601      	mov	r1, r0
 8011f96:	4620      	mov	r0, r4
 8011f98:	f000 fdf8 	bl	8012b8c <__pow5mult>
 8011f9c:	9b06      	ldr	r3, [sp, #24]
 8011f9e:	2b01      	cmp	r3, #1
 8011fa0:	4606      	mov	r6, r0
 8011fa2:	f340 8081 	ble.w	80120a8 <_dtoa_r+0x8c8>
 8011fa6:	f04f 0800 	mov.w	r8, #0
 8011faa:	6933      	ldr	r3, [r6, #16]
 8011fac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011fb0:	6918      	ldr	r0, [r3, #16]
 8011fb2:	f000 fcdb 	bl	801296c <__hi0bits>
 8011fb6:	f1c0 0020 	rsb	r0, r0, #32
 8011fba:	9b05      	ldr	r3, [sp, #20]
 8011fbc:	4418      	add	r0, r3
 8011fbe:	f010 001f 	ands.w	r0, r0, #31
 8011fc2:	f000 8092 	beq.w	80120ea <_dtoa_r+0x90a>
 8011fc6:	f1c0 0320 	rsb	r3, r0, #32
 8011fca:	2b04      	cmp	r3, #4
 8011fcc:	f340 808a 	ble.w	80120e4 <_dtoa_r+0x904>
 8011fd0:	f1c0 001c 	rsb	r0, r0, #28
 8011fd4:	9b04      	ldr	r3, [sp, #16]
 8011fd6:	4403      	add	r3, r0
 8011fd8:	9304      	str	r3, [sp, #16]
 8011fda:	9b05      	ldr	r3, [sp, #20]
 8011fdc:	4403      	add	r3, r0
 8011fde:	4405      	add	r5, r0
 8011fe0:	9305      	str	r3, [sp, #20]
 8011fe2:	9b04      	ldr	r3, [sp, #16]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	dd07      	ble.n	8011ff8 <_dtoa_r+0x818>
 8011fe8:	ee18 1a10 	vmov	r1, s16
 8011fec:	461a      	mov	r2, r3
 8011fee:	4620      	mov	r0, r4
 8011ff0:	f000 fe26 	bl	8012c40 <__lshift>
 8011ff4:	ee08 0a10 	vmov	s16, r0
 8011ff8:	9b05      	ldr	r3, [sp, #20]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	dd05      	ble.n	801200a <_dtoa_r+0x82a>
 8011ffe:	4631      	mov	r1, r6
 8012000:	461a      	mov	r2, r3
 8012002:	4620      	mov	r0, r4
 8012004:	f000 fe1c 	bl	8012c40 <__lshift>
 8012008:	4606      	mov	r6, r0
 801200a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801200c:	2b00      	cmp	r3, #0
 801200e:	d06e      	beq.n	80120ee <_dtoa_r+0x90e>
 8012010:	ee18 0a10 	vmov	r0, s16
 8012014:	4631      	mov	r1, r6
 8012016:	f000 fe83 	bl	8012d20 <__mcmp>
 801201a:	2800      	cmp	r0, #0
 801201c:	da67      	bge.n	80120ee <_dtoa_r+0x90e>
 801201e:	9b00      	ldr	r3, [sp, #0]
 8012020:	3b01      	subs	r3, #1
 8012022:	ee18 1a10 	vmov	r1, s16
 8012026:	9300      	str	r3, [sp, #0]
 8012028:	220a      	movs	r2, #10
 801202a:	2300      	movs	r3, #0
 801202c:	4620      	mov	r0, r4
 801202e:	f000 fc57 	bl	80128e0 <__multadd>
 8012032:	9b08      	ldr	r3, [sp, #32]
 8012034:	ee08 0a10 	vmov	s16, r0
 8012038:	2b00      	cmp	r3, #0
 801203a:	f000 81b1 	beq.w	80123a0 <_dtoa_r+0xbc0>
 801203e:	2300      	movs	r3, #0
 8012040:	4639      	mov	r1, r7
 8012042:	220a      	movs	r2, #10
 8012044:	4620      	mov	r0, r4
 8012046:	f000 fc4b 	bl	80128e0 <__multadd>
 801204a:	9b02      	ldr	r3, [sp, #8]
 801204c:	2b00      	cmp	r3, #0
 801204e:	4607      	mov	r7, r0
 8012050:	f300 808e 	bgt.w	8012170 <_dtoa_r+0x990>
 8012054:	9b06      	ldr	r3, [sp, #24]
 8012056:	2b02      	cmp	r3, #2
 8012058:	dc51      	bgt.n	80120fe <_dtoa_r+0x91e>
 801205a:	e089      	b.n	8012170 <_dtoa_r+0x990>
 801205c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801205e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012062:	e74b      	b.n	8011efc <_dtoa_r+0x71c>
 8012064:	9b03      	ldr	r3, [sp, #12]
 8012066:	1e5e      	subs	r6, r3, #1
 8012068:	9b07      	ldr	r3, [sp, #28]
 801206a:	42b3      	cmp	r3, r6
 801206c:	bfbf      	itttt	lt
 801206e:	9b07      	ldrlt	r3, [sp, #28]
 8012070:	9607      	strlt	r6, [sp, #28]
 8012072:	1af2      	sublt	r2, r6, r3
 8012074:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012076:	bfb6      	itet	lt
 8012078:	189b      	addlt	r3, r3, r2
 801207a:	1b9e      	subge	r6, r3, r6
 801207c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801207e:	9b03      	ldr	r3, [sp, #12]
 8012080:	bfb8      	it	lt
 8012082:	2600      	movlt	r6, #0
 8012084:	2b00      	cmp	r3, #0
 8012086:	bfb7      	itett	lt
 8012088:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801208c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012090:	1a9d      	sublt	r5, r3, r2
 8012092:	2300      	movlt	r3, #0
 8012094:	e734      	b.n	8011f00 <_dtoa_r+0x720>
 8012096:	9e07      	ldr	r6, [sp, #28]
 8012098:	9d04      	ldr	r5, [sp, #16]
 801209a:	9f08      	ldr	r7, [sp, #32]
 801209c:	e73b      	b.n	8011f16 <_dtoa_r+0x736>
 801209e:	9a07      	ldr	r2, [sp, #28]
 80120a0:	e767      	b.n	8011f72 <_dtoa_r+0x792>
 80120a2:	9b06      	ldr	r3, [sp, #24]
 80120a4:	2b01      	cmp	r3, #1
 80120a6:	dc18      	bgt.n	80120da <_dtoa_r+0x8fa>
 80120a8:	f1ba 0f00 	cmp.w	sl, #0
 80120ac:	d115      	bne.n	80120da <_dtoa_r+0x8fa>
 80120ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80120b2:	b993      	cbnz	r3, 80120da <_dtoa_r+0x8fa>
 80120b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80120b8:	0d1b      	lsrs	r3, r3, #20
 80120ba:	051b      	lsls	r3, r3, #20
 80120bc:	b183      	cbz	r3, 80120e0 <_dtoa_r+0x900>
 80120be:	9b04      	ldr	r3, [sp, #16]
 80120c0:	3301      	adds	r3, #1
 80120c2:	9304      	str	r3, [sp, #16]
 80120c4:	9b05      	ldr	r3, [sp, #20]
 80120c6:	3301      	adds	r3, #1
 80120c8:	9305      	str	r3, [sp, #20]
 80120ca:	f04f 0801 	mov.w	r8, #1
 80120ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	f47f af6a 	bne.w	8011faa <_dtoa_r+0x7ca>
 80120d6:	2001      	movs	r0, #1
 80120d8:	e76f      	b.n	8011fba <_dtoa_r+0x7da>
 80120da:	f04f 0800 	mov.w	r8, #0
 80120de:	e7f6      	b.n	80120ce <_dtoa_r+0x8ee>
 80120e0:	4698      	mov	r8, r3
 80120e2:	e7f4      	b.n	80120ce <_dtoa_r+0x8ee>
 80120e4:	f43f af7d 	beq.w	8011fe2 <_dtoa_r+0x802>
 80120e8:	4618      	mov	r0, r3
 80120ea:	301c      	adds	r0, #28
 80120ec:	e772      	b.n	8011fd4 <_dtoa_r+0x7f4>
 80120ee:	9b03      	ldr	r3, [sp, #12]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	dc37      	bgt.n	8012164 <_dtoa_r+0x984>
 80120f4:	9b06      	ldr	r3, [sp, #24]
 80120f6:	2b02      	cmp	r3, #2
 80120f8:	dd34      	ble.n	8012164 <_dtoa_r+0x984>
 80120fa:	9b03      	ldr	r3, [sp, #12]
 80120fc:	9302      	str	r3, [sp, #8]
 80120fe:	9b02      	ldr	r3, [sp, #8]
 8012100:	b96b      	cbnz	r3, 801211e <_dtoa_r+0x93e>
 8012102:	4631      	mov	r1, r6
 8012104:	2205      	movs	r2, #5
 8012106:	4620      	mov	r0, r4
 8012108:	f000 fbea 	bl	80128e0 <__multadd>
 801210c:	4601      	mov	r1, r0
 801210e:	4606      	mov	r6, r0
 8012110:	ee18 0a10 	vmov	r0, s16
 8012114:	f000 fe04 	bl	8012d20 <__mcmp>
 8012118:	2800      	cmp	r0, #0
 801211a:	f73f adbb 	bgt.w	8011c94 <_dtoa_r+0x4b4>
 801211e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012120:	9d01      	ldr	r5, [sp, #4]
 8012122:	43db      	mvns	r3, r3
 8012124:	9300      	str	r3, [sp, #0]
 8012126:	f04f 0800 	mov.w	r8, #0
 801212a:	4631      	mov	r1, r6
 801212c:	4620      	mov	r0, r4
 801212e:	f000 fbb5 	bl	801289c <_Bfree>
 8012132:	2f00      	cmp	r7, #0
 8012134:	f43f aea4 	beq.w	8011e80 <_dtoa_r+0x6a0>
 8012138:	f1b8 0f00 	cmp.w	r8, #0
 801213c:	d005      	beq.n	801214a <_dtoa_r+0x96a>
 801213e:	45b8      	cmp	r8, r7
 8012140:	d003      	beq.n	801214a <_dtoa_r+0x96a>
 8012142:	4641      	mov	r1, r8
 8012144:	4620      	mov	r0, r4
 8012146:	f000 fba9 	bl	801289c <_Bfree>
 801214a:	4639      	mov	r1, r7
 801214c:	4620      	mov	r0, r4
 801214e:	f000 fba5 	bl	801289c <_Bfree>
 8012152:	e695      	b.n	8011e80 <_dtoa_r+0x6a0>
 8012154:	2600      	movs	r6, #0
 8012156:	4637      	mov	r7, r6
 8012158:	e7e1      	b.n	801211e <_dtoa_r+0x93e>
 801215a:	9700      	str	r7, [sp, #0]
 801215c:	4637      	mov	r7, r6
 801215e:	e599      	b.n	8011c94 <_dtoa_r+0x4b4>
 8012160:	40240000 	.word	0x40240000
 8012164:	9b08      	ldr	r3, [sp, #32]
 8012166:	2b00      	cmp	r3, #0
 8012168:	f000 80ca 	beq.w	8012300 <_dtoa_r+0xb20>
 801216c:	9b03      	ldr	r3, [sp, #12]
 801216e:	9302      	str	r3, [sp, #8]
 8012170:	2d00      	cmp	r5, #0
 8012172:	dd05      	ble.n	8012180 <_dtoa_r+0x9a0>
 8012174:	4639      	mov	r1, r7
 8012176:	462a      	mov	r2, r5
 8012178:	4620      	mov	r0, r4
 801217a:	f000 fd61 	bl	8012c40 <__lshift>
 801217e:	4607      	mov	r7, r0
 8012180:	f1b8 0f00 	cmp.w	r8, #0
 8012184:	d05b      	beq.n	801223e <_dtoa_r+0xa5e>
 8012186:	6879      	ldr	r1, [r7, #4]
 8012188:	4620      	mov	r0, r4
 801218a:	f000 fb47 	bl	801281c <_Balloc>
 801218e:	4605      	mov	r5, r0
 8012190:	b928      	cbnz	r0, 801219e <_dtoa_r+0x9be>
 8012192:	4b87      	ldr	r3, [pc, #540]	; (80123b0 <_dtoa_r+0xbd0>)
 8012194:	4602      	mov	r2, r0
 8012196:	f240 21ea 	movw	r1, #746	; 0x2ea
 801219a:	f7ff bb3b 	b.w	8011814 <_dtoa_r+0x34>
 801219e:	693a      	ldr	r2, [r7, #16]
 80121a0:	3202      	adds	r2, #2
 80121a2:	0092      	lsls	r2, r2, #2
 80121a4:	f107 010c 	add.w	r1, r7, #12
 80121a8:	300c      	adds	r0, #12
 80121aa:	f7fe fac9 	bl	8010740 <memcpy>
 80121ae:	2201      	movs	r2, #1
 80121b0:	4629      	mov	r1, r5
 80121b2:	4620      	mov	r0, r4
 80121b4:	f000 fd44 	bl	8012c40 <__lshift>
 80121b8:	9b01      	ldr	r3, [sp, #4]
 80121ba:	f103 0901 	add.w	r9, r3, #1
 80121be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80121c2:	4413      	add	r3, r2
 80121c4:	9305      	str	r3, [sp, #20]
 80121c6:	f00a 0301 	and.w	r3, sl, #1
 80121ca:	46b8      	mov	r8, r7
 80121cc:	9304      	str	r3, [sp, #16]
 80121ce:	4607      	mov	r7, r0
 80121d0:	4631      	mov	r1, r6
 80121d2:	ee18 0a10 	vmov	r0, s16
 80121d6:	f7ff fa77 	bl	80116c8 <quorem>
 80121da:	4641      	mov	r1, r8
 80121dc:	9002      	str	r0, [sp, #8]
 80121de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80121e2:	ee18 0a10 	vmov	r0, s16
 80121e6:	f000 fd9b 	bl	8012d20 <__mcmp>
 80121ea:	463a      	mov	r2, r7
 80121ec:	9003      	str	r0, [sp, #12]
 80121ee:	4631      	mov	r1, r6
 80121f0:	4620      	mov	r0, r4
 80121f2:	f000 fdb1 	bl	8012d58 <__mdiff>
 80121f6:	68c2      	ldr	r2, [r0, #12]
 80121f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80121fc:	4605      	mov	r5, r0
 80121fe:	bb02      	cbnz	r2, 8012242 <_dtoa_r+0xa62>
 8012200:	4601      	mov	r1, r0
 8012202:	ee18 0a10 	vmov	r0, s16
 8012206:	f000 fd8b 	bl	8012d20 <__mcmp>
 801220a:	4602      	mov	r2, r0
 801220c:	4629      	mov	r1, r5
 801220e:	4620      	mov	r0, r4
 8012210:	9207      	str	r2, [sp, #28]
 8012212:	f000 fb43 	bl	801289c <_Bfree>
 8012216:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801221a:	ea43 0102 	orr.w	r1, r3, r2
 801221e:	9b04      	ldr	r3, [sp, #16]
 8012220:	430b      	orrs	r3, r1
 8012222:	464d      	mov	r5, r9
 8012224:	d10f      	bne.n	8012246 <_dtoa_r+0xa66>
 8012226:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801222a:	d02a      	beq.n	8012282 <_dtoa_r+0xaa2>
 801222c:	9b03      	ldr	r3, [sp, #12]
 801222e:	2b00      	cmp	r3, #0
 8012230:	dd02      	ble.n	8012238 <_dtoa_r+0xa58>
 8012232:	9b02      	ldr	r3, [sp, #8]
 8012234:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012238:	f88b a000 	strb.w	sl, [fp]
 801223c:	e775      	b.n	801212a <_dtoa_r+0x94a>
 801223e:	4638      	mov	r0, r7
 8012240:	e7ba      	b.n	80121b8 <_dtoa_r+0x9d8>
 8012242:	2201      	movs	r2, #1
 8012244:	e7e2      	b.n	801220c <_dtoa_r+0xa2c>
 8012246:	9b03      	ldr	r3, [sp, #12]
 8012248:	2b00      	cmp	r3, #0
 801224a:	db04      	blt.n	8012256 <_dtoa_r+0xa76>
 801224c:	9906      	ldr	r1, [sp, #24]
 801224e:	430b      	orrs	r3, r1
 8012250:	9904      	ldr	r1, [sp, #16]
 8012252:	430b      	orrs	r3, r1
 8012254:	d122      	bne.n	801229c <_dtoa_r+0xabc>
 8012256:	2a00      	cmp	r2, #0
 8012258:	ddee      	ble.n	8012238 <_dtoa_r+0xa58>
 801225a:	ee18 1a10 	vmov	r1, s16
 801225e:	2201      	movs	r2, #1
 8012260:	4620      	mov	r0, r4
 8012262:	f000 fced 	bl	8012c40 <__lshift>
 8012266:	4631      	mov	r1, r6
 8012268:	ee08 0a10 	vmov	s16, r0
 801226c:	f000 fd58 	bl	8012d20 <__mcmp>
 8012270:	2800      	cmp	r0, #0
 8012272:	dc03      	bgt.n	801227c <_dtoa_r+0xa9c>
 8012274:	d1e0      	bne.n	8012238 <_dtoa_r+0xa58>
 8012276:	f01a 0f01 	tst.w	sl, #1
 801227a:	d0dd      	beq.n	8012238 <_dtoa_r+0xa58>
 801227c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012280:	d1d7      	bne.n	8012232 <_dtoa_r+0xa52>
 8012282:	2339      	movs	r3, #57	; 0x39
 8012284:	f88b 3000 	strb.w	r3, [fp]
 8012288:	462b      	mov	r3, r5
 801228a:	461d      	mov	r5, r3
 801228c:	3b01      	subs	r3, #1
 801228e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012292:	2a39      	cmp	r2, #57	; 0x39
 8012294:	d071      	beq.n	801237a <_dtoa_r+0xb9a>
 8012296:	3201      	adds	r2, #1
 8012298:	701a      	strb	r2, [r3, #0]
 801229a:	e746      	b.n	801212a <_dtoa_r+0x94a>
 801229c:	2a00      	cmp	r2, #0
 801229e:	dd07      	ble.n	80122b0 <_dtoa_r+0xad0>
 80122a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80122a4:	d0ed      	beq.n	8012282 <_dtoa_r+0xaa2>
 80122a6:	f10a 0301 	add.w	r3, sl, #1
 80122aa:	f88b 3000 	strb.w	r3, [fp]
 80122ae:	e73c      	b.n	801212a <_dtoa_r+0x94a>
 80122b0:	9b05      	ldr	r3, [sp, #20]
 80122b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80122b6:	4599      	cmp	r9, r3
 80122b8:	d047      	beq.n	801234a <_dtoa_r+0xb6a>
 80122ba:	ee18 1a10 	vmov	r1, s16
 80122be:	2300      	movs	r3, #0
 80122c0:	220a      	movs	r2, #10
 80122c2:	4620      	mov	r0, r4
 80122c4:	f000 fb0c 	bl	80128e0 <__multadd>
 80122c8:	45b8      	cmp	r8, r7
 80122ca:	ee08 0a10 	vmov	s16, r0
 80122ce:	f04f 0300 	mov.w	r3, #0
 80122d2:	f04f 020a 	mov.w	r2, #10
 80122d6:	4641      	mov	r1, r8
 80122d8:	4620      	mov	r0, r4
 80122da:	d106      	bne.n	80122ea <_dtoa_r+0xb0a>
 80122dc:	f000 fb00 	bl	80128e0 <__multadd>
 80122e0:	4680      	mov	r8, r0
 80122e2:	4607      	mov	r7, r0
 80122e4:	f109 0901 	add.w	r9, r9, #1
 80122e8:	e772      	b.n	80121d0 <_dtoa_r+0x9f0>
 80122ea:	f000 faf9 	bl	80128e0 <__multadd>
 80122ee:	4639      	mov	r1, r7
 80122f0:	4680      	mov	r8, r0
 80122f2:	2300      	movs	r3, #0
 80122f4:	220a      	movs	r2, #10
 80122f6:	4620      	mov	r0, r4
 80122f8:	f000 faf2 	bl	80128e0 <__multadd>
 80122fc:	4607      	mov	r7, r0
 80122fe:	e7f1      	b.n	80122e4 <_dtoa_r+0xb04>
 8012300:	9b03      	ldr	r3, [sp, #12]
 8012302:	9302      	str	r3, [sp, #8]
 8012304:	9d01      	ldr	r5, [sp, #4]
 8012306:	ee18 0a10 	vmov	r0, s16
 801230a:	4631      	mov	r1, r6
 801230c:	f7ff f9dc 	bl	80116c8 <quorem>
 8012310:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012314:	9b01      	ldr	r3, [sp, #4]
 8012316:	f805 ab01 	strb.w	sl, [r5], #1
 801231a:	1aea      	subs	r2, r5, r3
 801231c:	9b02      	ldr	r3, [sp, #8]
 801231e:	4293      	cmp	r3, r2
 8012320:	dd09      	ble.n	8012336 <_dtoa_r+0xb56>
 8012322:	ee18 1a10 	vmov	r1, s16
 8012326:	2300      	movs	r3, #0
 8012328:	220a      	movs	r2, #10
 801232a:	4620      	mov	r0, r4
 801232c:	f000 fad8 	bl	80128e0 <__multadd>
 8012330:	ee08 0a10 	vmov	s16, r0
 8012334:	e7e7      	b.n	8012306 <_dtoa_r+0xb26>
 8012336:	9b02      	ldr	r3, [sp, #8]
 8012338:	2b00      	cmp	r3, #0
 801233a:	bfc8      	it	gt
 801233c:	461d      	movgt	r5, r3
 801233e:	9b01      	ldr	r3, [sp, #4]
 8012340:	bfd8      	it	le
 8012342:	2501      	movle	r5, #1
 8012344:	441d      	add	r5, r3
 8012346:	f04f 0800 	mov.w	r8, #0
 801234a:	ee18 1a10 	vmov	r1, s16
 801234e:	2201      	movs	r2, #1
 8012350:	4620      	mov	r0, r4
 8012352:	f000 fc75 	bl	8012c40 <__lshift>
 8012356:	4631      	mov	r1, r6
 8012358:	ee08 0a10 	vmov	s16, r0
 801235c:	f000 fce0 	bl	8012d20 <__mcmp>
 8012360:	2800      	cmp	r0, #0
 8012362:	dc91      	bgt.n	8012288 <_dtoa_r+0xaa8>
 8012364:	d102      	bne.n	801236c <_dtoa_r+0xb8c>
 8012366:	f01a 0f01 	tst.w	sl, #1
 801236a:	d18d      	bne.n	8012288 <_dtoa_r+0xaa8>
 801236c:	462b      	mov	r3, r5
 801236e:	461d      	mov	r5, r3
 8012370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012374:	2a30      	cmp	r2, #48	; 0x30
 8012376:	d0fa      	beq.n	801236e <_dtoa_r+0xb8e>
 8012378:	e6d7      	b.n	801212a <_dtoa_r+0x94a>
 801237a:	9a01      	ldr	r2, [sp, #4]
 801237c:	429a      	cmp	r2, r3
 801237e:	d184      	bne.n	801228a <_dtoa_r+0xaaa>
 8012380:	9b00      	ldr	r3, [sp, #0]
 8012382:	3301      	adds	r3, #1
 8012384:	9300      	str	r3, [sp, #0]
 8012386:	2331      	movs	r3, #49	; 0x31
 8012388:	7013      	strb	r3, [r2, #0]
 801238a:	e6ce      	b.n	801212a <_dtoa_r+0x94a>
 801238c:	4b09      	ldr	r3, [pc, #36]	; (80123b4 <_dtoa_r+0xbd4>)
 801238e:	f7ff ba95 	b.w	80118bc <_dtoa_r+0xdc>
 8012392:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012394:	2b00      	cmp	r3, #0
 8012396:	f47f aa6e 	bne.w	8011876 <_dtoa_r+0x96>
 801239a:	4b07      	ldr	r3, [pc, #28]	; (80123b8 <_dtoa_r+0xbd8>)
 801239c:	f7ff ba8e 	b.w	80118bc <_dtoa_r+0xdc>
 80123a0:	9b02      	ldr	r3, [sp, #8]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	dcae      	bgt.n	8012304 <_dtoa_r+0xb24>
 80123a6:	9b06      	ldr	r3, [sp, #24]
 80123a8:	2b02      	cmp	r3, #2
 80123aa:	f73f aea8 	bgt.w	80120fe <_dtoa_r+0x91e>
 80123ae:	e7a9      	b.n	8012304 <_dtoa_r+0xb24>
 80123b0:	08014228 	.word	0x08014228
 80123b4:	08014084 	.word	0x08014084
 80123b8:	080141a9 	.word	0x080141a9

080123bc <__sflush_r>:
 80123bc:	898a      	ldrh	r2, [r1, #12]
 80123be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123c2:	4605      	mov	r5, r0
 80123c4:	0710      	lsls	r0, r2, #28
 80123c6:	460c      	mov	r4, r1
 80123c8:	d458      	bmi.n	801247c <__sflush_r+0xc0>
 80123ca:	684b      	ldr	r3, [r1, #4]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	dc05      	bgt.n	80123dc <__sflush_r+0x20>
 80123d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	dc02      	bgt.n	80123dc <__sflush_r+0x20>
 80123d6:	2000      	movs	r0, #0
 80123d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80123de:	2e00      	cmp	r6, #0
 80123e0:	d0f9      	beq.n	80123d6 <__sflush_r+0x1a>
 80123e2:	2300      	movs	r3, #0
 80123e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80123e8:	682f      	ldr	r7, [r5, #0]
 80123ea:	602b      	str	r3, [r5, #0]
 80123ec:	d032      	beq.n	8012454 <__sflush_r+0x98>
 80123ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80123f0:	89a3      	ldrh	r3, [r4, #12]
 80123f2:	075a      	lsls	r2, r3, #29
 80123f4:	d505      	bpl.n	8012402 <__sflush_r+0x46>
 80123f6:	6863      	ldr	r3, [r4, #4]
 80123f8:	1ac0      	subs	r0, r0, r3
 80123fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80123fc:	b10b      	cbz	r3, 8012402 <__sflush_r+0x46>
 80123fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012400:	1ac0      	subs	r0, r0, r3
 8012402:	2300      	movs	r3, #0
 8012404:	4602      	mov	r2, r0
 8012406:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012408:	6a21      	ldr	r1, [r4, #32]
 801240a:	4628      	mov	r0, r5
 801240c:	47b0      	blx	r6
 801240e:	1c43      	adds	r3, r0, #1
 8012410:	89a3      	ldrh	r3, [r4, #12]
 8012412:	d106      	bne.n	8012422 <__sflush_r+0x66>
 8012414:	6829      	ldr	r1, [r5, #0]
 8012416:	291d      	cmp	r1, #29
 8012418:	d82c      	bhi.n	8012474 <__sflush_r+0xb8>
 801241a:	4a2a      	ldr	r2, [pc, #168]	; (80124c4 <__sflush_r+0x108>)
 801241c:	40ca      	lsrs	r2, r1
 801241e:	07d6      	lsls	r6, r2, #31
 8012420:	d528      	bpl.n	8012474 <__sflush_r+0xb8>
 8012422:	2200      	movs	r2, #0
 8012424:	6062      	str	r2, [r4, #4]
 8012426:	04d9      	lsls	r1, r3, #19
 8012428:	6922      	ldr	r2, [r4, #16]
 801242a:	6022      	str	r2, [r4, #0]
 801242c:	d504      	bpl.n	8012438 <__sflush_r+0x7c>
 801242e:	1c42      	adds	r2, r0, #1
 8012430:	d101      	bne.n	8012436 <__sflush_r+0x7a>
 8012432:	682b      	ldr	r3, [r5, #0]
 8012434:	b903      	cbnz	r3, 8012438 <__sflush_r+0x7c>
 8012436:	6560      	str	r0, [r4, #84]	; 0x54
 8012438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801243a:	602f      	str	r7, [r5, #0]
 801243c:	2900      	cmp	r1, #0
 801243e:	d0ca      	beq.n	80123d6 <__sflush_r+0x1a>
 8012440:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012444:	4299      	cmp	r1, r3
 8012446:	d002      	beq.n	801244e <__sflush_r+0x92>
 8012448:	4628      	mov	r0, r5
 801244a:	f7fe f98f 	bl	801076c <_free_r>
 801244e:	2000      	movs	r0, #0
 8012450:	6360      	str	r0, [r4, #52]	; 0x34
 8012452:	e7c1      	b.n	80123d8 <__sflush_r+0x1c>
 8012454:	6a21      	ldr	r1, [r4, #32]
 8012456:	2301      	movs	r3, #1
 8012458:	4628      	mov	r0, r5
 801245a:	47b0      	blx	r6
 801245c:	1c41      	adds	r1, r0, #1
 801245e:	d1c7      	bne.n	80123f0 <__sflush_r+0x34>
 8012460:	682b      	ldr	r3, [r5, #0]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d0c4      	beq.n	80123f0 <__sflush_r+0x34>
 8012466:	2b1d      	cmp	r3, #29
 8012468:	d001      	beq.n	801246e <__sflush_r+0xb2>
 801246a:	2b16      	cmp	r3, #22
 801246c:	d101      	bne.n	8012472 <__sflush_r+0xb6>
 801246e:	602f      	str	r7, [r5, #0]
 8012470:	e7b1      	b.n	80123d6 <__sflush_r+0x1a>
 8012472:	89a3      	ldrh	r3, [r4, #12]
 8012474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012478:	81a3      	strh	r3, [r4, #12]
 801247a:	e7ad      	b.n	80123d8 <__sflush_r+0x1c>
 801247c:	690f      	ldr	r7, [r1, #16]
 801247e:	2f00      	cmp	r7, #0
 8012480:	d0a9      	beq.n	80123d6 <__sflush_r+0x1a>
 8012482:	0793      	lsls	r3, r2, #30
 8012484:	680e      	ldr	r6, [r1, #0]
 8012486:	bf08      	it	eq
 8012488:	694b      	ldreq	r3, [r1, #20]
 801248a:	600f      	str	r7, [r1, #0]
 801248c:	bf18      	it	ne
 801248e:	2300      	movne	r3, #0
 8012490:	eba6 0807 	sub.w	r8, r6, r7
 8012494:	608b      	str	r3, [r1, #8]
 8012496:	f1b8 0f00 	cmp.w	r8, #0
 801249a:	dd9c      	ble.n	80123d6 <__sflush_r+0x1a>
 801249c:	6a21      	ldr	r1, [r4, #32]
 801249e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80124a0:	4643      	mov	r3, r8
 80124a2:	463a      	mov	r2, r7
 80124a4:	4628      	mov	r0, r5
 80124a6:	47b0      	blx	r6
 80124a8:	2800      	cmp	r0, #0
 80124aa:	dc06      	bgt.n	80124ba <__sflush_r+0xfe>
 80124ac:	89a3      	ldrh	r3, [r4, #12]
 80124ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124b2:	81a3      	strh	r3, [r4, #12]
 80124b4:	f04f 30ff 	mov.w	r0, #4294967295
 80124b8:	e78e      	b.n	80123d8 <__sflush_r+0x1c>
 80124ba:	4407      	add	r7, r0
 80124bc:	eba8 0800 	sub.w	r8, r8, r0
 80124c0:	e7e9      	b.n	8012496 <__sflush_r+0xda>
 80124c2:	bf00      	nop
 80124c4:	20400001 	.word	0x20400001

080124c8 <_fflush_r>:
 80124c8:	b538      	push	{r3, r4, r5, lr}
 80124ca:	690b      	ldr	r3, [r1, #16]
 80124cc:	4605      	mov	r5, r0
 80124ce:	460c      	mov	r4, r1
 80124d0:	b913      	cbnz	r3, 80124d8 <_fflush_r+0x10>
 80124d2:	2500      	movs	r5, #0
 80124d4:	4628      	mov	r0, r5
 80124d6:	bd38      	pop	{r3, r4, r5, pc}
 80124d8:	b118      	cbz	r0, 80124e2 <_fflush_r+0x1a>
 80124da:	6983      	ldr	r3, [r0, #24]
 80124dc:	b90b      	cbnz	r3, 80124e2 <_fflush_r+0x1a>
 80124de:	f000 f887 	bl	80125f0 <__sinit>
 80124e2:	4b14      	ldr	r3, [pc, #80]	; (8012534 <_fflush_r+0x6c>)
 80124e4:	429c      	cmp	r4, r3
 80124e6:	d11b      	bne.n	8012520 <_fflush_r+0x58>
 80124e8:	686c      	ldr	r4, [r5, #4]
 80124ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d0ef      	beq.n	80124d2 <_fflush_r+0xa>
 80124f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80124f4:	07d0      	lsls	r0, r2, #31
 80124f6:	d404      	bmi.n	8012502 <_fflush_r+0x3a>
 80124f8:	0599      	lsls	r1, r3, #22
 80124fa:	d402      	bmi.n	8012502 <_fflush_r+0x3a>
 80124fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80124fe:	f000 f91a 	bl	8012736 <__retarget_lock_acquire_recursive>
 8012502:	4628      	mov	r0, r5
 8012504:	4621      	mov	r1, r4
 8012506:	f7ff ff59 	bl	80123bc <__sflush_r>
 801250a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801250c:	07da      	lsls	r2, r3, #31
 801250e:	4605      	mov	r5, r0
 8012510:	d4e0      	bmi.n	80124d4 <_fflush_r+0xc>
 8012512:	89a3      	ldrh	r3, [r4, #12]
 8012514:	059b      	lsls	r3, r3, #22
 8012516:	d4dd      	bmi.n	80124d4 <_fflush_r+0xc>
 8012518:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801251a:	f000 f90d 	bl	8012738 <__retarget_lock_release_recursive>
 801251e:	e7d9      	b.n	80124d4 <_fflush_r+0xc>
 8012520:	4b05      	ldr	r3, [pc, #20]	; (8012538 <_fflush_r+0x70>)
 8012522:	429c      	cmp	r4, r3
 8012524:	d101      	bne.n	801252a <_fflush_r+0x62>
 8012526:	68ac      	ldr	r4, [r5, #8]
 8012528:	e7df      	b.n	80124ea <_fflush_r+0x22>
 801252a:	4b04      	ldr	r3, [pc, #16]	; (801253c <_fflush_r+0x74>)
 801252c:	429c      	cmp	r4, r3
 801252e:	bf08      	it	eq
 8012530:	68ec      	ldreq	r4, [r5, #12]
 8012532:	e7da      	b.n	80124ea <_fflush_r+0x22>
 8012534:	0801425c 	.word	0x0801425c
 8012538:	0801427c 	.word	0x0801427c
 801253c:	0801423c 	.word	0x0801423c

08012540 <std>:
 8012540:	2300      	movs	r3, #0
 8012542:	b510      	push	{r4, lr}
 8012544:	4604      	mov	r4, r0
 8012546:	e9c0 3300 	strd	r3, r3, [r0]
 801254a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801254e:	6083      	str	r3, [r0, #8]
 8012550:	8181      	strh	r1, [r0, #12]
 8012552:	6643      	str	r3, [r0, #100]	; 0x64
 8012554:	81c2      	strh	r2, [r0, #14]
 8012556:	6183      	str	r3, [r0, #24]
 8012558:	4619      	mov	r1, r3
 801255a:	2208      	movs	r2, #8
 801255c:	305c      	adds	r0, #92	; 0x5c
 801255e:	f7fe f8fd 	bl	801075c <memset>
 8012562:	4b05      	ldr	r3, [pc, #20]	; (8012578 <std+0x38>)
 8012564:	6263      	str	r3, [r4, #36]	; 0x24
 8012566:	4b05      	ldr	r3, [pc, #20]	; (801257c <std+0x3c>)
 8012568:	62a3      	str	r3, [r4, #40]	; 0x28
 801256a:	4b05      	ldr	r3, [pc, #20]	; (8012580 <std+0x40>)
 801256c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801256e:	4b05      	ldr	r3, [pc, #20]	; (8012584 <std+0x44>)
 8012570:	6224      	str	r4, [r4, #32]
 8012572:	6323      	str	r3, [r4, #48]	; 0x30
 8012574:	bd10      	pop	{r4, pc}
 8012576:	bf00      	nop
 8012578:	080134bd 	.word	0x080134bd
 801257c:	080134df 	.word	0x080134df
 8012580:	08013517 	.word	0x08013517
 8012584:	0801353b 	.word	0x0801353b

08012588 <_cleanup_r>:
 8012588:	4901      	ldr	r1, [pc, #4]	; (8012590 <_cleanup_r+0x8>)
 801258a:	f000 b8af 	b.w	80126ec <_fwalk_reent>
 801258e:	bf00      	nop
 8012590:	080124c9 	.word	0x080124c9

08012594 <__sfmoreglue>:
 8012594:	b570      	push	{r4, r5, r6, lr}
 8012596:	2268      	movs	r2, #104	; 0x68
 8012598:	1e4d      	subs	r5, r1, #1
 801259a:	4355      	muls	r5, r2
 801259c:	460e      	mov	r6, r1
 801259e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80125a2:	f7fe f94f 	bl	8010844 <_malloc_r>
 80125a6:	4604      	mov	r4, r0
 80125a8:	b140      	cbz	r0, 80125bc <__sfmoreglue+0x28>
 80125aa:	2100      	movs	r1, #0
 80125ac:	e9c0 1600 	strd	r1, r6, [r0]
 80125b0:	300c      	adds	r0, #12
 80125b2:	60a0      	str	r0, [r4, #8]
 80125b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80125b8:	f7fe f8d0 	bl	801075c <memset>
 80125bc:	4620      	mov	r0, r4
 80125be:	bd70      	pop	{r4, r5, r6, pc}

080125c0 <__sfp_lock_acquire>:
 80125c0:	4801      	ldr	r0, [pc, #4]	; (80125c8 <__sfp_lock_acquire+0x8>)
 80125c2:	f000 b8b8 	b.w	8012736 <__retarget_lock_acquire_recursive>
 80125c6:	bf00      	nop
 80125c8:	2000350d 	.word	0x2000350d

080125cc <__sfp_lock_release>:
 80125cc:	4801      	ldr	r0, [pc, #4]	; (80125d4 <__sfp_lock_release+0x8>)
 80125ce:	f000 b8b3 	b.w	8012738 <__retarget_lock_release_recursive>
 80125d2:	bf00      	nop
 80125d4:	2000350d 	.word	0x2000350d

080125d8 <__sinit_lock_acquire>:
 80125d8:	4801      	ldr	r0, [pc, #4]	; (80125e0 <__sinit_lock_acquire+0x8>)
 80125da:	f000 b8ac 	b.w	8012736 <__retarget_lock_acquire_recursive>
 80125de:	bf00      	nop
 80125e0:	2000350e 	.word	0x2000350e

080125e4 <__sinit_lock_release>:
 80125e4:	4801      	ldr	r0, [pc, #4]	; (80125ec <__sinit_lock_release+0x8>)
 80125e6:	f000 b8a7 	b.w	8012738 <__retarget_lock_release_recursive>
 80125ea:	bf00      	nop
 80125ec:	2000350e 	.word	0x2000350e

080125f0 <__sinit>:
 80125f0:	b510      	push	{r4, lr}
 80125f2:	4604      	mov	r4, r0
 80125f4:	f7ff fff0 	bl	80125d8 <__sinit_lock_acquire>
 80125f8:	69a3      	ldr	r3, [r4, #24]
 80125fa:	b11b      	cbz	r3, 8012604 <__sinit+0x14>
 80125fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012600:	f7ff bff0 	b.w	80125e4 <__sinit_lock_release>
 8012604:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012608:	6523      	str	r3, [r4, #80]	; 0x50
 801260a:	4b13      	ldr	r3, [pc, #76]	; (8012658 <__sinit+0x68>)
 801260c:	4a13      	ldr	r2, [pc, #76]	; (801265c <__sinit+0x6c>)
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	62a2      	str	r2, [r4, #40]	; 0x28
 8012612:	42a3      	cmp	r3, r4
 8012614:	bf04      	itt	eq
 8012616:	2301      	moveq	r3, #1
 8012618:	61a3      	streq	r3, [r4, #24]
 801261a:	4620      	mov	r0, r4
 801261c:	f000 f820 	bl	8012660 <__sfp>
 8012620:	6060      	str	r0, [r4, #4]
 8012622:	4620      	mov	r0, r4
 8012624:	f000 f81c 	bl	8012660 <__sfp>
 8012628:	60a0      	str	r0, [r4, #8]
 801262a:	4620      	mov	r0, r4
 801262c:	f000 f818 	bl	8012660 <__sfp>
 8012630:	2200      	movs	r2, #0
 8012632:	60e0      	str	r0, [r4, #12]
 8012634:	2104      	movs	r1, #4
 8012636:	6860      	ldr	r0, [r4, #4]
 8012638:	f7ff ff82 	bl	8012540 <std>
 801263c:	68a0      	ldr	r0, [r4, #8]
 801263e:	2201      	movs	r2, #1
 8012640:	2109      	movs	r1, #9
 8012642:	f7ff ff7d 	bl	8012540 <std>
 8012646:	68e0      	ldr	r0, [r4, #12]
 8012648:	2202      	movs	r2, #2
 801264a:	2112      	movs	r1, #18
 801264c:	f7ff ff78 	bl	8012540 <std>
 8012650:	2301      	movs	r3, #1
 8012652:	61a3      	str	r3, [r4, #24]
 8012654:	e7d2      	b.n	80125fc <__sinit+0xc>
 8012656:	bf00      	nop
 8012658:	08014070 	.word	0x08014070
 801265c:	08012589 	.word	0x08012589

08012660 <__sfp>:
 8012660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012662:	4607      	mov	r7, r0
 8012664:	f7ff ffac 	bl	80125c0 <__sfp_lock_acquire>
 8012668:	4b1e      	ldr	r3, [pc, #120]	; (80126e4 <__sfp+0x84>)
 801266a:	681e      	ldr	r6, [r3, #0]
 801266c:	69b3      	ldr	r3, [r6, #24]
 801266e:	b913      	cbnz	r3, 8012676 <__sfp+0x16>
 8012670:	4630      	mov	r0, r6
 8012672:	f7ff ffbd 	bl	80125f0 <__sinit>
 8012676:	3648      	adds	r6, #72	; 0x48
 8012678:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801267c:	3b01      	subs	r3, #1
 801267e:	d503      	bpl.n	8012688 <__sfp+0x28>
 8012680:	6833      	ldr	r3, [r6, #0]
 8012682:	b30b      	cbz	r3, 80126c8 <__sfp+0x68>
 8012684:	6836      	ldr	r6, [r6, #0]
 8012686:	e7f7      	b.n	8012678 <__sfp+0x18>
 8012688:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801268c:	b9d5      	cbnz	r5, 80126c4 <__sfp+0x64>
 801268e:	4b16      	ldr	r3, [pc, #88]	; (80126e8 <__sfp+0x88>)
 8012690:	60e3      	str	r3, [r4, #12]
 8012692:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012696:	6665      	str	r5, [r4, #100]	; 0x64
 8012698:	f000 f84c 	bl	8012734 <__retarget_lock_init_recursive>
 801269c:	f7ff ff96 	bl	80125cc <__sfp_lock_release>
 80126a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80126a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80126a8:	6025      	str	r5, [r4, #0]
 80126aa:	61a5      	str	r5, [r4, #24]
 80126ac:	2208      	movs	r2, #8
 80126ae:	4629      	mov	r1, r5
 80126b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80126b4:	f7fe f852 	bl	801075c <memset>
 80126b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80126bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80126c0:	4620      	mov	r0, r4
 80126c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126c4:	3468      	adds	r4, #104	; 0x68
 80126c6:	e7d9      	b.n	801267c <__sfp+0x1c>
 80126c8:	2104      	movs	r1, #4
 80126ca:	4638      	mov	r0, r7
 80126cc:	f7ff ff62 	bl	8012594 <__sfmoreglue>
 80126d0:	4604      	mov	r4, r0
 80126d2:	6030      	str	r0, [r6, #0]
 80126d4:	2800      	cmp	r0, #0
 80126d6:	d1d5      	bne.n	8012684 <__sfp+0x24>
 80126d8:	f7ff ff78 	bl	80125cc <__sfp_lock_release>
 80126dc:	230c      	movs	r3, #12
 80126de:	603b      	str	r3, [r7, #0]
 80126e0:	e7ee      	b.n	80126c0 <__sfp+0x60>
 80126e2:	bf00      	nop
 80126e4:	08014070 	.word	0x08014070
 80126e8:	ffff0001 	.word	0xffff0001

080126ec <_fwalk_reent>:
 80126ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126f0:	4606      	mov	r6, r0
 80126f2:	4688      	mov	r8, r1
 80126f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80126f8:	2700      	movs	r7, #0
 80126fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80126fe:	f1b9 0901 	subs.w	r9, r9, #1
 8012702:	d505      	bpl.n	8012710 <_fwalk_reent+0x24>
 8012704:	6824      	ldr	r4, [r4, #0]
 8012706:	2c00      	cmp	r4, #0
 8012708:	d1f7      	bne.n	80126fa <_fwalk_reent+0xe>
 801270a:	4638      	mov	r0, r7
 801270c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012710:	89ab      	ldrh	r3, [r5, #12]
 8012712:	2b01      	cmp	r3, #1
 8012714:	d907      	bls.n	8012726 <_fwalk_reent+0x3a>
 8012716:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801271a:	3301      	adds	r3, #1
 801271c:	d003      	beq.n	8012726 <_fwalk_reent+0x3a>
 801271e:	4629      	mov	r1, r5
 8012720:	4630      	mov	r0, r6
 8012722:	47c0      	blx	r8
 8012724:	4307      	orrs	r7, r0
 8012726:	3568      	adds	r5, #104	; 0x68
 8012728:	e7e9      	b.n	80126fe <_fwalk_reent+0x12>
	...

0801272c <_localeconv_r>:
 801272c:	4800      	ldr	r0, [pc, #0]	; (8012730 <_localeconv_r+0x4>)
 801272e:	4770      	bx	lr
 8012730:	200001a0 	.word	0x200001a0

08012734 <__retarget_lock_init_recursive>:
 8012734:	4770      	bx	lr

08012736 <__retarget_lock_acquire_recursive>:
 8012736:	4770      	bx	lr

08012738 <__retarget_lock_release_recursive>:
 8012738:	4770      	bx	lr

0801273a <__swhatbuf_r>:
 801273a:	b570      	push	{r4, r5, r6, lr}
 801273c:	460e      	mov	r6, r1
 801273e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012742:	2900      	cmp	r1, #0
 8012744:	b096      	sub	sp, #88	; 0x58
 8012746:	4614      	mov	r4, r2
 8012748:	461d      	mov	r5, r3
 801274a:	da08      	bge.n	801275e <__swhatbuf_r+0x24>
 801274c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012750:	2200      	movs	r2, #0
 8012752:	602a      	str	r2, [r5, #0]
 8012754:	061a      	lsls	r2, r3, #24
 8012756:	d410      	bmi.n	801277a <__swhatbuf_r+0x40>
 8012758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801275c:	e00e      	b.n	801277c <__swhatbuf_r+0x42>
 801275e:	466a      	mov	r2, sp
 8012760:	f000 ff42 	bl	80135e8 <_fstat_r>
 8012764:	2800      	cmp	r0, #0
 8012766:	dbf1      	blt.n	801274c <__swhatbuf_r+0x12>
 8012768:	9a01      	ldr	r2, [sp, #4]
 801276a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801276e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012772:	425a      	negs	r2, r3
 8012774:	415a      	adcs	r2, r3
 8012776:	602a      	str	r2, [r5, #0]
 8012778:	e7ee      	b.n	8012758 <__swhatbuf_r+0x1e>
 801277a:	2340      	movs	r3, #64	; 0x40
 801277c:	2000      	movs	r0, #0
 801277e:	6023      	str	r3, [r4, #0]
 8012780:	b016      	add	sp, #88	; 0x58
 8012782:	bd70      	pop	{r4, r5, r6, pc}

08012784 <__smakebuf_r>:
 8012784:	898b      	ldrh	r3, [r1, #12]
 8012786:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012788:	079d      	lsls	r5, r3, #30
 801278a:	4606      	mov	r6, r0
 801278c:	460c      	mov	r4, r1
 801278e:	d507      	bpl.n	80127a0 <__smakebuf_r+0x1c>
 8012790:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012794:	6023      	str	r3, [r4, #0]
 8012796:	6123      	str	r3, [r4, #16]
 8012798:	2301      	movs	r3, #1
 801279a:	6163      	str	r3, [r4, #20]
 801279c:	b002      	add	sp, #8
 801279e:	bd70      	pop	{r4, r5, r6, pc}
 80127a0:	ab01      	add	r3, sp, #4
 80127a2:	466a      	mov	r2, sp
 80127a4:	f7ff ffc9 	bl	801273a <__swhatbuf_r>
 80127a8:	9900      	ldr	r1, [sp, #0]
 80127aa:	4605      	mov	r5, r0
 80127ac:	4630      	mov	r0, r6
 80127ae:	f7fe f849 	bl	8010844 <_malloc_r>
 80127b2:	b948      	cbnz	r0, 80127c8 <__smakebuf_r+0x44>
 80127b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127b8:	059a      	lsls	r2, r3, #22
 80127ba:	d4ef      	bmi.n	801279c <__smakebuf_r+0x18>
 80127bc:	f023 0303 	bic.w	r3, r3, #3
 80127c0:	f043 0302 	orr.w	r3, r3, #2
 80127c4:	81a3      	strh	r3, [r4, #12]
 80127c6:	e7e3      	b.n	8012790 <__smakebuf_r+0xc>
 80127c8:	4b0d      	ldr	r3, [pc, #52]	; (8012800 <__smakebuf_r+0x7c>)
 80127ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80127cc:	89a3      	ldrh	r3, [r4, #12]
 80127ce:	6020      	str	r0, [r4, #0]
 80127d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80127d4:	81a3      	strh	r3, [r4, #12]
 80127d6:	9b00      	ldr	r3, [sp, #0]
 80127d8:	6163      	str	r3, [r4, #20]
 80127da:	9b01      	ldr	r3, [sp, #4]
 80127dc:	6120      	str	r0, [r4, #16]
 80127de:	b15b      	cbz	r3, 80127f8 <__smakebuf_r+0x74>
 80127e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80127e4:	4630      	mov	r0, r6
 80127e6:	f000 ff11 	bl	801360c <_isatty_r>
 80127ea:	b128      	cbz	r0, 80127f8 <__smakebuf_r+0x74>
 80127ec:	89a3      	ldrh	r3, [r4, #12]
 80127ee:	f023 0303 	bic.w	r3, r3, #3
 80127f2:	f043 0301 	orr.w	r3, r3, #1
 80127f6:	81a3      	strh	r3, [r4, #12]
 80127f8:	89a0      	ldrh	r0, [r4, #12]
 80127fa:	4305      	orrs	r5, r0
 80127fc:	81a5      	strh	r5, [r4, #12]
 80127fe:	e7cd      	b.n	801279c <__smakebuf_r+0x18>
 8012800:	08012589 	.word	0x08012589

08012804 <__malloc_lock>:
 8012804:	4801      	ldr	r0, [pc, #4]	; (801280c <__malloc_lock+0x8>)
 8012806:	f7ff bf96 	b.w	8012736 <__retarget_lock_acquire_recursive>
 801280a:	bf00      	nop
 801280c:	2000350c 	.word	0x2000350c

08012810 <__malloc_unlock>:
 8012810:	4801      	ldr	r0, [pc, #4]	; (8012818 <__malloc_unlock+0x8>)
 8012812:	f7ff bf91 	b.w	8012738 <__retarget_lock_release_recursive>
 8012816:	bf00      	nop
 8012818:	2000350c 	.word	0x2000350c

0801281c <_Balloc>:
 801281c:	b570      	push	{r4, r5, r6, lr}
 801281e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012820:	4604      	mov	r4, r0
 8012822:	460d      	mov	r5, r1
 8012824:	b976      	cbnz	r6, 8012844 <_Balloc+0x28>
 8012826:	2010      	movs	r0, #16
 8012828:	f7fd ff7a 	bl	8010720 <malloc>
 801282c:	4602      	mov	r2, r0
 801282e:	6260      	str	r0, [r4, #36]	; 0x24
 8012830:	b920      	cbnz	r0, 801283c <_Balloc+0x20>
 8012832:	4b18      	ldr	r3, [pc, #96]	; (8012894 <_Balloc+0x78>)
 8012834:	4818      	ldr	r0, [pc, #96]	; (8012898 <_Balloc+0x7c>)
 8012836:	2166      	movs	r1, #102	; 0x66
 8012838:	f000 fe96 	bl	8013568 <__assert_func>
 801283c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012840:	6006      	str	r6, [r0, #0]
 8012842:	60c6      	str	r6, [r0, #12]
 8012844:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012846:	68f3      	ldr	r3, [r6, #12]
 8012848:	b183      	cbz	r3, 801286c <_Balloc+0x50>
 801284a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801284c:	68db      	ldr	r3, [r3, #12]
 801284e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012852:	b9b8      	cbnz	r0, 8012884 <_Balloc+0x68>
 8012854:	2101      	movs	r1, #1
 8012856:	fa01 f605 	lsl.w	r6, r1, r5
 801285a:	1d72      	adds	r2, r6, #5
 801285c:	0092      	lsls	r2, r2, #2
 801285e:	4620      	mov	r0, r4
 8012860:	f000 fb60 	bl	8012f24 <_calloc_r>
 8012864:	b160      	cbz	r0, 8012880 <_Balloc+0x64>
 8012866:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801286a:	e00e      	b.n	801288a <_Balloc+0x6e>
 801286c:	2221      	movs	r2, #33	; 0x21
 801286e:	2104      	movs	r1, #4
 8012870:	4620      	mov	r0, r4
 8012872:	f000 fb57 	bl	8012f24 <_calloc_r>
 8012876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012878:	60f0      	str	r0, [r6, #12]
 801287a:	68db      	ldr	r3, [r3, #12]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d1e4      	bne.n	801284a <_Balloc+0x2e>
 8012880:	2000      	movs	r0, #0
 8012882:	bd70      	pop	{r4, r5, r6, pc}
 8012884:	6802      	ldr	r2, [r0, #0]
 8012886:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801288a:	2300      	movs	r3, #0
 801288c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012890:	e7f7      	b.n	8012882 <_Balloc+0x66>
 8012892:	bf00      	nop
 8012894:	080141b6 	.word	0x080141b6
 8012898:	0801429c 	.word	0x0801429c

0801289c <_Bfree>:
 801289c:	b570      	push	{r4, r5, r6, lr}
 801289e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80128a0:	4605      	mov	r5, r0
 80128a2:	460c      	mov	r4, r1
 80128a4:	b976      	cbnz	r6, 80128c4 <_Bfree+0x28>
 80128a6:	2010      	movs	r0, #16
 80128a8:	f7fd ff3a 	bl	8010720 <malloc>
 80128ac:	4602      	mov	r2, r0
 80128ae:	6268      	str	r0, [r5, #36]	; 0x24
 80128b0:	b920      	cbnz	r0, 80128bc <_Bfree+0x20>
 80128b2:	4b09      	ldr	r3, [pc, #36]	; (80128d8 <_Bfree+0x3c>)
 80128b4:	4809      	ldr	r0, [pc, #36]	; (80128dc <_Bfree+0x40>)
 80128b6:	218a      	movs	r1, #138	; 0x8a
 80128b8:	f000 fe56 	bl	8013568 <__assert_func>
 80128bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80128c0:	6006      	str	r6, [r0, #0]
 80128c2:	60c6      	str	r6, [r0, #12]
 80128c4:	b13c      	cbz	r4, 80128d6 <_Bfree+0x3a>
 80128c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80128c8:	6862      	ldr	r2, [r4, #4]
 80128ca:	68db      	ldr	r3, [r3, #12]
 80128cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80128d0:	6021      	str	r1, [r4, #0]
 80128d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80128d6:	bd70      	pop	{r4, r5, r6, pc}
 80128d8:	080141b6 	.word	0x080141b6
 80128dc:	0801429c 	.word	0x0801429c

080128e0 <__multadd>:
 80128e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128e4:	690d      	ldr	r5, [r1, #16]
 80128e6:	4607      	mov	r7, r0
 80128e8:	460c      	mov	r4, r1
 80128ea:	461e      	mov	r6, r3
 80128ec:	f101 0c14 	add.w	ip, r1, #20
 80128f0:	2000      	movs	r0, #0
 80128f2:	f8dc 3000 	ldr.w	r3, [ip]
 80128f6:	b299      	uxth	r1, r3
 80128f8:	fb02 6101 	mla	r1, r2, r1, r6
 80128fc:	0c1e      	lsrs	r6, r3, #16
 80128fe:	0c0b      	lsrs	r3, r1, #16
 8012900:	fb02 3306 	mla	r3, r2, r6, r3
 8012904:	b289      	uxth	r1, r1
 8012906:	3001      	adds	r0, #1
 8012908:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801290c:	4285      	cmp	r5, r0
 801290e:	f84c 1b04 	str.w	r1, [ip], #4
 8012912:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012916:	dcec      	bgt.n	80128f2 <__multadd+0x12>
 8012918:	b30e      	cbz	r6, 801295e <__multadd+0x7e>
 801291a:	68a3      	ldr	r3, [r4, #8]
 801291c:	42ab      	cmp	r3, r5
 801291e:	dc19      	bgt.n	8012954 <__multadd+0x74>
 8012920:	6861      	ldr	r1, [r4, #4]
 8012922:	4638      	mov	r0, r7
 8012924:	3101      	adds	r1, #1
 8012926:	f7ff ff79 	bl	801281c <_Balloc>
 801292a:	4680      	mov	r8, r0
 801292c:	b928      	cbnz	r0, 801293a <__multadd+0x5a>
 801292e:	4602      	mov	r2, r0
 8012930:	4b0c      	ldr	r3, [pc, #48]	; (8012964 <__multadd+0x84>)
 8012932:	480d      	ldr	r0, [pc, #52]	; (8012968 <__multadd+0x88>)
 8012934:	21b5      	movs	r1, #181	; 0xb5
 8012936:	f000 fe17 	bl	8013568 <__assert_func>
 801293a:	6922      	ldr	r2, [r4, #16]
 801293c:	3202      	adds	r2, #2
 801293e:	f104 010c 	add.w	r1, r4, #12
 8012942:	0092      	lsls	r2, r2, #2
 8012944:	300c      	adds	r0, #12
 8012946:	f7fd fefb 	bl	8010740 <memcpy>
 801294a:	4621      	mov	r1, r4
 801294c:	4638      	mov	r0, r7
 801294e:	f7ff ffa5 	bl	801289c <_Bfree>
 8012952:	4644      	mov	r4, r8
 8012954:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012958:	3501      	adds	r5, #1
 801295a:	615e      	str	r6, [r3, #20]
 801295c:	6125      	str	r5, [r4, #16]
 801295e:	4620      	mov	r0, r4
 8012960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012964:	08014228 	.word	0x08014228
 8012968:	0801429c 	.word	0x0801429c

0801296c <__hi0bits>:
 801296c:	0c03      	lsrs	r3, r0, #16
 801296e:	041b      	lsls	r3, r3, #16
 8012970:	b9d3      	cbnz	r3, 80129a8 <__hi0bits+0x3c>
 8012972:	0400      	lsls	r0, r0, #16
 8012974:	2310      	movs	r3, #16
 8012976:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801297a:	bf04      	itt	eq
 801297c:	0200      	lsleq	r0, r0, #8
 801297e:	3308      	addeq	r3, #8
 8012980:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012984:	bf04      	itt	eq
 8012986:	0100      	lsleq	r0, r0, #4
 8012988:	3304      	addeq	r3, #4
 801298a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801298e:	bf04      	itt	eq
 8012990:	0080      	lsleq	r0, r0, #2
 8012992:	3302      	addeq	r3, #2
 8012994:	2800      	cmp	r0, #0
 8012996:	db05      	blt.n	80129a4 <__hi0bits+0x38>
 8012998:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801299c:	f103 0301 	add.w	r3, r3, #1
 80129a0:	bf08      	it	eq
 80129a2:	2320      	moveq	r3, #32
 80129a4:	4618      	mov	r0, r3
 80129a6:	4770      	bx	lr
 80129a8:	2300      	movs	r3, #0
 80129aa:	e7e4      	b.n	8012976 <__hi0bits+0xa>

080129ac <__lo0bits>:
 80129ac:	6803      	ldr	r3, [r0, #0]
 80129ae:	f013 0207 	ands.w	r2, r3, #7
 80129b2:	4601      	mov	r1, r0
 80129b4:	d00b      	beq.n	80129ce <__lo0bits+0x22>
 80129b6:	07da      	lsls	r2, r3, #31
 80129b8:	d423      	bmi.n	8012a02 <__lo0bits+0x56>
 80129ba:	0798      	lsls	r0, r3, #30
 80129bc:	bf49      	itett	mi
 80129be:	085b      	lsrmi	r3, r3, #1
 80129c0:	089b      	lsrpl	r3, r3, #2
 80129c2:	2001      	movmi	r0, #1
 80129c4:	600b      	strmi	r3, [r1, #0]
 80129c6:	bf5c      	itt	pl
 80129c8:	600b      	strpl	r3, [r1, #0]
 80129ca:	2002      	movpl	r0, #2
 80129cc:	4770      	bx	lr
 80129ce:	b298      	uxth	r0, r3
 80129d0:	b9a8      	cbnz	r0, 80129fe <__lo0bits+0x52>
 80129d2:	0c1b      	lsrs	r3, r3, #16
 80129d4:	2010      	movs	r0, #16
 80129d6:	b2da      	uxtb	r2, r3
 80129d8:	b90a      	cbnz	r2, 80129de <__lo0bits+0x32>
 80129da:	3008      	adds	r0, #8
 80129dc:	0a1b      	lsrs	r3, r3, #8
 80129de:	071a      	lsls	r2, r3, #28
 80129e0:	bf04      	itt	eq
 80129e2:	091b      	lsreq	r3, r3, #4
 80129e4:	3004      	addeq	r0, #4
 80129e6:	079a      	lsls	r2, r3, #30
 80129e8:	bf04      	itt	eq
 80129ea:	089b      	lsreq	r3, r3, #2
 80129ec:	3002      	addeq	r0, #2
 80129ee:	07da      	lsls	r2, r3, #31
 80129f0:	d403      	bmi.n	80129fa <__lo0bits+0x4e>
 80129f2:	085b      	lsrs	r3, r3, #1
 80129f4:	f100 0001 	add.w	r0, r0, #1
 80129f8:	d005      	beq.n	8012a06 <__lo0bits+0x5a>
 80129fa:	600b      	str	r3, [r1, #0]
 80129fc:	4770      	bx	lr
 80129fe:	4610      	mov	r0, r2
 8012a00:	e7e9      	b.n	80129d6 <__lo0bits+0x2a>
 8012a02:	2000      	movs	r0, #0
 8012a04:	4770      	bx	lr
 8012a06:	2020      	movs	r0, #32
 8012a08:	4770      	bx	lr
	...

08012a0c <__i2b>:
 8012a0c:	b510      	push	{r4, lr}
 8012a0e:	460c      	mov	r4, r1
 8012a10:	2101      	movs	r1, #1
 8012a12:	f7ff ff03 	bl	801281c <_Balloc>
 8012a16:	4602      	mov	r2, r0
 8012a18:	b928      	cbnz	r0, 8012a26 <__i2b+0x1a>
 8012a1a:	4b05      	ldr	r3, [pc, #20]	; (8012a30 <__i2b+0x24>)
 8012a1c:	4805      	ldr	r0, [pc, #20]	; (8012a34 <__i2b+0x28>)
 8012a1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012a22:	f000 fda1 	bl	8013568 <__assert_func>
 8012a26:	2301      	movs	r3, #1
 8012a28:	6144      	str	r4, [r0, #20]
 8012a2a:	6103      	str	r3, [r0, #16]
 8012a2c:	bd10      	pop	{r4, pc}
 8012a2e:	bf00      	nop
 8012a30:	08014228 	.word	0x08014228
 8012a34:	0801429c 	.word	0x0801429c

08012a38 <__multiply>:
 8012a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a3c:	4691      	mov	r9, r2
 8012a3e:	690a      	ldr	r2, [r1, #16]
 8012a40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012a44:	429a      	cmp	r2, r3
 8012a46:	bfb8      	it	lt
 8012a48:	460b      	movlt	r3, r1
 8012a4a:	460c      	mov	r4, r1
 8012a4c:	bfbc      	itt	lt
 8012a4e:	464c      	movlt	r4, r9
 8012a50:	4699      	movlt	r9, r3
 8012a52:	6927      	ldr	r7, [r4, #16]
 8012a54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012a58:	68a3      	ldr	r3, [r4, #8]
 8012a5a:	6861      	ldr	r1, [r4, #4]
 8012a5c:	eb07 060a 	add.w	r6, r7, sl
 8012a60:	42b3      	cmp	r3, r6
 8012a62:	b085      	sub	sp, #20
 8012a64:	bfb8      	it	lt
 8012a66:	3101      	addlt	r1, #1
 8012a68:	f7ff fed8 	bl	801281c <_Balloc>
 8012a6c:	b930      	cbnz	r0, 8012a7c <__multiply+0x44>
 8012a6e:	4602      	mov	r2, r0
 8012a70:	4b44      	ldr	r3, [pc, #272]	; (8012b84 <__multiply+0x14c>)
 8012a72:	4845      	ldr	r0, [pc, #276]	; (8012b88 <__multiply+0x150>)
 8012a74:	f240 115d 	movw	r1, #349	; 0x15d
 8012a78:	f000 fd76 	bl	8013568 <__assert_func>
 8012a7c:	f100 0514 	add.w	r5, r0, #20
 8012a80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012a84:	462b      	mov	r3, r5
 8012a86:	2200      	movs	r2, #0
 8012a88:	4543      	cmp	r3, r8
 8012a8a:	d321      	bcc.n	8012ad0 <__multiply+0x98>
 8012a8c:	f104 0314 	add.w	r3, r4, #20
 8012a90:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012a94:	f109 0314 	add.w	r3, r9, #20
 8012a98:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012a9c:	9202      	str	r2, [sp, #8]
 8012a9e:	1b3a      	subs	r2, r7, r4
 8012aa0:	3a15      	subs	r2, #21
 8012aa2:	f022 0203 	bic.w	r2, r2, #3
 8012aa6:	3204      	adds	r2, #4
 8012aa8:	f104 0115 	add.w	r1, r4, #21
 8012aac:	428f      	cmp	r7, r1
 8012aae:	bf38      	it	cc
 8012ab0:	2204      	movcc	r2, #4
 8012ab2:	9201      	str	r2, [sp, #4]
 8012ab4:	9a02      	ldr	r2, [sp, #8]
 8012ab6:	9303      	str	r3, [sp, #12]
 8012ab8:	429a      	cmp	r2, r3
 8012aba:	d80c      	bhi.n	8012ad6 <__multiply+0x9e>
 8012abc:	2e00      	cmp	r6, #0
 8012abe:	dd03      	ble.n	8012ac8 <__multiply+0x90>
 8012ac0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d05a      	beq.n	8012b7e <__multiply+0x146>
 8012ac8:	6106      	str	r6, [r0, #16]
 8012aca:	b005      	add	sp, #20
 8012acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ad0:	f843 2b04 	str.w	r2, [r3], #4
 8012ad4:	e7d8      	b.n	8012a88 <__multiply+0x50>
 8012ad6:	f8b3 a000 	ldrh.w	sl, [r3]
 8012ada:	f1ba 0f00 	cmp.w	sl, #0
 8012ade:	d024      	beq.n	8012b2a <__multiply+0xf2>
 8012ae0:	f104 0e14 	add.w	lr, r4, #20
 8012ae4:	46a9      	mov	r9, r5
 8012ae6:	f04f 0c00 	mov.w	ip, #0
 8012aea:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012aee:	f8d9 1000 	ldr.w	r1, [r9]
 8012af2:	fa1f fb82 	uxth.w	fp, r2
 8012af6:	b289      	uxth	r1, r1
 8012af8:	fb0a 110b 	mla	r1, sl, fp, r1
 8012afc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012b00:	f8d9 2000 	ldr.w	r2, [r9]
 8012b04:	4461      	add	r1, ip
 8012b06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012b0a:	fb0a c20b 	mla	r2, sl, fp, ip
 8012b0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012b12:	b289      	uxth	r1, r1
 8012b14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012b18:	4577      	cmp	r7, lr
 8012b1a:	f849 1b04 	str.w	r1, [r9], #4
 8012b1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012b22:	d8e2      	bhi.n	8012aea <__multiply+0xb2>
 8012b24:	9a01      	ldr	r2, [sp, #4]
 8012b26:	f845 c002 	str.w	ip, [r5, r2]
 8012b2a:	9a03      	ldr	r2, [sp, #12]
 8012b2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012b30:	3304      	adds	r3, #4
 8012b32:	f1b9 0f00 	cmp.w	r9, #0
 8012b36:	d020      	beq.n	8012b7a <__multiply+0x142>
 8012b38:	6829      	ldr	r1, [r5, #0]
 8012b3a:	f104 0c14 	add.w	ip, r4, #20
 8012b3e:	46ae      	mov	lr, r5
 8012b40:	f04f 0a00 	mov.w	sl, #0
 8012b44:	f8bc b000 	ldrh.w	fp, [ip]
 8012b48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012b4c:	fb09 220b 	mla	r2, r9, fp, r2
 8012b50:	4492      	add	sl, r2
 8012b52:	b289      	uxth	r1, r1
 8012b54:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012b58:	f84e 1b04 	str.w	r1, [lr], #4
 8012b5c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012b60:	f8be 1000 	ldrh.w	r1, [lr]
 8012b64:	0c12      	lsrs	r2, r2, #16
 8012b66:	fb09 1102 	mla	r1, r9, r2, r1
 8012b6a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012b6e:	4567      	cmp	r7, ip
 8012b70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012b74:	d8e6      	bhi.n	8012b44 <__multiply+0x10c>
 8012b76:	9a01      	ldr	r2, [sp, #4]
 8012b78:	50a9      	str	r1, [r5, r2]
 8012b7a:	3504      	adds	r5, #4
 8012b7c:	e79a      	b.n	8012ab4 <__multiply+0x7c>
 8012b7e:	3e01      	subs	r6, #1
 8012b80:	e79c      	b.n	8012abc <__multiply+0x84>
 8012b82:	bf00      	nop
 8012b84:	08014228 	.word	0x08014228
 8012b88:	0801429c 	.word	0x0801429c

08012b8c <__pow5mult>:
 8012b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b90:	4615      	mov	r5, r2
 8012b92:	f012 0203 	ands.w	r2, r2, #3
 8012b96:	4606      	mov	r6, r0
 8012b98:	460f      	mov	r7, r1
 8012b9a:	d007      	beq.n	8012bac <__pow5mult+0x20>
 8012b9c:	4c25      	ldr	r4, [pc, #148]	; (8012c34 <__pow5mult+0xa8>)
 8012b9e:	3a01      	subs	r2, #1
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012ba6:	f7ff fe9b 	bl	80128e0 <__multadd>
 8012baa:	4607      	mov	r7, r0
 8012bac:	10ad      	asrs	r5, r5, #2
 8012bae:	d03d      	beq.n	8012c2c <__pow5mult+0xa0>
 8012bb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012bb2:	b97c      	cbnz	r4, 8012bd4 <__pow5mult+0x48>
 8012bb4:	2010      	movs	r0, #16
 8012bb6:	f7fd fdb3 	bl	8010720 <malloc>
 8012bba:	4602      	mov	r2, r0
 8012bbc:	6270      	str	r0, [r6, #36]	; 0x24
 8012bbe:	b928      	cbnz	r0, 8012bcc <__pow5mult+0x40>
 8012bc0:	4b1d      	ldr	r3, [pc, #116]	; (8012c38 <__pow5mult+0xac>)
 8012bc2:	481e      	ldr	r0, [pc, #120]	; (8012c3c <__pow5mult+0xb0>)
 8012bc4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012bc8:	f000 fcce 	bl	8013568 <__assert_func>
 8012bcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012bd0:	6004      	str	r4, [r0, #0]
 8012bd2:	60c4      	str	r4, [r0, #12]
 8012bd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012bd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012bdc:	b94c      	cbnz	r4, 8012bf2 <__pow5mult+0x66>
 8012bde:	f240 2171 	movw	r1, #625	; 0x271
 8012be2:	4630      	mov	r0, r6
 8012be4:	f7ff ff12 	bl	8012a0c <__i2b>
 8012be8:	2300      	movs	r3, #0
 8012bea:	f8c8 0008 	str.w	r0, [r8, #8]
 8012bee:	4604      	mov	r4, r0
 8012bf0:	6003      	str	r3, [r0, #0]
 8012bf2:	f04f 0900 	mov.w	r9, #0
 8012bf6:	07eb      	lsls	r3, r5, #31
 8012bf8:	d50a      	bpl.n	8012c10 <__pow5mult+0x84>
 8012bfa:	4639      	mov	r1, r7
 8012bfc:	4622      	mov	r2, r4
 8012bfe:	4630      	mov	r0, r6
 8012c00:	f7ff ff1a 	bl	8012a38 <__multiply>
 8012c04:	4639      	mov	r1, r7
 8012c06:	4680      	mov	r8, r0
 8012c08:	4630      	mov	r0, r6
 8012c0a:	f7ff fe47 	bl	801289c <_Bfree>
 8012c0e:	4647      	mov	r7, r8
 8012c10:	106d      	asrs	r5, r5, #1
 8012c12:	d00b      	beq.n	8012c2c <__pow5mult+0xa0>
 8012c14:	6820      	ldr	r0, [r4, #0]
 8012c16:	b938      	cbnz	r0, 8012c28 <__pow5mult+0x9c>
 8012c18:	4622      	mov	r2, r4
 8012c1a:	4621      	mov	r1, r4
 8012c1c:	4630      	mov	r0, r6
 8012c1e:	f7ff ff0b 	bl	8012a38 <__multiply>
 8012c22:	6020      	str	r0, [r4, #0]
 8012c24:	f8c0 9000 	str.w	r9, [r0]
 8012c28:	4604      	mov	r4, r0
 8012c2a:	e7e4      	b.n	8012bf6 <__pow5mult+0x6a>
 8012c2c:	4638      	mov	r0, r7
 8012c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c32:	bf00      	nop
 8012c34:	080143e8 	.word	0x080143e8
 8012c38:	080141b6 	.word	0x080141b6
 8012c3c:	0801429c 	.word	0x0801429c

08012c40 <__lshift>:
 8012c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c44:	460c      	mov	r4, r1
 8012c46:	6849      	ldr	r1, [r1, #4]
 8012c48:	6923      	ldr	r3, [r4, #16]
 8012c4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012c4e:	68a3      	ldr	r3, [r4, #8]
 8012c50:	4607      	mov	r7, r0
 8012c52:	4691      	mov	r9, r2
 8012c54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012c58:	f108 0601 	add.w	r6, r8, #1
 8012c5c:	42b3      	cmp	r3, r6
 8012c5e:	db0b      	blt.n	8012c78 <__lshift+0x38>
 8012c60:	4638      	mov	r0, r7
 8012c62:	f7ff fddb 	bl	801281c <_Balloc>
 8012c66:	4605      	mov	r5, r0
 8012c68:	b948      	cbnz	r0, 8012c7e <__lshift+0x3e>
 8012c6a:	4602      	mov	r2, r0
 8012c6c:	4b2a      	ldr	r3, [pc, #168]	; (8012d18 <__lshift+0xd8>)
 8012c6e:	482b      	ldr	r0, [pc, #172]	; (8012d1c <__lshift+0xdc>)
 8012c70:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012c74:	f000 fc78 	bl	8013568 <__assert_func>
 8012c78:	3101      	adds	r1, #1
 8012c7a:	005b      	lsls	r3, r3, #1
 8012c7c:	e7ee      	b.n	8012c5c <__lshift+0x1c>
 8012c7e:	2300      	movs	r3, #0
 8012c80:	f100 0114 	add.w	r1, r0, #20
 8012c84:	f100 0210 	add.w	r2, r0, #16
 8012c88:	4618      	mov	r0, r3
 8012c8a:	4553      	cmp	r3, sl
 8012c8c:	db37      	blt.n	8012cfe <__lshift+0xbe>
 8012c8e:	6920      	ldr	r0, [r4, #16]
 8012c90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012c94:	f104 0314 	add.w	r3, r4, #20
 8012c98:	f019 091f 	ands.w	r9, r9, #31
 8012c9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012ca0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012ca4:	d02f      	beq.n	8012d06 <__lshift+0xc6>
 8012ca6:	f1c9 0e20 	rsb	lr, r9, #32
 8012caa:	468a      	mov	sl, r1
 8012cac:	f04f 0c00 	mov.w	ip, #0
 8012cb0:	681a      	ldr	r2, [r3, #0]
 8012cb2:	fa02 f209 	lsl.w	r2, r2, r9
 8012cb6:	ea42 020c 	orr.w	r2, r2, ip
 8012cba:	f84a 2b04 	str.w	r2, [sl], #4
 8012cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8012cc2:	4298      	cmp	r0, r3
 8012cc4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012cc8:	d8f2      	bhi.n	8012cb0 <__lshift+0x70>
 8012cca:	1b03      	subs	r3, r0, r4
 8012ccc:	3b15      	subs	r3, #21
 8012cce:	f023 0303 	bic.w	r3, r3, #3
 8012cd2:	3304      	adds	r3, #4
 8012cd4:	f104 0215 	add.w	r2, r4, #21
 8012cd8:	4290      	cmp	r0, r2
 8012cda:	bf38      	it	cc
 8012cdc:	2304      	movcc	r3, #4
 8012cde:	f841 c003 	str.w	ip, [r1, r3]
 8012ce2:	f1bc 0f00 	cmp.w	ip, #0
 8012ce6:	d001      	beq.n	8012cec <__lshift+0xac>
 8012ce8:	f108 0602 	add.w	r6, r8, #2
 8012cec:	3e01      	subs	r6, #1
 8012cee:	4638      	mov	r0, r7
 8012cf0:	612e      	str	r6, [r5, #16]
 8012cf2:	4621      	mov	r1, r4
 8012cf4:	f7ff fdd2 	bl	801289c <_Bfree>
 8012cf8:	4628      	mov	r0, r5
 8012cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012cfe:	f842 0f04 	str.w	r0, [r2, #4]!
 8012d02:	3301      	adds	r3, #1
 8012d04:	e7c1      	b.n	8012c8a <__lshift+0x4a>
 8012d06:	3904      	subs	r1, #4
 8012d08:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d0c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012d10:	4298      	cmp	r0, r3
 8012d12:	d8f9      	bhi.n	8012d08 <__lshift+0xc8>
 8012d14:	e7ea      	b.n	8012cec <__lshift+0xac>
 8012d16:	bf00      	nop
 8012d18:	08014228 	.word	0x08014228
 8012d1c:	0801429c 	.word	0x0801429c

08012d20 <__mcmp>:
 8012d20:	b530      	push	{r4, r5, lr}
 8012d22:	6902      	ldr	r2, [r0, #16]
 8012d24:	690c      	ldr	r4, [r1, #16]
 8012d26:	1b12      	subs	r2, r2, r4
 8012d28:	d10e      	bne.n	8012d48 <__mcmp+0x28>
 8012d2a:	f100 0314 	add.w	r3, r0, #20
 8012d2e:	3114      	adds	r1, #20
 8012d30:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012d34:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012d38:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012d3c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012d40:	42a5      	cmp	r5, r4
 8012d42:	d003      	beq.n	8012d4c <__mcmp+0x2c>
 8012d44:	d305      	bcc.n	8012d52 <__mcmp+0x32>
 8012d46:	2201      	movs	r2, #1
 8012d48:	4610      	mov	r0, r2
 8012d4a:	bd30      	pop	{r4, r5, pc}
 8012d4c:	4283      	cmp	r3, r0
 8012d4e:	d3f3      	bcc.n	8012d38 <__mcmp+0x18>
 8012d50:	e7fa      	b.n	8012d48 <__mcmp+0x28>
 8012d52:	f04f 32ff 	mov.w	r2, #4294967295
 8012d56:	e7f7      	b.n	8012d48 <__mcmp+0x28>

08012d58 <__mdiff>:
 8012d58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d5c:	460c      	mov	r4, r1
 8012d5e:	4606      	mov	r6, r0
 8012d60:	4611      	mov	r1, r2
 8012d62:	4620      	mov	r0, r4
 8012d64:	4690      	mov	r8, r2
 8012d66:	f7ff ffdb 	bl	8012d20 <__mcmp>
 8012d6a:	1e05      	subs	r5, r0, #0
 8012d6c:	d110      	bne.n	8012d90 <__mdiff+0x38>
 8012d6e:	4629      	mov	r1, r5
 8012d70:	4630      	mov	r0, r6
 8012d72:	f7ff fd53 	bl	801281c <_Balloc>
 8012d76:	b930      	cbnz	r0, 8012d86 <__mdiff+0x2e>
 8012d78:	4b3a      	ldr	r3, [pc, #232]	; (8012e64 <__mdiff+0x10c>)
 8012d7a:	4602      	mov	r2, r0
 8012d7c:	f240 2132 	movw	r1, #562	; 0x232
 8012d80:	4839      	ldr	r0, [pc, #228]	; (8012e68 <__mdiff+0x110>)
 8012d82:	f000 fbf1 	bl	8013568 <__assert_func>
 8012d86:	2301      	movs	r3, #1
 8012d88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012d8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d90:	bfa4      	itt	ge
 8012d92:	4643      	movge	r3, r8
 8012d94:	46a0      	movge	r8, r4
 8012d96:	4630      	mov	r0, r6
 8012d98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012d9c:	bfa6      	itte	ge
 8012d9e:	461c      	movge	r4, r3
 8012da0:	2500      	movge	r5, #0
 8012da2:	2501      	movlt	r5, #1
 8012da4:	f7ff fd3a 	bl	801281c <_Balloc>
 8012da8:	b920      	cbnz	r0, 8012db4 <__mdiff+0x5c>
 8012daa:	4b2e      	ldr	r3, [pc, #184]	; (8012e64 <__mdiff+0x10c>)
 8012dac:	4602      	mov	r2, r0
 8012dae:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012db2:	e7e5      	b.n	8012d80 <__mdiff+0x28>
 8012db4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012db8:	6926      	ldr	r6, [r4, #16]
 8012dba:	60c5      	str	r5, [r0, #12]
 8012dbc:	f104 0914 	add.w	r9, r4, #20
 8012dc0:	f108 0514 	add.w	r5, r8, #20
 8012dc4:	f100 0e14 	add.w	lr, r0, #20
 8012dc8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012dcc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012dd0:	f108 0210 	add.w	r2, r8, #16
 8012dd4:	46f2      	mov	sl, lr
 8012dd6:	2100      	movs	r1, #0
 8012dd8:	f859 3b04 	ldr.w	r3, [r9], #4
 8012ddc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012de0:	fa1f f883 	uxth.w	r8, r3
 8012de4:	fa11 f18b 	uxtah	r1, r1, fp
 8012de8:	0c1b      	lsrs	r3, r3, #16
 8012dea:	eba1 0808 	sub.w	r8, r1, r8
 8012dee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012df2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012df6:	fa1f f888 	uxth.w	r8, r8
 8012dfa:	1419      	asrs	r1, r3, #16
 8012dfc:	454e      	cmp	r6, r9
 8012dfe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012e02:	f84a 3b04 	str.w	r3, [sl], #4
 8012e06:	d8e7      	bhi.n	8012dd8 <__mdiff+0x80>
 8012e08:	1b33      	subs	r3, r6, r4
 8012e0a:	3b15      	subs	r3, #21
 8012e0c:	f023 0303 	bic.w	r3, r3, #3
 8012e10:	3304      	adds	r3, #4
 8012e12:	3415      	adds	r4, #21
 8012e14:	42a6      	cmp	r6, r4
 8012e16:	bf38      	it	cc
 8012e18:	2304      	movcc	r3, #4
 8012e1a:	441d      	add	r5, r3
 8012e1c:	4473      	add	r3, lr
 8012e1e:	469e      	mov	lr, r3
 8012e20:	462e      	mov	r6, r5
 8012e22:	4566      	cmp	r6, ip
 8012e24:	d30e      	bcc.n	8012e44 <__mdiff+0xec>
 8012e26:	f10c 0203 	add.w	r2, ip, #3
 8012e2a:	1b52      	subs	r2, r2, r5
 8012e2c:	f022 0203 	bic.w	r2, r2, #3
 8012e30:	3d03      	subs	r5, #3
 8012e32:	45ac      	cmp	ip, r5
 8012e34:	bf38      	it	cc
 8012e36:	2200      	movcc	r2, #0
 8012e38:	441a      	add	r2, r3
 8012e3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012e3e:	b17b      	cbz	r3, 8012e60 <__mdiff+0x108>
 8012e40:	6107      	str	r7, [r0, #16]
 8012e42:	e7a3      	b.n	8012d8c <__mdiff+0x34>
 8012e44:	f856 8b04 	ldr.w	r8, [r6], #4
 8012e48:	fa11 f288 	uxtah	r2, r1, r8
 8012e4c:	1414      	asrs	r4, r2, #16
 8012e4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012e52:	b292      	uxth	r2, r2
 8012e54:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012e58:	f84e 2b04 	str.w	r2, [lr], #4
 8012e5c:	1421      	asrs	r1, r4, #16
 8012e5e:	e7e0      	b.n	8012e22 <__mdiff+0xca>
 8012e60:	3f01      	subs	r7, #1
 8012e62:	e7ea      	b.n	8012e3a <__mdiff+0xe2>
 8012e64:	08014228 	.word	0x08014228
 8012e68:	0801429c 	.word	0x0801429c

08012e6c <__d2b>:
 8012e6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012e70:	4689      	mov	r9, r1
 8012e72:	2101      	movs	r1, #1
 8012e74:	ec57 6b10 	vmov	r6, r7, d0
 8012e78:	4690      	mov	r8, r2
 8012e7a:	f7ff fccf 	bl	801281c <_Balloc>
 8012e7e:	4604      	mov	r4, r0
 8012e80:	b930      	cbnz	r0, 8012e90 <__d2b+0x24>
 8012e82:	4602      	mov	r2, r0
 8012e84:	4b25      	ldr	r3, [pc, #148]	; (8012f1c <__d2b+0xb0>)
 8012e86:	4826      	ldr	r0, [pc, #152]	; (8012f20 <__d2b+0xb4>)
 8012e88:	f240 310a 	movw	r1, #778	; 0x30a
 8012e8c:	f000 fb6c 	bl	8013568 <__assert_func>
 8012e90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012e94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012e98:	bb35      	cbnz	r5, 8012ee8 <__d2b+0x7c>
 8012e9a:	2e00      	cmp	r6, #0
 8012e9c:	9301      	str	r3, [sp, #4]
 8012e9e:	d028      	beq.n	8012ef2 <__d2b+0x86>
 8012ea0:	4668      	mov	r0, sp
 8012ea2:	9600      	str	r6, [sp, #0]
 8012ea4:	f7ff fd82 	bl	80129ac <__lo0bits>
 8012ea8:	9900      	ldr	r1, [sp, #0]
 8012eaa:	b300      	cbz	r0, 8012eee <__d2b+0x82>
 8012eac:	9a01      	ldr	r2, [sp, #4]
 8012eae:	f1c0 0320 	rsb	r3, r0, #32
 8012eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8012eb6:	430b      	orrs	r3, r1
 8012eb8:	40c2      	lsrs	r2, r0
 8012eba:	6163      	str	r3, [r4, #20]
 8012ebc:	9201      	str	r2, [sp, #4]
 8012ebe:	9b01      	ldr	r3, [sp, #4]
 8012ec0:	61a3      	str	r3, [r4, #24]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	bf14      	ite	ne
 8012ec6:	2202      	movne	r2, #2
 8012ec8:	2201      	moveq	r2, #1
 8012eca:	6122      	str	r2, [r4, #16]
 8012ecc:	b1d5      	cbz	r5, 8012f04 <__d2b+0x98>
 8012ece:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012ed2:	4405      	add	r5, r0
 8012ed4:	f8c9 5000 	str.w	r5, [r9]
 8012ed8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012edc:	f8c8 0000 	str.w	r0, [r8]
 8012ee0:	4620      	mov	r0, r4
 8012ee2:	b003      	add	sp, #12
 8012ee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ee8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012eec:	e7d5      	b.n	8012e9a <__d2b+0x2e>
 8012eee:	6161      	str	r1, [r4, #20]
 8012ef0:	e7e5      	b.n	8012ebe <__d2b+0x52>
 8012ef2:	a801      	add	r0, sp, #4
 8012ef4:	f7ff fd5a 	bl	80129ac <__lo0bits>
 8012ef8:	9b01      	ldr	r3, [sp, #4]
 8012efa:	6163      	str	r3, [r4, #20]
 8012efc:	2201      	movs	r2, #1
 8012efe:	6122      	str	r2, [r4, #16]
 8012f00:	3020      	adds	r0, #32
 8012f02:	e7e3      	b.n	8012ecc <__d2b+0x60>
 8012f04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012f08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012f0c:	f8c9 0000 	str.w	r0, [r9]
 8012f10:	6918      	ldr	r0, [r3, #16]
 8012f12:	f7ff fd2b 	bl	801296c <__hi0bits>
 8012f16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012f1a:	e7df      	b.n	8012edc <__d2b+0x70>
 8012f1c:	08014228 	.word	0x08014228
 8012f20:	0801429c 	.word	0x0801429c

08012f24 <_calloc_r>:
 8012f24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012f26:	fba1 2402 	umull	r2, r4, r1, r2
 8012f2a:	b94c      	cbnz	r4, 8012f40 <_calloc_r+0x1c>
 8012f2c:	4611      	mov	r1, r2
 8012f2e:	9201      	str	r2, [sp, #4]
 8012f30:	f7fd fc88 	bl	8010844 <_malloc_r>
 8012f34:	9a01      	ldr	r2, [sp, #4]
 8012f36:	4605      	mov	r5, r0
 8012f38:	b930      	cbnz	r0, 8012f48 <_calloc_r+0x24>
 8012f3a:	4628      	mov	r0, r5
 8012f3c:	b003      	add	sp, #12
 8012f3e:	bd30      	pop	{r4, r5, pc}
 8012f40:	220c      	movs	r2, #12
 8012f42:	6002      	str	r2, [r0, #0]
 8012f44:	2500      	movs	r5, #0
 8012f46:	e7f8      	b.n	8012f3a <_calloc_r+0x16>
 8012f48:	4621      	mov	r1, r4
 8012f4a:	f7fd fc07 	bl	801075c <memset>
 8012f4e:	e7f4      	b.n	8012f3a <_calloc_r+0x16>

08012f50 <__ssputs_r>:
 8012f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f54:	688e      	ldr	r6, [r1, #8]
 8012f56:	429e      	cmp	r6, r3
 8012f58:	4682      	mov	sl, r0
 8012f5a:	460c      	mov	r4, r1
 8012f5c:	4690      	mov	r8, r2
 8012f5e:	461f      	mov	r7, r3
 8012f60:	d838      	bhi.n	8012fd4 <__ssputs_r+0x84>
 8012f62:	898a      	ldrh	r2, [r1, #12]
 8012f64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012f68:	d032      	beq.n	8012fd0 <__ssputs_r+0x80>
 8012f6a:	6825      	ldr	r5, [r4, #0]
 8012f6c:	6909      	ldr	r1, [r1, #16]
 8012f6e:	eba5 0901 	sub.w	r9, r5, r1
 8012f72:	6965      	ldr	r5, [r4, #20]
 8012f74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012f78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f7c:	3301      	adds	r3, #1
 8012f7e:	444b      	add	r3, r9
 8012f80:	106d      	asrs	r5, r5, #1
 8012f82:	429d      	cmp	r5, r3
 8012f84:	bf38      	it	cc
 8012f86:	461d      	movcc	r5, r3
 8012f88:	0553      	lsls	r3, r2, #21
 8012f8a:	d531      	bpl.n	8012ff0 <__ssputs_r+0xa0>
 8012f8c:	4629      	mov	r1, r5
 8012f8e:	f7fd fc59 	bl	8010844 <_malloc_r>
 8012f92:	4606      	mov	r6, r0
 8012f94:	b950      	cbnz	r0, 8012fac <__ssputs_r+0x5c>
 8012f96:	230c      	movs	r3, #12
 8012f98:	f8ca 3000 	str.w	r3, [sl]
 8012f9c:	89a3      	ldrh	r3, [r4, #12]
 8012f9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012fa2:	81a3      	strh	r3, [r4, #12]
 8012fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8012fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fac:	6921      	ldr	r1, [r4, #16]
 8012fae:	464a      	mov	r2, r9
 8012fb0:	f7fd fbc6 	bl	8010740 <memcpy>
 8012fb4:	89a3      	ldrh	r3, [r4, #12]
 8012fb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fbe:	81a3      	strh	r3, [r4, #12]
 8012fc0:	6126      	str	r6, [r4, #16]
 8012fc2:	6165      	str	r5, [r4, #20]
 8012fc4:	444e      	add	r6, r9
 8012fc6:	eba5 0509 	sub.w	r5, r5, r9
 8012fca:	6026      	str	r6, [r4, #0]
 8012fcc:	60a5      	str	r5, [r4, #8]
 8012fce:	463e      	mov	r6, r7
 8012fd0:	42be      	cmp	r6, r7
 8012fd2:	d900      	bls.n	8012fd6 <__ssputs_r+0x86>
 8012fd4:	463e      	mov	r6, r7
 8012fd6:	6820      	ldr	r0, [r4, #0]
 8012fd8:	4632      	mov	r2, r6
 8012fda:	4641      	mov	r1, r8
 8012fdc:	f000 fb4a 	bl	8013674 <memmove>
 8012fe0:	68a3      	ldr	r3, [r4, #8]
 8012fe2:	1b9b      	subs	r3, r3, r6
 8012fe4:	60a3      	str	r3, [r4, #8]
 8012fe6:	6823      	ldr	r3, [r4, #0]
 8012fe8:	4433      	add	r3, r6
 8012fea:	6023      	str	r3, [r4, #0]
 8012fec:	2000      	movs	r0, #0
 8012fee:	e7db      	b.n	8012fa8 <__ssputs_r+0x58>
 8012ff0:	462a      	mov	r2, r5
 8012ff2:	f000 fb59 	bl	80136a8 <_realloc_r>
 8012ff6:	4606      	mov	r6, r0
 8012ff8:	2800      	cmp	r0, #0
 8012ffa:	d1e1      	bne.n	8012fc0 <__ssputs_r+0x70>
 8012ffc:	6921      	ldr	r1, [r4, #16]
 8012ffe:	4650      	mov	r0, sl
 8013000:	f7fd fbb4 	bl	801076c <_free_r>
 8013004:	e7c7      	b.n	8012f96 <__ssputs_r+0x46>
	...

08013008 <_svfiprintf_r>:
 8013008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801300c:	4698      	mov	r8, r3
 801300e:	898b      	ldrh	r3, [r1, #12]
 8013010:	061b      	lsls	r3, r3, #24
 8013012:	b09d      	sub	sp, #116	; 0x74
 8013014:	4607      	mov	r7, r0
 8013016:	460d      	mov	r5, r1
 8013018:	4614      	mov	r4, r2
 801301a:	d50e      	bpl.n	801303a <_svfiprintf_r+0x32>
 801301c:	690b      	ldr	r3, [r1, #16]
 801301e:	b963      	cbnz	r3, 801303a <_svfiprintf_r+0x32>
 8013020:	2140      	movs	r1, #64	; 0x40
 8013022:	f7fd fc0f 	bl	8010844 <_malloc_r>
 8013026:	6028      	str	r0, [r5, #0]
 8013028:	6128      	str	r0, [r5, #16]
 801302a:	b920      	cbnz	r0, 8013036 <_svfiprintf_r+0x2e>
 801302c:	230c      	movs	r3, #12
 801302e:	603b      	str	r3, [r7, #0]
 8013030:	f04f 30ff 	mov.w	r0, #4294967295
 8013034:	e0d1      	b.n	80131da <_svfiprintf_r+0x1d2>
 8013036:	2340      	movs	r3, #64	; 0x40
 8013038:	616b      	str	r3, [r5, #20]
 801303a:	2300      	movs	r3, #0
 801303c:	9309      	str	r3, [sp, #36]	; 0x24
 801303e:	2320      	movs	r3, #32
 8013040:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013044:	f8cd 800c 	str.w	r8, [sp, #12]
 8013048:	2330      	movs	r3, #48	; 0x30
 801304a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80131f4 <_svfiprintf_r+0x1ec>
 801304e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013052:	f04f 0901 	mov.w	r9, #1
 8013056:	4623      	mov	r3, r4
 8013058:	469a      	mov	sl, r3
 801305a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801305e:	b10a      	cbz	r2, 8013064 <_svfiprintf_r+0x5c>
 8013060:	2a25      	cmp	r2, #37	; 0x25
 8013062:	d1f9      	bne.n	8013058 <_svfiprintf_r+0x50>
 8013064:	ebba 0b04 	subs.w	fp, sl, r4
 8013068:	d00b      	beq.n	8013082 <_svfiprintf_r+0x7a>
 801306a:	465b      	mov	r3, fp
 801306c:	4622      	mov	r2, r4
 801306e:	4629      	mov	r1, r5
 8013070:	4638      	mov	r0, r7
 8013072:	f7ff ff6d 	bl	8012f50 <__ssputs_r>
 8013076:	3001      	adds	r0, #1
 8013078:	f000 80aa 	beq.w	80131d0 <_svfiprintf_r+0x1c8>
 801307c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801307e:	445a      	add	r2, fp
 8013080:	9209      	str	r2, [sp, #36]	; 0x24
 8013082:	f89a 3000 	ldrb.w	r3, [sl]
 8013086:	2b00      	cmp	r3, #0
 8013088:	f000 80a2 	beq.w	80131d0 <_svfiprintf_r+0x1c8>
 801308c:	2300      	movs	r3, #0
 801308e:	f04f 32ff 	mov.w	r2, #4294967295
 8013092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013096:	f10a 0a01 	add.w	sl, sl, #1
 801309a:	9304      	str	r3, [sp, #16]
 801309c:	9307      	str	r3, [sp, #28]
 801309e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80130a2:	931a      	str	r3, [sp, #104]	; 0x68
 80130a4:	4654      	mov	r4, sl
 80130a6:	2205      	movs	r2, #5
 80130a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130ac:	4851      	ldr	r0, [pc, #324]	; (80131f4 <_svfiprintf_r+0x1ec>)
 80130ae:	f7ed f8a7 	bl	8000200 <memchr>
 80130b2:	9a04      	ldr	r2, [sp, #16]
 80130b4:	b9d8      	cbnz	r0, 80130ee <_svfiprintf_r+0xe6>
 80130b6:	06d0      	lsls	r0, r2, #27
 80130b8:	bf44      	itt	mi
 80130ba:	2320      	movmi	r3, #32
 80130bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130c0:	0711      	lsls	r1, r2, #28
 80130c2:	bf44      	itt	mi
 80130c4:	232b      	movmi	r3, #43	; 0x2b
 80130c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130ca:	f89a 3000 	ldrb.w	r3, [sl]
 80130ce:	2b2a      	cmp	r3, #42	; 0x2a
 80130d0:	d015      	beq.n	80130fe <_svfiprintf_r+0xf6>
 80130d2:	9a07      	ldr	r2, [sp, #28]
 80130d4:	4654      	mov	r4, sl
 80130d6:	2000      	movs	r0, #0
 80130d8:	f04f 0c0a 	mov.w	ip, #10
 80130dc:	4621      	mov	r1, r4
 80130de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80130e2:	3b30      	subs	r3, #48	; 0x30
 80130e4:	2b09      	cmp	r3, #9
 80130e6:	d94e      	bls.n	8013186 <_svfiprintf_r+0x17e>
 80130e8:	b1b0      	cbz	r0, 8013118 <_svfiprintf_r+0x110>
 80130ea:	9207      	str	r2, [sp, #28]
 80130ec:	e014      	b.n	8013118 <_svfiprintf_r+0x110>
 80130ee:	eba0 0308 	sub.w	r3, r0, r8
 80130f2:	fa09 f303 	lsl.w	r3, r9, r3
 80130f6:	4313      	orrs	r3, r2
 80130f8:	9304      	str	r3, [sp, #16]
 80130fa:	46a2      	mov	sl, r4
 80130fc:	e7d2      	b.n	80130a4 <_svfiprintf_r+0x9c>
 80130fe:	9b03      	ldr	r3, [sp, #12]
 8013100:	1d19      	adds	r1, r3, #4
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	9103      	str	r1, [sp, #12]
 8013106:	2b00      	cmp	r3, #0
 8013108:	bfbb      	ittet	lt
 801310a:	425b      	neglt	r3, r3
 801310c:	f042 0202 	orrlt.w	r2, r2, #2
 8013110:	9307      	strge	r3, [sp, #28]
 8013112:	9307      	strlt	r3, [sp, #28]
 8013114:	bfb8      	it	lt
 8013116:	9204      	strlt	r2, [sp, #16]
 8013118:	7823      	ldrb	r3, [r4, #0]
 801311a:	2b2e      	cmp	r3, #46	; 0x2e
 801311c:	d10c      	bne.n	8013138 <_svfiprintf_r+0x130>
 801311e:	7863      	ldrb	r3, [r4, #1]
 8013120:	2b2a      	cmp	r3, #42	; 0x2a
 8013122:	d135      	bne.n	8013190 <_svfiprintf_r+0x188>
 8013124:	9b03      	ldr	r3, [sp, #12]
 8013126:	1d1a      	adds	r2, r3, #4
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	9203      	str	r2, [sp, #12]
 801312c:	2b00      	cmp	r3, #0
 801312e:	bfb8      	it	lt
 8013130:	f04f 33ff 	movlt.w	r3, #4294967295
 8013134:	3402      	adds	r4, #2
 8013136:	9305      	str	r3, [sp, #20]
 8013138:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013204 <_svfiprintf_r+0x1fc>
 801313c:	7821      	ldrb	r1, [r4, #0]
 801313e:	2203      	movs	r2, #3
 8013140:	4650      	mov	r0, sl
 8013142:	f7ed f85d 	bl	8000200 <memchr>
 8013146:	b140      	cbz	r0, 801315a <_svfiprintf_r+0x152>
 8013148:	2340      	movs	r3, #64	; 0x40
 801314a:	eba0 000a 	sub.w	r0, r0, sl
 801314e:	fa03 f000 	lsl.w	r0, r3, r0
 8013152:	9b04      	ldr	r3, [sp, #16]
 8013154:	4303      	orrs	r3, r0
 8013156:	3401      	adds	r4, #1
 8013158:	9304      	str	r3, [sp, #16]
 801315a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801315e:	4826      	ldr	r0, [pc, #152]	; (80131f8 <_svfiprintf_r+0x1f0>)
 8013160:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013164:	2206      	movs	r2, #6
 8013166:	f7ed f84b 	bl	8000200 <memchr>
 801316a:	2800      	cmp	r0, #0
 801316c:	d038      	beq.n	80131e0 <_svfiprintf_r+0x1d8>
 801316e:	4b23      	ldr	r3, [pc, #140]	; (80131fc <_svfiprintf_r+0x1f4>)
 8013170:	bb1b      	cbnz	r3, 80131ba <_svfiprintf_r+0x1b2>
 8013172:	9b03      	ldr	r3, [sp, #12]
 8013174:	3307      	adds	r3, #7
 8013176:	f023 0307 	bic.w	r3, r3, #7
 801317a:	3308      	adds	r3, #8
 801317c:	9303      	str	r3, [sp, #12]
 801317e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013180:	4433      	add	r3, r6
 8013182:	9309      	str	r3, [sp, #36]	; 0x24
 8013184:	e767      	b.n	8013056 <_svfiprintf_r+0x4e>
 8013186:	fb0c 3202 	mla	r2, ip, r2, r3
 801318a:	460c      	mov	r4, r1
 801318c:	2001      	movs	r0, #1
 801318e:	e7a5      	b.n	80130dc <_svfiprintf_r+0xd4>
 8013190:	2300      	movs	r3, #0
 8013192:	3401      	adds	r4, #1
 8013194:	9305      	str	r3, [sp, #20]
 8013196:	4619      	mov	r1, r3
 8013198:	f04f 0c0a 	mov.w	ip, #10
 801319c:	4620      	mov	r0, r4
 801319e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80131a2:	3a30      	subs	r2, #48	; 0x30
 80131a4:	2a09      	cmp	r2, #9
 80131a6:	d903      	bls.n	80131b0 <_svfiprintf_r+0x1a8>
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d0c5      	beq.n	8013138 <_svfiprintf_r+0x130>
 80131ac:	9105      	str	r1, [sp, #20]
 80131ae:	e7c3      	b.n	8013138 <_svfiprintf_r+0x130>
 80131b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80131b4:	4604      	mov	r4, r0
 80131b6:	2301      	movs	r3, #1
 80131b8:	e7f0      	b.n	801319c <_svfiprintf_r+0x194>
 80131ba:	ab03      	add	r3, sp, #12
 80131bc:	9300      	str	r3, [sp, #0]
 80131be:	462a      	mov	r2, r5
 80131c0:	4b0f      	ldr	r3, [pc, #60]	; (8013200 <_svfiprintf_r+0x1f8>)
 80131c2:	a904      	add	r1, sp, #16
 80131c4:	4638      	mov	r0, r7
 80131c6:	f7fd fc51 	bl	8010a6c <_printf_float>
 80131ca:	1c42      	adds	r2, r0, #1
 80131cc:	4606      	mov	r6, r0
 80131ce:	d1d6      	bne.n	801317e <_svfiprintf_r+0x176>
 80131d0:	89ab      	ldrh	r3, [r5, #12]
 80131d2:	065b      	lsls	r3, r3, #25
 80131d4:	f53f af2c 	bmi.w	8013030 <_svfiprintf_r+0x28>
 80131d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80131da:	b01d      	add	sp, #116	; 0x74
 80131dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131e0:	ab03      	add	r3, sp, #12
 80131e2:	9300      	str	r3, [sp, #0]
 80131e4:	462a      	mov	r2, r5
 80131e6:	4b06      	ldr	r3, [pc, #24]	; (8013200 <_svfiprintf_r+0x1f8>)
 80131e8:	a904      	add	r1, sp, #16
 80131ea:	4638      	mov	r0, r7
 80131ec:	f7fd fee2 	bl	8010fb4 <_printf_i>
 80131f0:	e7eb      	b.n	80131ca <_svfiprintf_r+0x1c2>
 80131f2:	bf00      	nop
 80131f4:	080143f4 	.word	0x080143f4
 80131f8:	080143fe 	.word	0x080143fe
 80131fc:	08010a6d 	.word	0x08010a6d
 8013200:	08012f51 	.word	0x08012f51
 8013204:	080143fa 	.word	0x080143fa

08013208 <__sfputc_r>:
 8013208:	6893      	ldr	r3, [r2, #8]
 801320a:	3b01      	subs	r3, #1
 801320c:	2b00      	cmp	r3, #0
 801320e:	b410      	push	{r4}
 8013210:	6093      	str	r3, [r2, #8]
 8013212:	da08      	bge.n	8013226 <__sfputc_r+0x1e>
 8013214:	6994      	ldr	r4, [r2, #24]
 8013216:	42a3      	cmp	r3, r4
 8013218:	db01      	blt.n	801321e <__sfputc_r+0x16>
 801321a:	290a      	cmp	r1, #10
 801321c:	d103      	bne.n	8013226 <__sfputc_r+0x1e>
 801321e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013222:	f7fe b991 	b.w	8011548 <__swbuf_r>
 8013226:	6813      	ldr	r3, [r2, #0]
 8013228:	1c58      	adds	r0, r3, #1
 801322a:	6010      	str	r0, [r2, #0]
 801322c:	7019      	strb	r1, [r3, #0]
 801322e:	4608      	mov	r0, r1
 8013230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013234:	4770      	bx	lr

08013236 <__sfputs_r>:
 8013236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013238:	4606      	mov	r6, r0
 801323a:	460f      	mov	r7, r1
 801323c:	4614      	mov	r4, r2
 801323e:	18d5      	adds	r5, r2, r3
 8013240:	42ac      	cmp	r4, r5
 8013242:	d101      	bne.n	8013248 <__sfputs_r+0x12>
 8013244:	2000      	movs	r0, #0
 8013246:	e007      	b.n	8013258 <__sfputs_r+0x22>
 8013248:	f814 1b01 	ldrb.w	r1, [r4], #1
 801324c:	463a      	mov	r2, r7
 801324e:	4630      	mov	r0, r6
 8013250:	f7ff ffda 	bl	8013208 <__sfputc_r>
 8013254:	1c43      	adds	r3, r0, #1
 8013256:	d1f3      	bne.n	8013240 <__sfputs_r+0xa>
 8013258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801325c <_vfiprintf_r>:
 801325c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013260:	460d      	mov	r5, r1
 8013262:	b09d      	sub	sp, #116	; 0x74
 8013264:	4614      	mov	r4, r2
 8013266:	4698      	mov	r8, r3
 8013268:	4606      	mov	r6, r0
 801326a:	b118      	cbz	r0, 8013274 <_vfiprintf_r+0x18>
 801326c:	6983      	ldr	r3, [r0, #24]
 801326e:	b90b      	cbnz	r3, 8013274 <_vfiprintf_r+0x18>
 8013270:	f7ff f9be 	bl	80125f0 <__sinit>
 8013274:	4b89      	ldr	r3, [pc, #548]	; (801349c <_vfiprintf_r+0x240>)
 8013276:	429d      	cmp	r5, r3
 8013278:	d11b      	bne.n	80132b2 <_vfiprintf_r+0x56>
 801327a:	6875      	ldr	r5, [r6, #4]
 801327c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801327e:	07d9      	lsls	r1, r3, #31
 8013280:	d405      	bmi.n	801328e <_vfiprintf_r+0x32>
 8013282:	89ab      	ldrh	r3, [r5, #12]
 8013284:	059a      	lsls	r2, r3, #22
 8013286:	d402      	bmi.n	801328e <_vfiprintf_r+0x32>
 8013288:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801328a:	f7ff fa54 	bl	8012736 <__retarget_lock_acquire_recursive>
 801328e:	89ab      	ldrh	r3, [r5, #12]
 8013290:	071b      	lsls	r3, r3, #28
 8013292:	d501      	bpl.n	8013298 <_vfiprintf_r+0x3c>
 8013294:	692b      	ldr	r3, [r5, #16]
 8013296:	b9eb      	cbnz	r3, 80132d4 <_vfiprintf_r+0x78>
 8013298:	4629      	mov	r1, r5
 801329a:	4630      	mov	r0, r6
 801329c:	f7fe f9a6 	bl	80115ec <__swsetup_r>
 80132a0:	b1c0      	cbz	r0, 80132d4 <_vfiprintf_r+0x78>
 80132a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80132a4:	07dc      	lsls	r4, r3, #31
 80132a6:	d50e      	bpl.n	80132c6 <_vfiprintf_r+0x6a>
 80132a8:	f04f 30ff 	mov.w	r0, #4294967295
 80132ac:	b01d      	add	sp, #116	; 0x74
 80132ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132b2:	4b7b      	ldr	r3, [pc, #492]	; (80134a0 <_vfiprintf_r+0x244>)
 80132b4:	429d      	cmp	r5, r3
 80132b6:	d101      	bne.n	80132bc <_vfiprintf_r+0x60>
 80132b8:	68b5      	ldr	r5, [r6, #8]
 80132ba:	e7df      	b.n	801327c <_vfiprintf_r+0x20>
 80132bc:	4b79      	ldr	r3, [pc, #484]	; (80134a4 <_vfiprintf_r+0x248>)
 80132be:	429d      	cmp	r5, r3
 80132c0:	bf08      	it	eq
 80132c2:	68f5      	ldreq	r5, [r6, #12]
 80132c4:	e7da      	b.n	801327c <_vfiprintf_r+0x20>
 80132c6:	89ab      	ldrh	r3, [r5, #12]
 80132c8:	0598      	lsls	r0, r3, #22
 80132ca:	d4ed      	bmi.n	80132a8 <_vfiprintf_r+0x4c>
 80132cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80132ce:	f7ff fa33 	bl	8012738 <__retarget_lock_release_recursive>
 80132d2:	e7e9      	b.n	80132a8 <_vfiprintf_r+0x4c>
 80132d4:	2300      	movs	r3, #0
 80132d6:	9309      	str	r3, [sp, #36]	; 0x24
 80132d8:	2320      	movs	r3, #32
 80132da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80132de:	f8cd 800c 	str.w	r8, [sp, #12]
 80132e2:	2330      	movs	r3, #48	; 0x30
 80132e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80134a8 <_vfiprintf_r+0x24c>
 80132e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80132ec:	f04f 0901 	mov.w	r9, #1
 80132f0:	4623      	mov	r3, r4
 80132f2:	469a      	mov	sl, r3
 80132f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132f8:	b10a      	cbz	r2, 80132fe <_vfiprintf_r+0xa2>
 80132fa:	2a25      	cmp	r2, #37	; 0x25
 80132fc:	d1f9      	bne.n	80132f2 <_vfiprintf_r+0x96>
 80132fe:	ebba 0b04 	subs.w	fp, sl, r4
 8013302:	d00b      	beq.n	801331c <_vfiprintf_r+0xc0>
 8013304:	465b      	mov	r3, fp
 8013306:	4622      	mov	r2, r4
 8013308:	4629      	mov	r1, r5
 801330a:	4630      	mov	r0, r6
 801330c:	f7ff ff93 	bl	8013236 <__sfputs_r>
 8013310:	3001      	adds	r0, #1
 8013312:	f000 80aa 	beq.w	801346a <_vfiprintf_r+0x20e>
 8013316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013318:	445a      	add	r2, fp
 801331a:	9209      	str	r2, [sp, #36]	; 0x24
 801331c:	f89a 3000 	ldrb.w	r3, [sl]
 8013320:	2b00      	cmp	r3, #0
 8013322:	f000 80a2 	beq.w	801346a <_vfiprintf_r+0x20e>
 8013326:	2300      	movs	r3, #0
 8013328:	f04f 32ff 	mov.w	r2, #4294967295
 801332c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013330:	f10a 0a01 	add.w	sl, sl, #1
 8013334:	9304      	str	r3, [sp, #16]
 8013336:	9307      	str	r3, [sp, #28]
 8013338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801333c:	931a      	str	r3, [sp, #104]	; 0x68
 801333e:	4654      	mov	r4, sl
 8013340:	2205      	movs	r2, #5
 8013342:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013346:	4858      	ldr	r0, [pc, #352]	; (80134a8 <_vfiprintf_r+0x24c>)
 8013348:	f7ec ff5a 	bl	8000200 <memchr>
 801334c:	9a04      	ldr	r2, [sp, #16]
 801334e:	b9d8      	cbnz	r0, 8013388 <_vfiprintf_r+0x12c>
 8013350:	06d1      	lsls	r1, r2, #27
 8013352:	bf44      	itt	mi
 8013354:	2320      	movmi	r3, #32
 8013356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801335a:	0713      	lsls	r3, r2, #28
 801335c:	bf44      	itt	mi
 801335e:	232b      	movmi	r3, #43	; 0x2b
 8013360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013364:	f89a 3000 	ldrb.w	r3, [sl]
 8013368:	2b2a      	cmp	r3, #42	; 0x2a
 801336a:	d015      	beq.n	8013398 <_vfiprintf_r+0x13c>
 801336c:	9a07      	ldr	r2, [sp, #28]
 801336e:	4654      	mov	r4, sl
 8013370:	2000      	movs	r0, #0
 8013372:	f04f 0c0a 	mov.w	ip, #10
 8013376:	4621      	mov	r1, r4
 8013378:	f811 3b01 	ldrb.w	r3, [r1], #1
 801337c:	3b30      	subs	r3, #48	; 0x30
 801337e:	2b09      	cmp	r3, #9
 8013380:	d94e      	bls.n	8013420 <_vfiprintf_r+0x1c4>
 8013382:	b1b0      	cbz	r0, 80133b2 <_vfiprintf_r+0x156>
 8013384:	9207      	str	r2, [sp, #28]
 8013386:	e014      	b.n	80133b2 <_vfiprintf_r+0x156>
 8013388:	eba0 0308 	sub.w	r3, r0, r8
 801338c:	fa09 f303 	lsl.w	r3, r9, r3
 8013390:	4313      	orrs	r3, r2
 8013392:	9304      	str	r3, [sp, #16]
 8013394:	46a2      	mov	sl, r4
 8013396:	e7d2      	b.n	801333e <_vfiprintf_r+0xe2>
 8013398:	9b03      	ldr	r3, [sp, #12]
 801339a:	1d19      	adds	r1, r3, #4
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	9103      	str	r1, [sp, #12]
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	bfbb      	ittet	lt
 80133a4:	425b      	neglt	r3, r3
 80133a6:	f042 0202 	orrlt.w	r2, r2, #2
 80133aa:	9307      	strge	r3, [sp, #28]
 80133ac:	9307      	strlt	r3, [sp, #28]
 80133ae:	bfb8      	it	lt
 80133b0:	9204      	strlt	r2, [sp, #16]
 80133b2:	7823      	ldrb	r3, [r4, #0]
 80133b4:	2b2e      	cmp	r3, #46	; 0x2e
 80133b6:	d10c      	bne.n	80133d2 <_vfiprintf_r+0x176>
 80133b8:	7863      	ldrb	r3, [r4, #1]
 80133ba:	2b2a      	cmp	r3, #42	; 0x2a
 80133bc:	d135      	bne.n	801342a <_vfiprintf_r+0x1ce>
 80133be:	9b03      	ldr	r3, [sp, #12]
 80133c0:	1d1a      	adds	r2, r3, #4
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	9203      	str	r2, [sp, #12]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	bfb8      	it	lt
 80133ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80133ce:	3402      	adds	r4, #2
 80133d0:	9305      	str	r3, [sp, #20]
 80133d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80134b8 <_vfiprintf_r+0x25c>
 80133d6:	7821      	ldrb	r1, [r4, #0]
 80133d8:	2203      	movs	r2, #3
 80133da:	4650      	mov	r0, sl
 80133dc:	f7ec ff10 	bl	8000200 <memchr>
 80133e0:	b140      	cbz	r0, 80133f4 <_vfiprintf_r+0x198>
 80133e2:	2340      	movs	r3, #64	; 0x40
 80133e4:	eba0 000a 	sub.w	r0, r0, sl
 80133e8:	fa03 f000 	lsl.w	r0, r3, r0
 80133ec:	9b04      	ldr	r3, [sp, #16]
 80133ee:	4303      	orrs	r3, r0
 80133f0:	3401      	adds	r4, #1
 80133f2:	9304      	str	r3, [sp, #16]
 80133f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133f8:	482c      	ldr	r0, [pc, #176]	; (80134ac <_vfiprintf_r+0x250>)
 80133fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80133fe:	2206      	movs	r2, #6
 8013400:	f7ec fefe 	bl	8000200 <memchr>
 8013404:	2800      	cmp	r0, #0
 8013406:	d03f      	beq.n	8013488 <_vfiprintf_r+0x22c>
 8013408:	4b29      	ldr	r3, [pc, #164]	; (80134b0 <_vfiprintf_r+0x254>)
 801340a:	bb1b      	cbnz	r3, 8013454 <_vfiprintf_r+0x1f8>
 801340c:	9b03      	ldr	r3, [sp, #12]
 801340e:	3307      	adds	r3, #7
 8013410:	f023 0307 	bic.w	r3, r3, #7
 8013414:	3308      	adds	r3, #8
 8013416:	9303      	str	r3, [sp, #12]
 8013418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801341a:	443b      	add	r3, r7
 801341c:	9309      	str	r3, [sp, #36]	; 0x24
 801341e:	e767      	b.n	80132f0 <_vfiprintf_r+0x94>
 8013420:	fb0c 3202 	mla	r2, ip, r2, r3
 8013424:	460c      	mov	r4, r1
 8013426:	2001      	movs	r0, #1
 8013428:	e7a5      	b.n	8013376 <_vfiprintf_r+0x11a>
 801342a:	2300      	movs	r3, #0
 801342c:	3401      	adds	r4, #1
 801342e:	9305      	str	r3, [sp, #20]
 8013430:	4619      	mov	r1, r3
 8013432:	f04f 0c0a 	mov.w	ip, #10
 8013436:	4620      	mov	r0, r4
 8013438:	f810 2b01 	ldrb.w	r2, [r0], #1
 801343c:	3a30      	subs	r2, #48	; 0x30
 801343e:	2a09      	cmp	r2, #9
 8013440:	d903      	bls.n	801344a <_vfiprintf_r+0x1ee>
 8013442:	2b00      	cmp	r3, #0
 8013444:	d0c5      	beq.n	80133d2 <_vfiprintf_r+0x176>
 8013446:	9105      	str	r1, [sp, #20]
 8013448:	e7c3      	b.n	80133d2 <_vfiprintf_r+0x176>
 801344a:	fb0c 2101 	mla	r1, ip, r1, r2
 801344e:	4604      	mov	r4, r0
 8013450:	2301      	movs	r3, #1
 8013452:	e7f0      	b.n	8013436 <_vfiprintf_r+0x1da>
 8013454:	ab03      	add	r3, sp, #12
 8013456:	9300      	str	r3, [sp, #0]
 8013458:	462a      	mov	r2, r5
 801345a:	4b16      	ldr	r3, [pc, #88]	; (80134b4 <_vfiprintf_r+0x258>)
 801345c:	a904      	add	r1, sp, #16
 801345e:	4630      	mov	r0, r6
 8013460:	f7fd fb04 	bl	8010a6c <_printf_float>
 8013464:	4607      	mov	r7, r0
 8013466:	1c78      	adds	r0, r7, #1
 8013468:	d1d6      	bne.n	8013418 <_vfiprintf_r+0x1bc>
 801346a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801346c:	07d9      	lsls	r1, r3, #31
 801346e:	d405      	bmi.n	801347c <_vfiprintf_r+0x220>
 8013470:	89ab      	ldrh	r3, [r5, #12]
 8013472:	059a      	lsls	r2, r3, #22
 8013474:	d402      	bmi.n	801347c <_vfiprintf_r+0x220>
 8013476:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013478:	f7ff f95e 	bl	8012738 <__retarget_lock_release_recursive>
 801347c:	89ab      	ldrh	r3, [r5, #12]
 801347e:	065b      	lsls	r3, r3, #25
 8013480:	f53f af12 	bmi.w	80132a8 <_vfiprintf_r+0x4c>
 8013484:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013486:	e711      	b.n	80132ac <_vfiprintf_r+0x50>
 8013488:	ab03      	add	r3, sp, #12
 801348a:	9300      	str	r3, [sp, #0]
 801348c:	462a      	mov	r2, r5
 801348e:	4b09      	ldr	r3, [pc, #36]	; (80134b4 <_vfiprintf_r+0x258>)
 8013490:	a904      	add	r1, sp, #16
 8013492:	4630      	mov	r0, r6
 8013494:	f7fd fd8e 	bl	8010fb4 <_printf_i>
 8013498:	e7e4      	b.n	8013464 <_vfiprintf_r+0x208>
 801349a:	bf00      	nop
 801349c:	0801425c 	.word	0x0801425c
 80134a0:	0801427c 	.word	0x0801427c
 80134a4:	0801423c 	.word	0x0801423c
 80134a8:	080143f4 	.word	0x080143f4
 80134ac:	080143fe 	.word	0x080143fe
 80134b0:	08010a6d 	.word	0x08010a6d
 80134b4:	08013237 	.word	0x08013237
 80134b8:	080143fa 	.word	0x080143fa

080134bc <__sread>:
 80134bc:	b510      	push	{r4, lr}
 80134be:	460c      	mov	r4, r1
 80134c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134c4:	f000 f920 	bl	8013708 <_read_r>
 80134c8:	2800      	cmp	r0, #0
 80134ca:	bfab      	itete	ge
 80134cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80134ce:	89a3      	ldrhlt	r3, [r4, #12]
 80134d0:	181b      	addge	r3, r3, r0
 80134d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80134d6:	bfac      	ite	ge
 80134d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80134da:	81a3      	strhlt	r3, [r4, #12]
 80134dc:	bd10      	pop	{r4, pc}

080134de <__swrite>:
 80134de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134e2:	461f      	mov	r7, r3
 80134e4:	898b      	ldrh	r3, [r1, #12]
 80134e6:	05db      	lsls	r3, r3, #23
 80134e8:	4605      	mov	r5, r0
 80134ea:	460c      	mov	r4, r1
 80134ec:	4616      	mov	r6, r2
 80134ee:	d505      	bpl.n	80134fc <__swrite+0x1e>
 80134f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134f4:	2302      	movs	r3, #2
 80134f6:	2200      	movs	r2, #0
 80134f8:	f000 f898 	bl	801362c <_lseek_r>
 80134fc:	89a3      	ldrh	r3, [r4, #12]
 80134fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013502:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013506:	81a3      	strh	r3, [r4, #12]
 8013508:	4632      	mov	r2, r6
 801350a:	463b      	mov	r3, r7
 801350c:	4628      	mov	r0, r5
 801350e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013512:	f000 b817 	b.w	8013544 <_write_r>

08013516 <__sseek>:
 8013516:	b510      	push	{r4, lr}
 8013518:	460c      	mov	r4, r1
 801351a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801351e:	f000 f885 	bl	801362c <_lseek_r>
 8013522:	1c43      	adds	r3, r0, #1
 8013524:	89a3      	ldrh	r3, [r4, #12]
 8013526:	bf15      	itete	ne
 8013528:	6560      	strne	r0, [r4, #84]	; 0x54
 801352a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801352e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013532:	81a3      	strheq	r3, [r4, #12]
 8013534:	bf18      	it	ne
 8013536:	81a3      	strhne	r3, [r4, #12]
 8013538:	bd10      	pop	{r4, pc}

0801353a <__sclose>:
 801353a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801353e:	f000 b831 	b.w	80135a4 <_close_r>
	...

08013544 <_write_r>:
 8013544:	b538      	push	{r3, r4, r5, lr}
 8013546:	4d07      	ldr	r5, [pc, #28]	; (8013564 <_write_r+0x20>)
 8013548:	4604      	mov	r4, r0
 801354a:	4608      	mov	r0, r1
 801354c:	4611      	mov	r1, r2
 801354e:	2200      	movs	r2, #0
 8013550:	602a      	str	r2, [r5, #0]
 8013552:	461a      	mov	r2, r3
 8013554:	f7ef fcd8 	bl	8002f08 <_write>
 8013558:	1c43      	adds	r3, r0, #1
 801355a:	d102      	bne.n	8013562 <_write_r+0x1e>
 801355c:	682b      	ldr	r3, [r5, #0]
 801355e:	b103      	cbz	r3, 8013562 <_write_r+0x1e>
 8013560:	6023      	str	r3, [r4, #0]
 8013562:	bd38      	pop	{r3, r4, r5, pc}
 8013564:	20003510 	.word	0x20003510

08013568 <__assert_func>:
 8013568:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801356a:	4614      	mov	r4, r2
 801356c:	461a      	mov	r2, r3
 801356e:	4b09      	ldr	r3, [pc, #36]	; (8013594 <__assert_func+0x2c>)
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	4605      	mov	r5, r0
 8013574:	68d8      	ldr	r0, [r3, #12]
 8013576:	b14c      	cbz	r4, 801358c <__assert_func+0x24>
 8013578:	4b07      	ldr	r3, [pc, #28]	; (8013598 <__assert_func+0x30>)
 801357a:	9100      	str	r1, [sp, #0]
 801357c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013580:	4906      	ldr	r1, [pc, #24]	; (801359c <__assert_func+0x34>)
 8013582:	462b      	mov	r3, r5
 8013584:	f000 f81e 	bl	80135c4 <fiprintf>
 8013588:	f7fd f894 	bl	80106b4 <abort>
 801358c:	4b04      	ldr	r3, [pc, #16]	; (80135a0 <__assert_func+0x38>)
 801358e:	461c      	mov	r4, r3
 8013590:	e7f3      	b.n	801357a <__assert_func+0x12>
 8013592:	bf00      	nop
 8013594:	2000004c 	.word	0x2000004c
 8013598:	08014405 	.word	0x08014405
 801359c:	08014412 	.word	0x08014412
 80135a0:	08014440 	.word	0x08014440

080135a4 <_close_r>:
 80135a4:	b538      	push	{r3, r4, r5, lr}
 80135a6:	4d06      	ldr	r5, [pc, #24]	; (80135c0 <_close_r+0x1c>)
 80135a8:	2300      	movs	r3, #0
 80135aa:	4604      	mov	r4, r0
 80135ac:	4608      	mov	r0, r1
 80135ae:	602b      	str	r3, [r5, #0]
 80135b0:	f7f0 fa65 	bl	8003a7e <_close>
 80135b4:	1c43      	adds	r3, r0, #1
 80135b6:	d102      	bne.n	80135be <_close_r+0x1a>
 80135b8:	682b      	ldr	r3, [r5, #0]
 80135ba:	b103      	cbz	r3, 80135be <_close_r+0x1a>
 80135bc:	6023      	str	r3, [r4, #0]
 80135be:	bd38      	pop	{r3, r4, r5, pc}
 80135c0:	20003510 	.word	0x20003510

080135c4 <fiprintf>:
 80135c4:	b40e      	push	{r1, r2, r3}
 80135c6:	b503      	push	{r0, r1, lr}
 80135c8:	4601      	mov	r1, r0
 80135ca:	ab03      	add	r3, sp, #12
 80135cc:	4805      	ldr	r0, [pc, #20]	; (80135e4 <fiprintf+0x20>)
 80135ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80135d2:	6800      	ldr	r0, [r0, #0]
 80135d4:	9301      	str	r3, [sp, #4]
 80135d6:	f7ff fe41 	bl	801325c <_vfiprintf_r>
 80135da:	b002      	add	sp, #8
 80135dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80135e0:	b003      	add	sp, #12
 80135e2:	4770      	bx	lr
 80135e4:	2000004c 	.word	0x2000004c

080135e8 <_fstat_r>:
 80135e8:	b538      	push	{r3, r4, r5, lr}
 80135ea:	4d07      	ldr	r5, [pc, #28]	; (8013608 <_fstat_r+0x20>)
 80135ec:	2300      	movs	r3, #0
 80135ee:	4604      	mov	r4, r0
 80135f0:	4608      	mov	r0, r1
 80135f2:	4611      	mov	r1, r2
 80135f4:	602b      	str	r3, [r5, #0]
 80135f6:	f7f0 fa4e 	bl	8003a96 <_fstat>
 80135fa:	1c43      	adds	r3, r0, #1
 80135fc:	d102      	bne.n	8013604 <_fstat_r+0x1c>
 80135fe:	682b      	ldr	r3, [r5, #0]
 8013600:	b103      	cbz	r3, 8013604 <_fstat_r+0x1c>
 8013602:	6023      	str	r3, [r4, #0]
 8013604:	bd38      	pop	{r3, r4, r5, pc}
 8013606:	bf00      	nop
 8013608:	20003510 	.word	0x20003510

0801360c <_isatty_r>:
 801360c:	b538      	push	{r3, r4, r5, lr}
 801360e:	4d06      	ldr	r5, [pc, #24]	; (8013628 <_isatty_r+0x1c>)
 8013610:	2300      	movs	r3, #0
 8013612:	4604      	mov	r4, r0
 8013614:	4608      	mov	r0, r1
 8013616:	602b      	str	r3, [r5, #0]
 8013618:	f7f0 fa4d 	bl	8003ab6 <_isatty>
 801361c:	1c43      	adds	r3, r0, #1
 801361e:	d102      	bne.n	8013626 <_isatty_r+0x1a>
 8013620:	682b      	ldr	r3, [r5, #0]
 8013622:	b103      	cbz	r3, 8013626 <_isatty_r+0x1a>
 8013624:	6023      	str	r3, [r4, #0]
 8013626:	bd38      	pop	{r3, r4, r5, pc}
 8013628:	20003510 	.word	0x20003510

0801362c <_lseek_r>:
 801362c:	b538      	push	{r3, r4, r5, lr}
 801362e:	4d07      	ldr	r5, [pc, #28]	; (801364c <_lseek_r+0x20>)
 8013630:	4604      	mov	r4, r0
 8013632:	4608      	mov	r0, r1
 8013634:	4611      	mov	r1, r2
 8013636:	2200      	movs	r2, #0
 8013638:	602a      	str	r2, [r5, #0]
 801363a:	461a      	mov	r2, r3
 801363c:	f7f0 fa46 	bl	8003acc <_lseek>
 8013640:	1c43      	adds	r3, r0, #1
 8013642:	d102      	bne.n	801364a <_lseek_r+0x1e>
 8013644:	682b      	ldr	r3, [r5, #0]
 8013646:	b103      	cbz	r3, 801364a <_lseek_r+0x1e>
 8013648:	6023      	str	r3, [r4, #0]
 801364a:	bd38      	pop	{r3, r4, r5, pc}
 801364c:	20003510 	.word	0x20003510

08013650 <__ascii_mbtowc>:
 8013650:	b082      	sub	sp, #8
 8013652:	b901      	cbnz	r1, 8013656 <__ascii_mbtowc+0x6>
 8013654:	a901      	add	r1, sp, #4
 8013656:	b142      	cbz	r2, 801366a <__ascii_mbtowc+0x1a>
 8013658:	b14b      	cbz	r3, 801366e <__ascii_mbtowc+0x1e>
 801365a:	7813      	ldrb	r3, [r2, #0]
 801365c:	600b      	str	r3, [r1, #0]
 801365e:	7812      	ldrb	r2, [r2, #0]
 8013660:	1e10      	subs	r0, r2, #0
 8013662:	bf18      	it	ne
 8013664:	2001      	movne	r0, #1
 8013666:	b002      	add	sp, #8
 8013668:	4770      	bx	lr
 801366a:	4610      	mov	r0, r2
 801366c:	e7fb      	b.n	8013666 <__ascii_mbtowc+0x16>
 801366e:	f06f 0001 	mvn.w	r0, #1
 8013672:	e7f8      	b.n	8013666 <__ascii_mbtowc+0x16>

08013674 <memmove>:
 8013674:	4288      	cmp	r0, r1
 8013676:	b510      	push	{r4, lr}
 8013678:	eb01 0402 	add.w	r4, r1, r2
 801367c:	d902      	bls.n	8013684 <memmove+0x10>
 801367e:	4284      	cmp	r4, r0
 8013680:	4623      	mov	r3, r4
 8013682:	d807      	bhi.n	8013694 <memmove+0x20>
 8013684:	1e43      	subs	r3, r0, #1
 8013686:	42a1      	cmp	r1, r4
 8013688:	d008      	beq.n	801369c <memmove+0x28>
 801368a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801368e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013692:	e7f8      	b.n	8013686 <memmove+0x12>
 8013694:	4402      	add	r2, r0
 8013696:	4601      	mov	r1, r0
 8013698:	428a      	cmp	r2, r1
 801369a:	d100      	bne.n	801369e <memmove+0x2a>
 801369c:	bd10      	pop	{r4, pc}
 801369e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80136a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80136a6:	e7f7      	b.n	8013698 <memmove+0x24>

080136a8 <_realloc_r>:
 80136a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136ac:	4680      	mov	r8, r0
 80136ae:	4614      	mov	r4, r2
 80136b0:	460e      	mov	r6, r1
 80136b2:	b921      	cbnz	r1, 80136be <_realloc_r+0x16>
 80136b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80136b8:	4611      	mov	r1, r2
 80136ba:	f7fd b8c3 	b.w	8010844 <_malloc_r>
 80136be:	b92a      	cbnz	r2, 80136cc <_realloc_r+0x24>
 80136c0:	f7fd f854 	bl	801076c <_free_r>
 80136c4:	4625      	mov	r5, r4
 80136c6:	4628      	mov	r0, r5
 80136c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136cc:	f000 f83b 	bl	8013746 <_malloc_usable_size_r>
 80136d0:	4284      	cmp	r4, r0
 80136d2:	4607      	mov	r7, r0
 80136d4:	d802      	bhi.n	80136dc <_realloc_r+0x34>
 80136d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80136da:	d812      	bhi.n	8013702 <_realloc_r+0x5a>
 80136dc:	4621      	mov	r1, r4
 80136de:	4640      	mov	r0, r8
 80136e0:	f7fd f8b0 	bl	8010844 <_malloc_r>
 80136e4:	4605      	mov	r5, r0
 80136e6:	2800      	cmp	r0, #0
 80136e8:	d0ed      	beq.n	80136c6 <_realloc_r+0x1e>
 80136ea:	42bc      	cmp	r4, r7
 80136ec:	4622      	mov	r2, r4
 80136ee:	4631      	mov	r1, r6
 80136f0:	bf28      	it	cs
 80136f2:	463a      	movcs	r2, r7
 80136f4:	f7fd f824 	bl	8010740 <memcpy>
 80136f8:	4631      	mov	r1, r6
 80136fa:	4640      	mov	r0, r8
 80136fc:	f7fd f836 	bl	801076c <_free_r>
 8013700:	e7e1      	b.n	80136c6 <_realloc_r+0x1e>
 8013702:	4635      	mov	r5, r6
 8013704:	e7df      	b.n	80136c6 <_realloc_r+0x1e>
	...

08013708 <_read_r>:
 8013708:	b538      	push	{r3, r4, r5, lr}
 801370a:	4d07      	ldr	r5, [pc, #28]	; (8013728 <_read_r+0x20>)
 801370c:	4604      	mov	r4, r0
 801370e:	4608      	mov	r0, r1
 8013710:	4611      	mov	r1, r2
 8013712:	2200      	movs	r2, #0
 8013714:	602a      	str	r2, [r5, #0]
 8013716:	461a      	mov	r2, r3
 8013718:	f7f0 f994 	bl	8003a44 <_read>
 801371c:	1c43      	adds	r3, r0, #1
 801371e:	d102      	bne.n	8013726 <_read_r+0x1e>
 8013720:	682b      	ldr	r3, [r5, #0]
 8013722:	b103      	cbz	r3, 8013726 <_read_r+0x1e>
 8013724:	6023      	str	r3, [r4, #0]
 8013726:	bd38      	pop	{r3, r4, r5, pc}
 8013728:	20003510 	.word	0x20003510

0801372c <__ascii_wctomb>:
 801372c:	b149      	cbz	r1, 8013742 <__ascii_wctomb+0x16>
 801372e:	2aff      	cmp	r2, #255	; 0xff
 8013730:	bf85      	ittet	hi
 8013732:	238a      	movhi	r3, #138	; 0x8a
 8013734:	6003      	strhi	r3, [r0, #0]
 8013736:	700a      	strbls	r2, [r1, #0]
 8013738:	f04f 30ff 	movhi.w	r0, #4294967295
 801373c:	bf98      	it	ls
 801373e:	2001      	movls	r0, #1
 8013740:	4770      	bx	lr
 8013742:	4608      	mov	r0, r1
 8013744:	4770      	bx	lr

08013746 <_malloc_usable_size_r>:
 8013746:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801374a:	1f18      	subs	r0, r3, #4
 801374c:	2b00      	cmp	r3, #0
 801374e:	bfbc      	itt	lt
 8013750:	580b      	ldrlt	r3, [r1, r0]
 8013752:	18c0      	addlt	r0, r0, r3
 8013754:	4770      	bx	lr
	...

08013758 <_init>:
 8013758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801375a:	bf00      	nop
 801375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801375e:	bc08      	pop	{r3}
 8013760:	469e      	mov	lr, r3
 8013762:	4770      	bx	lr

08013764 <_fini>:
 8013764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013766:	bf00      	nop
 8013768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801376a:	bc08      	pop	{r3}
 801376c:	469e      	mov	lr, r3
 801376e:	4770      	bx	lr
