

================================================================
== Vivado HLS Report for 'Conv_1_28_16_3_s'
================================================================
* Date:           Thu May  9 12:57:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.385|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  155|  85649697|  155|  85649697|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+--------+----------+----------+-----------+-----------+--------------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  |     Trip     |          |
        |          Loop Name          |   min  |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-----------------------------+--------+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1                     |     146|       146|         4|          1|          1|           144|    yes   |
        |- Loop 2                     |  674407|  85649689|    674407|          -|          -|    1 ~ 127   |    no    |
        | + Loop 2.1                  |    2408|      2408|        86|          -|          -|            28|    no    |
        |  ++ Loop 2.1.1              |      84|        84|         3|          -|          -|            28|    no    |
        | + Loop 2.2                  |  671996|    671996|     25846|          -|          -|            26|    no    |
        |  ++ Loop 2.2.1              |   25844|     25844|       994|          -|          -|            26|    no    |
        |   +++ Loop 2.2.1.1          |     992|       992|        62|          -|          -|            16|    no    |
        |    ++++ Loop 2.2.1.1.1      |      60|        60|        20|          -|          -|             3|    no    |
        |     +++++ Loop 2.2.1.1.1.1  |      18|        18|         6|          -|          -|             3|    no    |
        |- Loop 3                     |     144|    147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-----------------------------+--------+----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 4, States = { 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_s & !tmp_62)
	18  / (!tmp_s & tmp_62)
	33  / (tmp_s)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	17  / (!tmp_68)
	16  / (tmp_68)
16 --> 
	15  / true
17 --> 
18 --> 
	19  / (tmp_67)
	17  / (!tmp_67)
19 --> 
	20  / (!exitcond3)
	23  / (exitcond3)
20 --> 
	21  / (!exitcond6 & k == 0) | (!exitcond6 & k == 1) | (!exitcond6 & k == 2) | (!exitcond6 & k == 3) | (!exitcond6 & k == 4) | (!exitcond6 & k == 5) | (!exitcond6 & k == 6) | (!exitcond6 & k == 7) | (!exitcond6 & k == 8) | (!exitcond6 & k == 9) | (!exitcond6 & k == 10) | (!exitcond6 & k == 11) | (!exitcond6 & k == 12) | (!exitcond6 & k == 13) | (!exitcond6 & k == 14) | (!exitcond6 & k == 15) | (!exitcond6 & k == 16) | (!exitcond6 & k == 17) | (!exitcond6 & k == 18) | (!exitcond6 & k == 19) | (!exitcond6 & k == 20) | (!exitcond6 & k == 21) | (!exitcond6 & k == 22) | (!exitcond6 & k == 23) | (!exitcond6 & k == 24) | (!exitcond6 & k == 25) | (!exitcond6 & k == 26) | (!exitcond6 & k == 27) | (!exitcond6 & k == 28) | (!exitcond6 & k == 29) | (!exitcond6 & k == 30) | (!exitcond6 & k == 31)
	19  / (exitcond6)
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 
	24  / (!exitcond4)
	18  / (exitcond4)
24 --> 
	25  / (!exitcond5)
	23  / (exitcond5)
25 --> 
	26  / (!exitcond7)
	24  / (exitcond7)
26 --> 
	27  / (!exitcond1)
	25  / (exitcond1)
27 --> 
	28  / (!exitcond8)
	26  / (exitcond8)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	27  / true
33 --> 
	37  / (exitcond_flatten)
	34  / (!exitcond_flatten)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	33  / true
37 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:23]   --->   Operation 38 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [CNN_HLS/convolution.h:25]   --->   Operation 39 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_76 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:27]   --->   Operation 40 'read' 'tmp_V_76' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_76)" [CNN_HLS/convolution.h:29]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_78 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:31]   --->   Operation 42 'read' 'tmp_V_78' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_78)" [CNN_HLS/convolution.h:33]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_80 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:35]   --->   Operation 44 'read' 'tmp_V_80' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_80)" [CNN_HLS/convolution.h:37]   --->   Operation 45 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_82 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:39]   --->   Operation 46 'read' 'tmp_V_82' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_82)" [CNN_HLS/convolution.h:41]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_84 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:43]   --->   Operation 48 'read' 'tmp_V_84' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_84)" [CNN_HLS/convolution.h:45]   --->   Operation 49 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str102, i32 0, i32 0, [1 x i8]* @p_str103, [1 x i8]* @p_str104, [1 x i8]* @p_str105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str106, [1 x i8]* @p_str107)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([28 x i8]* @A_V_0, [28 x i8]* @A_V_188, [28 x i8]* @A_V_289, [28 x i8]* @A_V_390, [28 x i8]* @A_V_491, [28 x i8]* @A_V_5, [28 x i8]* @A_V_6, [28 x i8]* @A_V_7, [28 x i8]* @A_V_8, [28 x i8]* @A_V_9, [28 x i8]* @A_V_10, [28 x i8]* @A_V_11, [28 x i8]* @A_V_12, [28 x i8]* @A_V_13, [28 x i8]* @A_V_14, [28 x i8]* @A_V_15, [28 x i8]* @A_V_16, [28 x i8]* @A_V_17, [28 x i8]* @A_V_18, [28 x i8]* @A_V_19, [28 x i8]* @A_V_20, [28 x i8]* @A_V_21, [28 x i8]* @A_V_22, [28 x i8]* @A_V_23, [28 x i8]* @A_V_24, [28 x i8]* @A_V_25, [28 x i8]* @A_V_26, [28 x i8]* @A_V_27, [1 x i8]* @p_str1, [14 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/convolution.h:15]   --->   Operation 52 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([48 x i8]* @B_V_0, [48 x i8]* @B_V_192, [48 x i8]* @B_V_293, [1 x i8]* @p_str1, [14 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/convolution.h:16]   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_86 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:47]   --->   Operation 54 'read' 'tmp_V_86' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_86)" [CNN_HLS/convolution.h:49]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 56 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 1" [CNN_HLS/convolution.h:51]   --->   Operation 56 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader362.0.preheader, label %1" [CNN_HLS/convolution.h:51]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.42ns)   --->   "%tmp_62 = icmp eq i16 %tmp_V, 0" [CNN_HLS/convolution.h:64]   --->   Operation 58 'icmp' 'tmp_62' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader360.preheader, label %7" [CNN_HLS/convolution.h:64]   --->   Operation 59 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_84 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 60 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_62)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_80 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 61 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_62)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_65 = sext i16 %tmp_V_78 to i32" [CNN_HLS/convolution.h:100]   --->   Operation 62 'sext' 'tmp_65' <Predicate = (!tmp_s & !tmp_62)> <Delay = 0.00>
ST_7 : Operation 63 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_65, %tmp_65" [CNN_HLS/convolution.h:100]   --->   Operation 63 'mul' 'tmp3' <Predicate = (!tmp_s & !tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 64 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 64 'mul' 'tmp4' <Predicate = (!tmp_s & !tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader360" [CNN_HLS/convolution.h:66]   --->   Operation 65 'br' <Predicate = (!tmp_s & tmp_62)> <Delay = 1.76>
ST_7 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader362.0" [CNN_HLS/convolution.h:53]   --->   Operation 66 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 67 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_65, %tmp_65" [CNN_HLS/convolution.h:100]   --->   Operation 67 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 68 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 69 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %tmp_65, %tmp_65" [CNN_HLS/convolution.h:100]   --->   Operation 69 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 70 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/convolution.h:100]   --->   Operation 70 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 71 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/convolution.h:100]   --->   Operation 71 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 72 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/convolution.h:100]   --->   Operation 72 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 73 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/convolution.h:100]   --->   Operation 73 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 74 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/convolution.h:100]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 75 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/convolution.h:100]   --->   Operation 75 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (1.76ns)   --->   "br label %8" [CNN_HLS/convolution.h:101]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%i7 = phi i31 [ 0, %7 ], [ %i_s, %9 ]" [CNN_HLS/convolution.h:101]   --->   Operation 77 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%i7_cast = zext i31 %i7 to i32" [CNN_HLS/convolution.h:101]   --->   Operation 78 'zext' 'i7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_68 = icmp slt i32 %i7_cast, %KER_bound" [CNN_HLS/convolution.h:101]   --->   Operation 79 'icmp' 'tmp_68' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (2.52ns)   --->   "%i_s = add i31 %i7, 1" [CNN_HLS/convolution.h:101]   --->   Operation 80 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %9, label %.loopexit.loopexit" [CNN_HLS/convolution.h:101]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str35)" [CNN_HLS/convolution.h:102]   --->   Operation 82 'specregionbegin' 'tmp_126' <Predicate = (tmp_68)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:103]   --->   Operation 83 'speclooptripcount' <Predicate = (tmp_68)> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:104]   --->   Operation 84 'specpipeline' <Predicate = (tmp_68)> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (2.18ns)   --->   "%tmp_V_89 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:105]   --->   Operation 85 'read' 'tmp_V_89' <Predicate = (tmp_68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_89)" [CNN_HLS/convolution.h:106]   --->   Operation 86 'write' <Predicate = (tmp_68)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str35, i32 %tmp_126)" [CNN_HLS/convolution.h:107]   --->   Operation 87 'specregionend' 'empty_75' <Predicate = (tmp_68)> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "br label %8" [CNN_HLS/convolution.h:101]   --->   Operation 88 'br' <Predicate = (tmp_68)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 89 'br' <Predicate = (!tmp_s & !tmp_62)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit366"   --->   Operation 90 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/convolution.h:109]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 3.40>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_1, %6 ], [ 0, %.preheader360.preheader ]"   --->   Operation 92 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [CNN_HLS/convolution.h:66]   --->   Operation 93 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (2.42ns)   --->   "%tmp_67 = icmp slt i16 %num_img_cast, %tmp_V_76" [CNN_HLS/convolution.h:66]   --->   Operation 94 'icmp' 'tmp_67' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 95 [1/1] (1.94ns)   --->   "%num_img_1 = add i15 %num_img, 1" [CNN_HLS/convolution.h:66]   --->   Operation 95 'add' 'num_img_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %2, label %.loopexit.loopexit401" [CNN_HLS/convolution.h:66]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str32)" [CNN_HLS/convolution.h:67]   --->   Operation 97 'specregionbegin' 'tmp' <Predicate = (tmp_67)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:68]   --->   Operation 98 'speclooptripcount' <Predicate = (tmp_67)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (1.76ns)   --->   "br label %.loopexit396" [CNN_HLS/convolution.h:69]   --->   Operation 99 'br' <Predicate = (tmp_67)> <Delay = 1.76>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 100 'br' <Predicate = (!tmp_67)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 2.34>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%j1 = phi i5 [ 0, %2 ], [ %j, %.loopexit396.loopexit ]"   --->   Operation 101 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %j1, -4" [CNN_HLS/convolution.h:69]   --->   Operation 102 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (1.78ns)   --->   "%j = add i5 %j1, 1" [CNN_HLS/convolution.h:69]   --->   Operation 104 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader357.preheader, label %.preheader359.preheader" [CNN_HLS/convolution.h:69]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_69 = zext i5 %j1 to i64" [CNN_HLS/convolution.h:75]   --->   Operation 106 'zext' 'tmp_69' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr [28 x i8]* @A_V_0, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 107 'getelementptr' 'A_V_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%A_V_10_addr = getelementptr [28 x i8]* @A_V_10, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 108 'getelementptr' 'A_V_10_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%A_V_11_addr = getelementptr [28 x i8]* @A_V_11, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 109 'getelementptr' 'A_V_11_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%A_V_12_addr = getelementptr [28 x i8]* @A_V_12, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 110 'getelementptr' 'A_V_12_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%A_V_13_addr = getelementptr [28 x i8]* @A_V_13, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 111 'getelementptr' 'A_V_13_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%A_V_14_addr = getelementptr [28 x i8]* @A_V_14, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 112 'getelementptr' 'A_V_14_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%A_V_15_addr = getelementptr [28 x i8]* @A_V_15, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 113 'getelementptr' 'A_V_15_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%A_V_16_addr = getelementptr [28 x i8]* @A_V_16, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 114 'getelementptr' 'A_V_16_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%A_V_17_addr = getelementptr [28 x i8]* @A_V_17, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 115 'getelementptr' 'A_V_17_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%A_V_18_addr = getelementptr [28 x i8]* @A_V_18, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 116 'getelementptr' 'A_V_18_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%A_V_188_addr = getelementptr [28 x i8]* @A_V_188, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 117 'getelementptr' 'A_V_188_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%A_V_19_addr = getelementptr [28 x i8]* @A_V_19, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 118 'getelementptr' 'A_V_19_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%A_V_20_addr = getelementptr [28 x i8]* @A_V_20, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 119 'getelementptr' 'A_V_20_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%A_V_21_addr = getelementptr [28 x i8]* @A_V_21, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 120 'getelementptr' 'A_V_21_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%A_V_22_addr = getelementptr [28 x i8]* @A_V_22, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 121 'getelementptr' 'A_V_22_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%A_V_23_addr = getelementptr [28 x i8]* @A_V_23, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 122 'getelementptr' 'A_V_23_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%A_V_24_addr = getelementptr [28 x i8]* @A_V_24, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 123 'getelementptr' 'A_V_24_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%A_V_25_addr = getelementptr [28 x i8]* @A_V_25, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 124 'getelementptr' 'A_V_25_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%A_V_26_addr = getelementptr [28 x i8]* @A_V_26, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 125 'getelementptr' 'A_V_26_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%A_V_27_addr = getelementptr [28 x i8]* @A_V_27, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 126 'getelementptr' 'A_V_27_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%A_V_289_addr = getelementptr [28 x i8]* @A_V_289, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 127 'getelementptr' 'A_V_289_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%A_V_390_addr = getelementptr [28 x i8]* @A_V_390, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 128 'getelementptr' 'A_V_390_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%A_V_491_addr = getelementptr [28 x i8]* @A_V_491, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 129 'getelementptr' 'A_V_491_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%A_V_5_addr = getelementptr [28 x i8]* @A_V_5, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 130 'getelementptr' 'A_V_5_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%A_V_6_addr = getelementptr [28 x i8]* @A_V_6, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 131 'getelementptr' 'A_V_6_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%A_V_7_addr = getelementptr [28 x i8]* @A_V_7, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 132 'getelementptr' 'A_V_7_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr [28 x i8]* @A_V_8, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 133 'getelementptr' 'A_V_8_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr [28 x i8]* @A_V_9, i64 0, i64 %tmp_69" [CNN_HLS/convolution.h:75]   --->   Operation 134 'getelementptr' 'A_V_9_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader359" [CNN_HLS/convolution.h:70]   --->   Operation 135 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_19 : Operation 136 [1/1] (1.76ns)   --->   "br label %.preheader357" [CNN_HLS/convolution.h:77]   --->   Operation 136 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 20 <SV = 9> <Delay = 2.18>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_4, %.preheader358.preheader66 ], [ 0, %.preheader359.preheader ]"   --->   Operation 137 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (1.36ns)   --->   "%exitcond6 = icmp eq i5 %k, -4" [CNN_HLS/convolution.h:70]   --->   Operation 138 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 139 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (1.78ns)   --->   "%k_4 = add i5 %k, 1" [CNN_HLS/convolution.h:70]   --->   Operation 140 'add' 'k_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.loopexit396.loopexit, label %.preheader358.preheader" [CNN_HLS/convolution.h:70]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (2.18ns)   --->   "%tmp_V_90 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:74]   --->   Operation 142 'read' 'tmp_V_90' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i16 %tmp_V_90 to i8" [CNN_HLS/convolution.h:75]   --->   Operation 143 'trunc' 'tmp_139' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (1.42ns)   --->   "switch i5 %k, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [CNN_HLS/convolution.h:75]   --->   Operation 144 'switch' <Predicate = (!exitcond6)> <Delay = 1.42>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit396"   --->   Operation 145 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 2.32>
ST_21 : Operation 146 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_26_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 146 'store' <Predicate = (k == 26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 147 'br' <Predicate = (k == 26)> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_25_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 148 'store' <Predicate = (k == 25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 149 'br' <Predicate = (k == 25)> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_24_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 150 'store' <Predicate = (k == 24)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 151 'br' <Predicate = (k == 24)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_23_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 152 'store' <Predicate = (k == 23)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 153 'br' <Predicate = (k == 23)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_22_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 154 'store' <Predicate = (k == 22)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 155 'br' <Predicate = (k == 22)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_21_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 156 'store' <Predicate = (k == 21)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 157 'br' <Predicate = (k == 21)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_20_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 158 'store' <Predicate = (k == 20)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 159 'br' <Predicate = (k == 20)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_19_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 160 'store' <Predicate = (k == 19)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 161 'br' <Predicate = (k == 19)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_18_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 162 'store' <Predicate = (k == 18)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 163 'br' <Predicate = (k == 18)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_17_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 164 'store' <Predicate = (k == 17)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 165 'br' <Predicate = (k == 17)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_16_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 166 'store' <Predicate = (k == 16)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 167 'br' <Predicate = (k == 16)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_15_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 168 'store' <Predicate = (k == 15)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 169 'br' <Predicate = (k == 15)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_14_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 170 'store' <Predicate = (k == 14)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 171 'br' <Predicate = (k == 14)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_13_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 172 'store' <Predicate = (k == 13)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 173 'br' <Predicate = (k == 13)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_12_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 174 'store' <Predicate = (k == 12)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 175 'br' <Predicate = (k == 12)> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_11_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 176 'store' <Predicate = (k == 11)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 177 'br' <Predicate = (k == 11)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_10_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 178 'store' <Predicate = (k == 10)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 179 'br' <Predicate = (k == 10)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_9_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 180 'store' <Predicate = (k == 9)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 181 'br' <Predicate = (k == 9)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_8_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 182 'store' <Predicate = (k == 8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 183 'br' <Predicate = (k == 8)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_7_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 184 'store' <Predicate = (k == 7)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 185 'br' <Predicate = (k == 7)> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_6_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 186 'store' <Predicate = (k == 6)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 187 'br' <Predicate = (k == 6)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_5_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 188 'store' <Predicate = (k == 5)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 189 'br' <Predicate = (k == 5)> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_491_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 190 'store' <Predicate = (k == 4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 191 'br' <Predicate = (k == 4)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_390_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 192 'store' <Predicate = (k == 3)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 193 'br' <Predicate = (k == 3)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_289_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 194 'store' <Predicate = (k == 2)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 195 'br' <Predicate = (k == 2)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_188_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 196 'store' <Predicate = (k == 1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 197 'br' <Predicate = (k == 1)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_0_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 198 'store' <Predicate = (k == 0)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 199 'br' <Predicate = (k == 0)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (2.32ns)   --->   "store i8 %tmp_139, i8* %A_V_27_addr, align 1" [CNN_HLS/convolution.h:75]   --->   Operation 200 'store' <Predicate = (k == 27) | (k == 28) | (k == 29) | (k == 30) | (k == 31)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader358.preheader66" [CNN_HLS/convolution.h:75]   --->   Operation 201 'br' <Predicate = (k == 27) | (k == 28) | (k == 29) | (k == 30) | (k == 31)> <Delay = 0.00>

State 22 <SV = 11> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader359" [CNN_HLS/convolution.h:70]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 2.34>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%ia = phi i5 [ %ia_3, %5 ], [ 1, %.preheader357.preheader ]"   --->   Operation 203 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %ia, -5" [CNN_HLS/convolution.h:77]   --->   Operation 204 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 205 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %.preheader356.preheader" [CNN_HLS/convolution.h:77]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (1.76ns)   --->   "br label %.preheader356" [CNN_HLS/convolution.h:79]   --->   Operation 207 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str32, i32 %tmp)" [CNN_HLS/convolution.h:96]   --->   Operation 208 'specregionend' 'empty_74' <Predicate = (exitcond4)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader360" [CNN_HLS/convolution.h:66]   --->   Operation 209 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 2.34>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%ib = phi i5 [ %ib_3, %4 ], [ 1, %.preheader356.preheader ]"   --->   Operation 210 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %ib, -5" [CNN_HLS/convolution.h:79]   --->   Operation 211 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 212 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %.preheader355.preheader" [CNN_HLS/convolution.h:79]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (1.76ns)   --->   "br label %.preheader355" [CNN_HLS/convolution.h:81]   --->   Operation 214 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_24 : Operation 215 [1/1] (1.78ns)   --->   "%ia_3 = add i5 %ia, 1" [CNN_HLS/convolution.h:77]   --->   Operation 215 'add' 'ia_3' <Predicate = (exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader357" [CNN_HLS/convolution.h:77]   --->   Operation 216 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 25 <SV = 11> <Delay = 2.34>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%i3 = phi i5 [ %i_3, %.preheader354.1 ], [ 0, %.preheader355.preheader ]"   --->   Operation 217 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (1.36ns)   --->   "%exitcond7 = icmp eq i5 %i3, -16" [CNN_HLS/convolution.h:81]   --->   Operation 218 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 219 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i3, 1" [CNN_HLS/convolution.h:81]   --->   Operation 220 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %4, label %.preheader354.preheader" [CNN_HLS/convolution.h:81]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i5 %i3 to i7" [CNN_HLS/convolution.h:81]   --->   Operation 222 'zext' 'tmp_70_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_140 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i3, i2 0)" [CNN_HLS/convolution.h:81]   --->   Operation 223 'bitconcatenate' 'tmp_140' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (1.87ns)   --->   "%tmp_141 = sub i7 %tmp_140, %tmp_70_cast" [CNN_HLS/convolution.h:81]   --->   Operation 224 'sub' 'tmp_141' <Predicate = (!exitcond7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str34)" [CNN_HLS/convolution.h:85]   --->   Operation 225 'specregionbegin' 'tmp_127' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.76ns)   --->   "br label %.loopexit395" [CNN_HLS/convolution.h:87]   --->   Operation 226 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_25 : Operation 227 [1/1] (1.78ns)   --->   "%ib_3 = add i5 %ib, 1" [CNN_HLS/convolution.h:79]   --->   Operation 227 'add' 'ib_3' <Predicate = (exitcond7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader356" [CNN_HLS/convolution.h:79]   --->   Operation 228 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 3.34>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%p_0144_1 = phi i8 [ 0, %.preheader354.preheader ], [ %p_0144_2, %.loopexit395.loopexit ]" [CNN_HLS/convolution.h:89]   --->   Operation 229 'phi' 'p_0144_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%ka5 = phi i2 [ 0, %.preheader354.preheader ], [ %ka_4, %.loopexit395.loopexit ]" [CNN_HLS/convolution.h:87]   --->   Operation 230 'phi' 'ka5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%ka5_cast_cast = zext i2 %ka5 to i3" [CNN_HLS/convolution.h:87]   --->   Operation 231 'zext' 'ka5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %ka5, -1" [CNN_HLS/convolution.h:87]   --->   Operation 232 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 233 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (1.56ns)   --->   "%ka_4 = add i2 %ka5, 1" [CNN_HLS/convolution.h:87]   --->   Operation 234 'add' 'ka_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader354.1, label %.preheader.preheader.0" [CNN_HLS/convolution.h:87]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (1.56ns)   --->   "%tmp1 = add i3 %ka5_cast_cast, -1" [CNN_HLS/convolution.h:89]   --->   Operation 236 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i3 %tmp1 to i5" [CNN_HLS/convolution.h:89]   --->   Operation 237 'sext' 'tmp1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (1.78ns)   --->   "%tmp_116 = add i5 %ia, %tmp1_cast" [CNN_HLS/convolution.h:89]   --->   Operation 238 'add' 'tmp_116' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_117 = zext i5 %tmp_116 to i64" [CNN_HLS/convolution.h:89]   --->   Operation 239 'zext' 'tmp_117' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr [28 x i8]* @A_V_0, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 240 'getelementptr' 'A_V_0_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_10_addr_1 = getelementptr [28 x i8]* @A_V_10, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 241 'getelementptr' 'A_V_10_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%A_V_11_addr_1 = getelementptr [28 x i8]* @A_V_11, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 242 'getelementptr' 'A_V_11_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_12_addr_1 = getelementptr [28 x i8]* @A_V_12, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 243 'getelementptr' 'A_V_12_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_13_addr_1 = getelementptr [28 x i8]* @A_V_13, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 244 'getelementptr' 'A_V_13_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%A_V_14_addr_1 = getelementptr [28 x i8]* @A_V_14, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 245 'getelementptr' 'A_V_14_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%A_V_15_addr_1 = getelementptr [28 x i8]* @A_V_15, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 246 'getelementptr' 'A_V_15_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%A_V_16_addr_1 = getelementptr [28 x i8]* @A_V_16, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 247 'getelementptr' 'A_V_16_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%A_V_17_addr_1 = getelementptr [28 x i8]* @A_V_17, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 248 'getelementptr' 'A_V_17_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%A_V_18_addr_1 = getelementptr [28 x i8]* @A_V_18, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 249 'getelementptr' 'A_V_18_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%A_V_188_addr_1 = getelementptr [28 x i8]* @A_V_188, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 250 'getelementptr' 'A_V_188_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%A_V_19_addr_1 = getelementptr [28 x i8]* @A_V_19, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 251 'getelementptr' 'A_V_19_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%A_V_20_addr_1 = getelementptr [28 x i8]* @A_V_20, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 252 'getelementptr' 'A_V_20_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%A_V_21_addr_1 = getelementptr [28 x i8]* @A_V_21, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 253 'getelementptr' 'A_V_21_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_22_addr_1 = getelementptr [28 x i8]* @A_V_22, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 254 'getelementptr' 'A_V_22_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%A_V_23_addr_1 = getelementptr [28 x i8]* @A_V_23, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 255 'getelementptr' 'A_V_23_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%A_V_24_addr_1 = getelementptr [28 x i8]* @A_V_24, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 256 'getelementptr' 'A_V_24_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%A_V_25_addr_1 = getelementptr [28 x i8]* @A_V_25, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 257 'getelementptr' 'A_V_25_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%A_V_26_addr_1 = getelementptr [28 x i8]* @A_V_26, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 258 'getelementptr' 'A_V_26_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%A_V_27_addr_1 = getelementptr [28 x i8]* @A_V_27, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 259 'getelementptr' 'A_V_27_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%A_V_289_addr_1 = getelementptr [28 x i8]* @A_V_289, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 260 'getelementptr' 'A_V_289_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%A_V_390_addr_1 = getelementptr [28 x i8]* @A_V_390, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 261 'getelementptr' 'A_V_390_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%A_V_491_addr_1 = getelementptr [28 x i8]* @A_V_491, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 262 'getelementptr' 'A_V_491_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%A_V_5_addr_1 = getelementptr [28 x i8]* @A_V_5, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 263 'getelementptr' 'A_V_5_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%A_V_6_addr_1 = getelementptr [28 x i8]* @A_V_6, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 264 'getelementptr' 'A_V_6_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%A_V_7_addr_1 = getelementptr [28 x i8]* @A_V_7, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 265 'getelementptr' 'A_V_7_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%A_V_8_addr_1 = getelementptr [28 x i8]* @A_V_8, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 266 'getelementptr' 'A_V_8_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%A_V_9_addr_1 = getelementptr [28 x i8]* @A_V_9, i64 0, i64 %tmp_117" [CNN_HLS/convolution.h:89]   --->   Operation 267 'getelementptr' 'A_V_9_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i2 %ka5 to i7" [CNN_HLS/convolution.h:87]   --->   Operation 268 'zext' 'tmp_118_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (1.87ns)   --->   "%tmp_144 = add i7 %tmp_141, %tmp_118_cast" [CNN_HLS/convolution.h:81]   --->   Operation 269 'add' 'tmp_144' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_145_cast = sext i7 %tmp_144 to i64" [CNN_HLS/convolution.h:81]   --->   Operation 270 'sext' 'tmp_145_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr [48 x i8]* @B_V_0, i64 0, i64 %tmp_145_cast" [CNN_HLS/convolution.h:81]   --->   Operation 271 'getelementptr' 'B_V_0_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%B_V_192_addr_1 = getelementptr [48 x i8]* @B_V_192, i64 0, i64 %tmp_145_cast" [CNN_HLS/convolution.h:81]   --->   Operation 272 'getelementptr' 'B_V_192_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%B_V_293_addr_1 = getelementptr [48 x i8]* @B_V_293, i64 0, i64 %tmp_145_cast" [CNN_HLS/convolution.h:81]   --->   Operation 273 'getelementptr' 'B_V_293_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (1.76ns)   --->   "br label %.preheader.0" [CNN_HLS/convolution.h:88]   --->   Operation 274 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i8 %p_0144_1 to i7" [CNN_HLS/convolution.h:87]   --->   Operation 275 'trunc' 'tmp_142' <Predicate = (exitcond1)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str34, i32 %tmp_127)" [CNN_HLS/convolution.h:90]   --->   Operation 276 'specregionend' 'empty_73' <Predicate = (exitcond1)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0144_1, i32 7)" [CNN_HLS/config.h:23->CNN_HLS/convolution.h:91]   --->   Operation 277 'bitselect' 'tmp_143' <Predicate = (exitcond1)> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.99ns)   --->   "%x_V_y_V_i = select i1 %tmp_143, i7 0, i7 %tmp_142" [CNN_HLS/config.h:23->CNN_HLS/convolution.h:91]   --->   Operation 278 'select' 'x_V_y_V_i' <Predicate = (exitcond1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%Outbuf_V = zext i7 %x_V_y_V_i to i16" [CNN_HLS/convolution.h:91]   --->   Operation 279 'zext' 'Outbuf_V' <Predicate = (exitcond1)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [CNN_HLS/convolution.h:92]   --->   Operation 280 'write' <Predicate = (exitcond1)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader355" [CNN_HLS/convolution.h:81]   --->   Operation 281 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 2.32>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%p_0144_2 = phi i8 [ %buf_V, %3 ], [ %p_0144_1, %.preheader.preheader.0 ]" [CNN_HLS/convolution.h:89]   --->   Operation 282 'phi' 'p_0144_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%kb6 = phi i2 [ %kb_4, %3 ], [ 0, %.preheader.preheader.0 ]" [CNN_HLS/convolution.h:88]   --->   Operation 283 'phi' 'kb6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %kb6, -1" [CNN_HLS/convolution.h:88]   --->   Operation 284 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 285 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.56ns)   --->   "%kb_4 = add i2 %kb6, 1" [CNN_HLS/convolution.h:88]   --->   Operation 286 'add' 'kb_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit395.loopexit, label %3" [CNN_HLS/convolution.h:88]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [2/2] (2.32ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 288 'load' 'A_V_0_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 289 [2/2] (2.32ns)   --->   "%A_V_188_load = load i8* %A_V_188_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 289 'load' 'A_V_188_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 290 [2/2] (2.32ns)   --->   "%A_V_289_load = load i8* %A_V_289_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 290 'load' 'A_V_289_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 291 [2/2] (2.32ns)   --->   "%A_V_390_load = load i8* %A_V_390_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 291 'load' 'A_V_390_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 292 [2/2] (2.32ns)   --->   "%A_V_491_load = load i8* %A_V_491_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 292 'load' 'A_V_491_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 293 [2/2] (2.32ns)   --->   "%A_V_5_load = load i8* %A_V_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 293 'load' 'A_V_5_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 294 [2/2] (2.32ns)   --->   "%A_V_6_load = load i8* %A_V_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 294 'load' 'A_V_6_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 295 [2/2] (2.32ns)   --->   "%A_V_7_load = load i8* %A_V_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 295 'load' 'A_V_7_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 296 [2/2] (2.32ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 296 'load' 'A_V_8_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 297 [2/2] (2.32ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 297 'load' 'A_V_9_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 298 [2/2] (2.32ns)   --->   "%A_V_10_load = load i8* %A_V_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 298 'load' 'A_V_10_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 299 [2/2] (2.32ns)   --->   "%A_V_11_load = load i8* %A_V_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 299 'load' 'A_V_11_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 300 [2/2] (2.32ns)   --->   "%A_V_12_load = load i8* %A_V_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 300 'load' 'A_V_12_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 301 [2/2] (2.32ns)   --->   "%A_V_13_load = load i8* %A_V_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 301 'load' 'A_V_13_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 302 [2/2] (2.32ns)   --->   "%A_V_14_load = load i8* %A_V_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 302 'load' 'A_V_14_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 303 [2/2] (2.32ns)   --->   "%A_V_15_load = load i8* %A_V_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 303 'load' 'A_V_15_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 304 [2/2] (2.32ns)   --->   "%A_V_16_load = load i8* %A_V_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 304 'load' 'A_V_16_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 305 [2/2] (2.32ns)   --->   "%A_V_17_load = load i8* %A_V_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 305 'load' 'A_V_17_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 306 [2/2] (2.32ns)   --->   "%A_V_18_load = load i8* %A_V_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 306 'load' 'A_V_18_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 307 [2/2] (2.32ns)   --->   "%A_V_19_load = load i8* %A_V_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 307 'load' 'A_V_19_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 308 [2/2] (2.32ns)   --->   "%A_V_20_load = load i8* %A_V_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 308 'load' 'A_V_20_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 309 [2/2] (2.32ns)   --->   "%A_V_21_load = load i8* %A_V_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 309 'load' 'A_V_21_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 310 [2/2] (2.32ns)   --->   "%A_V_22_load = load i8* %A_V_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 310 'load' 'A_V_22_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 311 [2/2] (2.32ns)   --->   "%A_V_23_load = load i8* %A_V_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 311 'load' 'A_V_23_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 312 [2/2] (2.32ns)   --->   "%A_V_24_load = load i8* %A_V_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 312 'load' 'A_V_24_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 313 [2/2] (2.32ns)   --->   "%A_V_25_load = load i8* %A_V_25_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 313 'load' 'A_V_25_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 314 [2/2] (2.32ns)   --->   "%A_V_26_load = load i8* %A_V_26_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 314 'load' 'A_V_26_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 315 [2/2] (2.32ns)   --->   "%A_V_27_load = load i8* %A_V_27_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 315 'load' 'A_V_27_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 316 [2/2] (2.32ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 316 'load' 'B_V_0_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 317 [2/2] (2.32ns)   --->   "%B_V_192_load = load i8* %B_V_192_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 317 'load' 'B_V_192_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 318 [2/2] (2.32ns)   --->   "%B_V_293_load = load i8* %B_V_293_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 318 'load' 'B_V_293_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "br label %.loopexit395"   --->   Operation 319 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 4.09>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i2 %kb6 to i3" [CNN_HLS/convolution.h:88]   --->   Operation 320 'zext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (1.56ns)   --->   "%tmp2 = add i3 %tmp_131_cast, -1" [CNN_HLS/convolution.h:88]   --->   Operation 321 'add' 'tmp2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i3 %tmp2 to i5" [CNN_HLS/convolution.h:88]   --->   Operation 322 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (1.78ns)   --->   "%tmp_120_0_t = add i5 %tmp2_cast, %ib" [CNN_HLS/convolution.h:88]   --->   Operation 323 'add' 'tmp_120_0_t' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/2] (2.32ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 324 'load' 'A_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 325 [1/2] (2.32ns)   --->   "%A_V_188_load = load i8* %A_V_188_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 325 'load' 'A_V_188_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 326 [1/2] (2.32ns)   --->   "%A_V_289_load = load i8* %A_V_289_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 326 'load' 'A_V_289_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 327 [1/2] (2.32ns)   --->   "%A_V_390_load = load i8* %A_V_390_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 327 'load' 'A_V_390_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 328 [1/2] (2.32ns)   --->   "%A_V_491_load = load i8* %A_V_491_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 328 'load' 'A_V_491_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 329 [1/2] (2.32ns)   --->   "%A_V_5_load = load i8* %A_V_5_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 329 'load' 'A_V_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 330 [1/2] (2.32ns)   --->   "%A_V_6_load = load i8* %A_V_6_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 330 'load' 'A_V_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 331 [1/2] (2.32ns)   --->   "%A_V_7_load = load i8* %A_V_7_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 331 'load' 'A_V_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 332 [1/2] (2.32ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 332 'load' 'A_V_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 333 [1/2] (2.32ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 333 'load' 'A_V_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 334 [1/2] (2.32ns)   --->   "%A_V_10_load = load i8* %A_V_10_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 334 'load' 'A_V_10_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 335 [1/2] (2.32ns)   --->   "%A_V_11_load = load i8* %A_V_11_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 335 'load' 'A_V_11_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 336 [1/2] (2.32ns)   --->   "%A_V_12_load = load i8* %A_V_12_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 336 'load' 'A_V_12_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 337 [1/2] (2.32ns)   --->   "%A_V_13_load = load i8* %A_V_13_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 337 'load' 'A_V_13_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 338 [1/2] (2.32ns)   --->   "%A_V_14_load = load i8* %A_V_14_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 338 'load' 'A_V_14_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 339 [1/2] (2.32ns)   --->   "%A_V_15_load = load i8* %A_V_15_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 339 'load' 'A_V_15_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 340 [1/2] (2.32ns)   --->   "%A_V_16_load = load i8* %A_V_16_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 340 'load' 'A_V_16_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 341 [1/2] (2.32ns)   --->   "%A_V_17_load = load i8* %A_V_17_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 341 'load' 'A_V_17_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 342 [1/2] (2.32ns)   --->   "%A_V_18_load = load i8* %A_V_18_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 342 'load' 'A_V_18_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 343 [1/2] (2.32ns)   --->   "%A_V_19_load = load i8* %A_V_19_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 343 'load' 'A_V_19_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 344 [1/2] (2.32ns)   --->   "%A_V_20_load = load i8* %A_V_20_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 344 'load' 'A_V_20_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 345 [1/2] (2.32ns)   --->   "%A_V_21_load = load i8* %A_V_21_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 345 'load' 'A_V_21_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 346 [1/2] (2.32ns)   --->   "%A_V_22_load = load i8* %A_V_22_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 346 'load' 'A_V_22_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 347 [1/2] (2.32ns)   --->   "%A_V_23_load = load i8* %A_V_23_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 347 'load' 'A_V_23_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 348 [1/2] (2.32ns)   --->   "%A_V_24_load = load i8* %A_V_24_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 348 'load' 'A_V_24_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 349 [1/2] (2.32ns)   --->   "%A_V_25_load = load i8* %A_V_25_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 349 'load' 'A_V_25_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 350 [1/2] (2.32ns)   --->   "%A_V_26_load = load i8* %A_V_26_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 350 'load' 'A_V_26_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 351 [1/2] (2.32ns)   --->   "%A_V_27_load = load i8* %A_V_27_addr_1, align 1" [CNN_HLS/convolution.h:89]   --->   Operation 351 'load' 'A_V_27_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 352 [1/2] (2.32ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 352 'load' 'B_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 353 [1/2] (2.32ns)   --->   "%B_V_192_load = load i8* %B_V_192_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 353 'load' 'B_V_192_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 354 [1/2] (2.32ns)   --->   "%B_V_293_load = load i8* %B_V_293_addr_1, align 1" [CNN_HLS/convolution.h:81]   --->   Operation 354 'load' 'B_V_293_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_28 : Operation 355 [1/1] (1.77ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %B_V_0_load, i8 %B_V_192_load, i8 %B_V_293_load, i2 %kb6)" [CNN_HLS/convolution.h:81]   --->   Operation 355 'mux' 'tmp_32' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 3.20>
ST_29 : Operation 356 [1/1] (3.20ns)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.28i8.i5(i8 %A_V_0_load, i8 %A_V_188_load, i8 %A_V_289_load, i8 %A_V_390_load, i8 %A_V_491_load, i8 %A_V_5_load, i8 %A_V_6_load, i8 %A_V_7_load, i8 %A_V_8_load, i8 %A_V_9_load, i8 %A_V_10_load, i8 %A_V_11_load, i8 %A_V_12_load, i8 %A_V_13_load, i8 %A_V_14_load, i8 %A_V_15_load, i8 %A_V_16_load, i8 %A_V_17_load, i8 %A_V_18_load, i8 %A_V_19_load, i8 %A_V_20_load, i8 %A_V_21_load, i8 %A_V_22_load, i8 %A_V_23_load, i8 %A_V_24_load, i8 %A_V_25_load, i8 %A_V_26_load, i8 %A_V_27_load, i5 %tmp_120_0_t)" [CNN_HLS/convolution.h:89]   --->   Operation 356 'mux' 'tmp_31' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 4.17>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %tmp_31 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 357 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %tmp_32 to i16" [CNN_HLS/convolution.h:89]   --->   Operation 358 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (4.17ns)   --->   "%r_V_4 = mul i16 %rhs_V_4, %lhs_V_4" [CNN_HLS/convolution.h:89]   --->   Operation 359 'mul' 'r_V_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 2.07>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_123_tr_s = zext i16 %r_V_4 to i17" [CNN_HLS/convolution.h:89]   --->   Operation 360 'zext' 'tmp_123_tr_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_123_tr_s" [CNN_HLS/convolution.h:89]   --->   Operation 361 'sub' 'p_neg' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 362 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>

State 32 <SV = 18> <Delay = 3.83>
ST_32 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V_4, i32 15)" [CNN_HLS/convolution.h:89]   --->   Operation 363 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (1.91ns)   --->   "%tmp_130 = sub i8 0, %tmp_129" [CNN_HLS/convolution.h:89]   --->   Operation 364 'sub' 'tmp_130' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_4, i32 6, i32 13)" [CNN_HLS/convolution.h:89]   --->   Operation 365 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_132 = select i1 %tmp_145, i8 %tmp_130, i8 %tmp_131" [CNN_HLS/convolution.h:89]   --->   Operation 366 'select' 'tmp_132' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 367 [1/1] (1.91ns) (out node of the LUT)   --->   "%buf_V = add i8 %tmp_132, %p_0144_2" [CNN_HLS/convolution.h:89]   --->   Operation 367 'add' 'buf_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "br label %.preheader.0" [CNN_HLS/convolution.h:88]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 7> <Delay = 2.75>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i8 [ %indvar_flatten_next1, %0 ], [ 0, %.preheader362.0.preheader ]"   --->   Operation 369 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%i = phi i5 [ %tmp_63_mid2_v, %0 ], [ 0, %.preheader362.0.preheader ]" [CNN_HLS/convolution.h:60]   --->   Operation 370 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %indvar_flatten_next, %0 ], [ 0, %.preheader362.0.preheader ]"   --->   Operation 371 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "%ka = phi i3 [ %ka_mid2, %0 ], [ 2, %.preheader362.0.preheader ]" [CNN_HLS/convolution.h:56]   --->   Operation 372 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%kb = phi i3 [ %kb_3, %0 ], [ 2, %.preheader362.0.preheader ]" [CNN_HLS/convolution.h:56]   --->   Operation 373 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten2, -112"   --->   Operation 374 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 375 [1/1] (1.91ns)   --->   "%indvar_flatten_next1 = add i8 %indvar_flatten2, 1"   --->   Operation 375 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit366.loopexit, label %.preheader364.1"   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [1/1] (1.30ns)   --->   "%exitcond_flatten10 = icmp eq i4 %indvar_flatten, -7"   --->   Operation 377 'icmp' 'exitcond_flatten10' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 378 [1/1] (1.73ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1"   --->   Operation 378 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 379 [1/1] (1.02ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten10, i4 1, i4 %indvar_flatten_op"   --->   Operation 379 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 8> <Delay = 3.62>
ST_34 : Operation 380 [1/1] (1.78ns)   --->   "%i_4 = add i5 1, %i" [CNN_HLS/convolution.h:53]   --->   Operation 380 'add' 'i_4' <Predicate = (!exitcond_flatten & exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (0.98ns)   --->   "%ka_mid = select i1 %exitcond_flatten10, i3 2, i3 %ka" [CNN_HLS/convolution.h:56]   --->   Operation 381 'select' 'ka_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node kb_mid2)   --->   "%kb_mid = select i1 %exitcond_flatten10, i3 2, i3 %kb" [CNN_HLS/convolution.h:56]   --->   Operation 382 'select' 'kb_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 383 [1/1] (1.21ns)   --->   "%tmp_63_mid2_v = select i1 %exitcond_flatten10, i5 %i_4, i5 %i" [CNN_HLS/convolution.h:60]   --->   Operation 383 'select' 'tmp_63_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node ka_0_t_mid2)   --->   "%tmp_135 = trunc i3 %ka to i2" [CNN_HLS/convolution.h:56]   --->   Operation 384 'trunc' 'tmp_135' <Predicate = (!exitcond_flatten & !exitcond_flatten10)> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node ka_0_t_mid2)   --->   "%ka_0_t_mid = select i1 %exitcond_flatten10, i2 -2, i2 %tmp_135" [CNN_HLS/convolution.h:56]   --->   Operation 385 'select' 'ka_0_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_109_mid)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kb, i32 2)" [CNN_HLS/convolution.h:56]   --->   Operation 386 'bitselect' 'tmp_136' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_109_mid)   --->   "%rev = xor i1 %tmp_136, true" [CNN_HLS/convolution.h:56]   --->   Operation 387 'xor' 'rev' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_109_mid = or i1 %exitcond_flatten10, %rev" [CNN_HLS/convolution.h:56]   --->   Operation 388 'or' 'tmp_109_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 389 [1/1] (1.65ns)   --->   "%ka_3 = add i3 -1, %ka_mid" [CNN_HLS/convolution.h:55]   --->   Operation 389 'add' 'ka_3' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 390 [1/1] (0.98ns) (out node of the LUT)   --->   "%kb_mid2 = select i1 %tmp_109_mid, i3 %kb_mid, i3 2" [CNN_HLS/convolution.h:56]   --->   Operation 390 'select' 'kb_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node ka_0_t_mid2)   --->   "%tmp_137 = trunc i3 %ka_3 to i2" [CNN_HLS/convolution.h:55]   --->   Operation 391 'trunc' 'tmp_137' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.99ns) (out node of the LUT)   --->   "%ka_0_t_mid2 = select i1 %tmp_109_mid, i2 %ka_0_t_mid, i2 %tmp_137" [CNN_HLS/convolution.h:56]   --->   Operation 392 'select' 'ka_0_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 393 [1/1] (0.98ns)   --->   "%ka_mid2 = select i1 %tmp_109_mid, i3 %ka_mid, i3 %ka_3" [CNN_HLS/convolution.h:56]   --->   Operation 393 'select' 'ka_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 394 [1/1] (1.65ns)   --->   "%kb_3 = add i3 %kb_mid2, -1" [CNN_HLS/convolution.h:56]   --->   Operation 394 'add' 'kb_3' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 9> <Delay = 4.37>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_63_mid2_cast = zext i5 %tmp_63_mid2_v to i7" [CNN_HLS/convolution.h:60]   --->   Operation 395 'zext' 'tmp_63_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_128 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_63_mid2_v, i2 0)" [CNN_HLS/convolution.h:60]   --->   Operation 396 'bitconcatenate' 'tmp_128' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_133 = sub i7 %tmp_128, %tmp_63_mid2_cast" [CNN_HLS/convolution.h:60]   --->   Operation 397 'sub' 'tmp_133' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [CNN_HLS/convolution.h:57]   --->   Operation 398 'specregionbegin' 'tmp_125' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (2.18ns)   --->   "%tmp_V_87 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/convolution.h:59]   --->   Operation 399 'read' 'tmp_V_87' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i3 %kb_mid2 to i7" [CNN_HLS/convolution.h:60]   --->   Operation 400 'sext' 'tmp_111_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_134 = add i7 %tmp_133, %tmp_111_cast" [CNN_HLS/convolution.h:60]   --->   Operation 401 'add' 'tmp_134' <Predicate = (!exitcond_flatten)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i16 %tmp_V_87 to i8" [CNN_HLS/convolution.h:60]   --->   Operation 402 'trunc' 'tmp_138' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (1.13ns)   --->   "switch i2 %ka_0_t_mid2, label %branch30 [
    i2 0, label %branch28
    i2 1, label %branch29
  ]" [CNN_HLS/convolution.h:60]   --->   Operation 403 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.13>
ST_35 : Operation 404 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_87)" [CNN_HLS/convolution.h:61]   --->   Operation 404 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_125)" [CNN_HLS/convolution.h:62]   --->   Operation 405 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (0.00ns)   --->   "br label %.preheader362.0" [CNN_HLS/convolution.h:56]   --->   Operation 406 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 36 <SV = 10> <Delay = 2.32>
ST_36 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/convolution.h:58]   --->   Operation 407 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_142_cast = sext i7 %tmp_134 to i64" [CNN_HLS/convolution.h:60]   --->   Operation 408 'sext' 'tmp_142_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr [48 x i8]* @B_V_0, i64 0, i64 %tmp_142_cast" [CNN_HLS/convolution.h:60]   --->   Operation 409 'getelementptr' 'B_V_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%B_V_192_addr = getelementptr [48 x i8]* @B_V_192, i64 0, i64 %tmp_142_cast" [CNN_HLS/convolution.h:60]   --->   Operation 410 'getelementptr' 'B_V_192_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%B_V_293_addr = getelementptr [48 x i8]* @B_V_293, i64 0, i64 %tmp_142_cast" [CNN_HLS/convolution.h:60]   --->   Operation 411 'getelementptr' 'B_V_293_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 412 [1/1] (2.32ns)   --->   "store i8 %tmp_138, i8* %B_V_192_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 412 'store' <Predicate = (ka_0_t_mid2 == 1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_36 : Operation 413 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 413 'br' <Predicate = (ka_0_t_mid2 == 1)> <Delay = 0.00>
ST_36 : Operation 414 [1/1] (2.32ns)   --->   "store i8 %tmp_138, i8* %B_V_0_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 414 'store' <Predicate = (ka_0_t_mid2 == 0)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 415 'br' <Predicate = (ka_0_t_mid2 == 0)> <Delay = 0.00>
ST_36 : Operation 416 [1/1] (2.32ns)   --->   "store i8 %tmp_138, i8* %B_V_293_addr, align 1" [CNN_HLS/convolution.h:60]   --->   Operation 416 'store' <Predicate = (ka_0_t_mid2 != 0 & ka_0_t_mid2 != 1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_36 : Operation 417 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/convolution.h:60]   --->   Operation 417 'br' <Predicate = (ka_0_t_mid2 != 0 & ka_0_t_mid2 != 1)> <Delay = 0.00>

State 37 <SV = 8> <Delay = 0.00>
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "br label %.loopexit366"   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:23) [38]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:25) [39]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:27) [40]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:29) [41]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:31) [42]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:33) [43]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:35) [44]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:37) [45]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:39) [46]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:41) [47]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:43) [48]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:45) [49]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', CNN_HLS/convolution.h:51) [52]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp3', CNN_HLS/convolution.h:100) [61]  (3.89 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [63]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [63]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [63]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [63]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/convolution.h:100) [63]  (3.95 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i7', CNN_HLS/convolution.h:101) with incoming values : ('i_s', CNN_HLS/convolution.h:101) [66]  (0 ns)
	'add' operation ('i_s', CNN_HLS/convolution.h:101) [69]  (2.52 ns)

 <State 16>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:105) [75]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:106) [76]  (2.19 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_67', CNN_HLS/convolution.h:66) [86]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', CNN_HLS/convolution.h:69) [95]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:74) [137]  (2.19 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'store' operation (CNN_HLS/convolution.h:75) of variable 'tmp_139', CNN_HLS/convolution.h:75 on array 'A_V_26' [141]  (2.32 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', CNN_HLS/convolution.h:77) [232]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 24>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond5', CNN_HLS/convolution.h:79) [239]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 25>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond7', CNN_HLS/convolution.h:81) [246]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 26>: 3.34ns
The critical path consists of the following:
	'phi' operation ('ka5', CNN_HLS/convolution.h:87) with incoming values : ('ka_4', CNN_HLS/convolution.h:87) [258]  (0 ns)
	'add' operation ('tmp1', CNN_HLS/convolution.h:89) [265]  (1.56 ns)
	'add' operation ('tmp_116', CNN_HLS/convolution.h:89) [267]  (1.78 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('A_V_0_load', CNN_HLS/convolution.h:89) on array 'A_V_0' [316]  (2.32 ns)

 <State 28>: 4.1ns
The critical path consists of the following:
	'load' operation ('B_V_0_load', CNN_HLS/convolution.h:81) on array 'B_V_0' [346]  (2.32 ns)
	'mux' operation ('tmp_32', CNN_HLS/convolution.h:81) [349]  (1.77 ns)

 <State 29>: 3.21ns
The critical path consists of the following:
	'mux' operation ('tmp_31', CNN_HLS/convolution.h:89) [344]  (3.21 ns)

 <State 30>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_4', CNN_HLS/convolution.h:89) [351]  (4.17 ns)

 <State 31>: 2.08ns
The critical path consists of the following:
	'sub' operation ('p_neg', CNN_HLS/convolution.h:89) [354]  (2.08 ns)

 <State 32>: 3.83ns
The critical path consists of the following:
	'sub' operation ('tmp_130', CNN_HLS/convolution.h:89) [356]  (1.92 ns)
	'select' operation ('tmp_132', CNN_HLS/convolution.h:89) [358]  (0 ns)
	'add' operation ('buf_V', CNN_HLS/convolution.h:89) [359]  (1.92 ns)

 <State 33>: 2.76ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [389]  (0 ns)
	'add' operation ('indvar_flatten_op') [438]  (1.74 ns)
	'select' operation ('indvar_flatten_next') [439]  (1.02 ns)

 <State 34>: 3.62ns
The critical path consists of the following:
	'select' operation ('ka_mid', CNN_HLS/convolution.h:56) [398]  (0.98 ns)
	'add' operation ('ka_3', CNN_HLS/convolution.h:55) [409]  (1.65 ns)
	'select' operation ('ka_0_t_mid2', CNN_HLS/convolution.h:56) [412]  (0.993 ns)

 <State 35>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/convolution.h:59) [416]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/convolution.h:61) [435]  (2.19 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_0_addr', CNN_HLS/convolution.h:60) [420]  (0 ns)
	'store' operation (CNN_HLS/convolution.h:60) of variable 'tmp_138', CNN_HLS/convolution.h:60 on array 'B_V_0' [429]  (2.32 ns)

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
