# system info qsys_top on 2023.03.13.09:06:08
system_info:
name,value
DEVICE,1SM21CHU2F53E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for qsys_top on 2023.03.13.09:06:08
files:
filepath,kind,attributes,module,is_top
sim/qsys_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top,true
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_5dafona.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_5dafona,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_e3di2yi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_e3di2yi,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_mlccsda.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_mlccsda,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_kkqq5lq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_kkqq5lq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_bi23ntq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_bi23ntq,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_sohe52q.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_sohe52q,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_v64yxgq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_v64yxgq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_v64yxgq,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_wiea3ja.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_wiea3ja,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_wiea3ja,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ch7epuq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_ch7epuq,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_5b2cani.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_5b2cani,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_5b2cani,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_dzszuiq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_dzszuiq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_dzszuiq,false
altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua,false
altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.ch_0_0_master,ch_0_0_master
qsys_top.ch_0_1_master,ch_0_0_master
qsys_top.hbm_top,qsys_top_hbm_0
qsys_top.reset,qsys_top_reset
qsys_top.top_core_clk_iopll,qsys_top_iopll_0
qsys_top.mm_interconnect_0,qsys_top_altera_mm_interconnect_1920_5dafona
qsys_top.mm_interconnect_0.ch_0_0_master_m0_translator,qsys_top_altera_merlin_master_translator_191_g7h47bq
qsys_top.mm_interconnect_0.ch_0_1_master_m0_translator,qsys_top_altera_merlin_master_translator_191_g7h47bq
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.ch_0_0_master_m0_agent,qsys_top_altera_merlin_master_agent_191_mpbm6tq
qsys_top.mm_interconnect_0.ch_0_1_master_m0_agent,qsys_top_altera_merlin_master_agent_191_mpbm6tq
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_0_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_1_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.hbm_top_ctrl_amm_0_1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.router,qsys_top_altera_merlin_router_1921_e3di2yi
qsys_top.mm_interconnect_0.router_001,qsys_top_altera_merlin_router_1921_mlccsda
qsys_top.mm_interconnect_0.router_002,qsys_top_altera_merlin_router_1921_kkqq5lq
qsys_top.mm_interconnect_0.router_003,qsys_top_altera_merlin_router_1921_bi23ntq
qsys_top.mm_interconnect_0.ch_0_1_master_m0_limiter,qsys_top_altera_merlin_traffic_limiter_191_6blplji
qsys_top.mm_interconnect_0.ch_0_1_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua
qsys_top.mm_interconnect_0.ch_0_1_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq
qsys_top.mm_interconnect_0.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq
qsys_top.mm_interconnect_0.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_sohe52q
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_altera_merlin_multiplexer_1921_v64yxgq
qsys_top.mm_interconnect_0.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1921_wiea3ja
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_ch7epuq
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_altera_merlin_multiplexer_1921_5b2cani
qsys_top.mm_interconnect_0.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1921_dzszuiq
qsys_top.rst_controller,altera_reset_controller
qsys_top.rst_controller_001,altera_reset_controller
qsys_top.rst_controller_002,altera_reset_controller
