<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6879fb232f69be673bfbdbb33f010984"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91f998794f2357cee920daeb4ef7c444"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a93d3b501b6a6f57b16a3b85501927565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a93d3b501b6a6f57b16a3b85501927565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbcc92352ea16c000bc9c4066137c1bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:abbcc92352ea16c000bc9c4066137c1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#abbcc92352ea16c000bc9c4066137c1bb">More...</a><br /></td></tr>
<tr class="separator:abbcc92352ea16c000bc9c4066137c1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bb7ce8855c3412f582682e573f59c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ab5bb7ce8855c3412f582682e573f59c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ab5bb7ce8855c3412f582682e573f59c9">More...</a><br /></td></tr>
<tr class="separator:ab5bb7ce8855c3412f582682e573f59c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce18dfbbaaa23dbb279f9623ceb9c28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a6ce18dfbbaaa23dbb279f9623ceb9c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a6ce18dfbbaaa23dbb279f9623ceb9c28">More...</a><br /></td></tr>
<tr class="separator:a6ce18dfbbaaa23dbb279f9623ceb9c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a3e3b96349e68e55b56f7f35660eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ae3a3e3b96349e68e55b56f7f35660eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ae3a3e3b96349e68e55b56f7f35660eb4">More...</a><br /></td></tr>
<tr class="separator:ae3a3e3b96349e68e55b56f7f35660eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bb43e00cae9541bf7e99b82e0f4491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:ac0bb43e00cae9541bf7e99b82e0f4491"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ac0bb43e00cae9541bf7e99b82e0f4491">More...</a><br /></td></tr>
<tr class="separator:ac0bb43e00cae9541bf7e99b82e0f4491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93928878cd66ea5d398dee893624553b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a93928878cd66ea5d398dee893624553b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a93928878cd66ea5d398dee893624553b">More...</a><br /></td></tr>
<tr class="separator:a93928878cd66ea5d398dee893624553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573c6eaf13870f15d47af36e2ba2e8bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a573c6eaf13870f15d47af36e2ba2e8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a573c6eaf13870f15d47af36e2ba2e8bb">More...</a><br /></td></tr>
<tr class="separator:a573c6eaf13870f15d47af36e2ba2e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c2bbf05131ffac1a6af3e069bd306f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:aa5c2bbf05131ffac1a6af3e069bd306f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#aa5c2bbf05131ffac1a6af3e069bd306f">More...</a><br /></td></tr>
<tr class="separator:aa5c2bbf05131ffac1a6af3e069bd306f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fee8f539e6de99d931dce9dfa2eb08f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a8fee8f539e6de99d931dce9dfa2eb08f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a8fee8f539e6de99d931dce9dfa2eb08f">More...</a><br /></td></tr>
<tr class="separator:a8fee8f539e6de99d931dce9dfa2eb08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a677b6afeba8032c065f9f32a415a4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a9a677b6afeba8032c065f9f32a415a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a9a677b6afeba8032c065f9f32a415a4d">More...</a><br /></td></tr>
<tr class="separator:a9a677b6afeba8032c065f9f32a415a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94a6aa03bcc487292160eda79a8b376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:aa94a6aa03bcc487292160eda79a8b376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#aa94a6aa03bcc487292160eda79a8b376">More...</a><br /></td></tr>
<tr class="separator:aa94a6aa03bcc487292160eda79a8b376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38c17b2062b97bd912934061460c729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ad38c17b2062b97bd912934061460c729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ad38c17b2062b97bd912934061460c729">More...</a><br /></td></tr>
<tr class="separator:ad38c17b2062b97bd912934061460c729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6d43cebd791cdc357f3b9d4d7f194f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:afd6d43cebd791cdc357f3b9d4d7f194f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#afd6d43cebd791cdc357f3b9d4d7f194f">More...</a><br /></td></tr>
<tr class="separator:afd6d43cebd791cdc357f3b9d4d7f194f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff919823ee47504f6f677275ce78e9ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:aff919823ee47504f6f677275ce78e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#aff919823ee47504f6f677275ce78e9ef">More...</a><br /></td></tr>
<tr class="separator:aff919823ee47504f6f677275ce78e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0636de4fd76d459e30212c57ef5adf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ad0636de4fd76d459e30212c57ef5adf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ad0636de4fd76d459e30212c57ef5adf2">More...</a><br /></td></tr>
<tr class="separator:ad0636de4fd76d459e30212c57ef5adf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6438955bb0799e14b7ce2b3fa9595a7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a6438955bb0799e14b7ce2b3fa9595a7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a6438955bb0799e14b7ce2b3fa9595a7f">More...</a><br /></td></tr>
<tr class="separator:a6438955bb0799e14b7ce2b3fa9595a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba011ec66f3aada43d2e2882bc8e2344"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:aba011ec66f3aada43d2e2882bc8e2344"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#aba011ec66f3aada43d2e2882bc8e2344">More...</a><br /></td></tr>
<tr class="separator:aba011ec66f3aada43d2e2882bc8e2344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207c5afc54473e252952d469501e4a6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a207c5afc54473e252952d469501e4a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a207c5afc54473e252952d469501e4a6d">More...</a><br /></td></tr>
<tr class="separator:a207c5afc54473e252952d469501e4a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592ece281dcd33b8044a1079a3c883f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a592ece281dcd33b8044a1079a3c883f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a592ece281dcd33b8044a1079a3c883f3">More...</a><br /></td></tr>
<tr class="separator:a592ece281dcd33b8044a1079a3c883f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0604deb2e8d8e34d6610eb5d875cfea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a0604deb2e8d8e34d6610eb5d875cfea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#a0604deb2e8d8e34d6610eb5d875cfea2">More...</a><br /></td></tr>
<tr class="separator:a0604deb2e8d8e34d6610eb5d875cfea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c074de883a8444596fc30f7ea56858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ab6c074de883a8444596fc30f7ea56858"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d9/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d190_1_1_0d194.html#ab6c074de883a8444596fc30f7ea56858">More...</a><br /></td></tr>
<tr class="separator:ab6c074de883a8444596fc30f7ea56858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f998794f2357cee920daeb4ef7c444"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a91f998794f2357cee920daeb4ef7c444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71033a18682212d59574a504817f90ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a71033a18682212d59574a504817f90ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6879fb232f69be673bfbdbb33f010984"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6879fb232f69be673bfbdbb33f010984">EAX</a></td></tr>
<tr class="separator:a6879fb232f69be673bfbdbb33f010984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aa4b78e67a486276143a479ebb1e08"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aeecc5c75927185459acdb4ea7187a889"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8aac14719869f027c521c3b390ea18c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a8aac14719869f027c521c3b390ea18c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d6/d9f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d191_1_1_0d196.html#a8aac14719869f027c521c3b390ea18c2">More...</a><br /></td></tr>
<tr class="separator:a8aac14719869f027c521c3b390ea18c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50749617b0c375d18f3ede428f2e148d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a50749617b0c375d18f3ede428f2e148d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d9f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d191_1_1_0d196.html#a50749617b0c375d18f3ede428f2e148d">More...</a><br /></td></tr>
<tr class="separator:a50749617b0c375d18f3ede428f2e148d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecc5c75927185459acdb4ea7187a889"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aeecc5c75927185459acdb4ea7187a889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36af521b92580c2bec1ee3a550e596e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a36af521b92580c2bec1ee3a550e596e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aa4b78e67a486276143a479ebb1e08"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af6aa4b78e67a486276143a479ebb1e08">EBX</a></td></tr>
<tr class="separator:af6aa4b78e67a486276143a479ebb1e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae0ba7c97c76a048066fa13ab422b53"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa7b3e5a14e9e81eee0bc64f1365d85d5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5717d53505591dfa704fa8d7c33907d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a5717d53505591dfa704fa8d7c33907d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d15/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d192_1_1_0d198.html#a5717d53505591dfa704fa8d7c33907d0">More...</a><br /></td></tr>
<tr class="separator:a5717d53505591dfa704fa8d7c33907d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b3e5a14e9e81eee0bc64f1365d85d5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa7b3e5a14e9e81eee0bc64f1365d85d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f22ff073d266d0eec8848c7a952168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa6f22ff073d266d0eec8848c7a952168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae0ba7c97c76a048066fa13ab422b53"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acae0ba7c97c76a048066fa13ab422b53">ECX</a></td></tr>
<tr class="separator:acae0ba7c97c76a048066fa13ab422b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94dab75099e88399c58f541a18fd0359"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3f7221188117c7c14981f4191d0ee425"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3a452258e7fee60b097b6e4afa3fb48c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a3a452258e7fee60b097b6e4afa3fb48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#a3a452258e7fee60b097b6e4afa3fb48c">More...</a><br /></td></tr>
<tr class="separator:a3a452258e7fee60b097b6e4afa3fb48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1caf1d9ab2c5bac3b2b25296bc0413"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:acb1caf1d9ab2c5bac3b2b25296bc0413"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#acb1caf1d9ab2c5bac3b2b25296bc0413">More...</a><br /></td></tr>
<tr class="separator:acb1caf1d9ab2c5bac3b2b25296bc0413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360656f58c82909c2e5d0cd140f65cb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a360656f58c82909c2e5d0cd140f65cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#a360656f58c82909c2e5d0cd140f65cb7">More...</a><br /></td></tr>
<tr class="separator:a360656f58c82909c2e5d0cd140f65cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5af22184176036c25899e55f5f0254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:abc5af22184176036c25899e55f5f0254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#abc5af22184176036c25899e55f5f0254">More...</a><br /></td></tr>
<tr class="separator:abc5af22184176036c25899e55f5f0254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226c587b3efc49ad2c216ad6efb3d6c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a226c587b3efc49ad2c216ad6efb3d6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#a226c587b3efc49ad2c216ad6efb3d6c3">More...</a><br /></td></tr>
<tr class="separator:a226c587b3efc49ad2c216ad6efb3d6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a9857342ce7d24394128ed929bcf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:af0a9857342ce7d24394128ed929bcf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d27/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d193_1_1_0d200.html#af0a9857342ce7d24394128ed929bcf6a">More...</a><br /></td></tr>
<tr class="separator:af0a9857342ce7d24394128ed929bcf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7221188117c7c14981f4191d0ee425"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3f7221188117c7c14981f4191d0ee425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519348ff469c0d48962e1d7392b58a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a519348ff469c0d48962e1d7392b58a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94dab75099e88399c58f541a18fd0359"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a94dab75099e88399c58f541a18fd0359">EDX</a></td></tr>
<tr class="separator:a94dab75099e88399c58f541a18fd0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00710">710</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">712</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6879fb232f69be673bfbdbb33f010984">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af6aa4b78e67a486276143a479ebb1e08">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acae0ba7c97c76a048066fa13ab422b53">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a94dab75099e88399c58f541a18fd0359">EDX</a>.raw)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a6879fb232f69be673bfbdbb33f010984"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6879fb232f69be673bfbdbb33f010984">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@190 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a94dab75099e88399c58f541a18fd0359"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a94dab75099e88399c58f541a18fd0359">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@193 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_acae0ba7c97c76a048066fa13ab422b53"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acae0ba7c97c76a048066fa13ab422b53">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@192 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_af6aa4b78e67a486276143a479ebb1e08"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af6aa4b78e67a486276143a479ebb1e08">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@191 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6879fb232f69be673bfbdbb33f010984">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af6aa4b78e67a486276143a479ebb1e08">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acae0ba7c97c76a048066fa13ab422b53">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a94dab75099e88399c58f541a18fd0359">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6879fb232f69be673bfbdbb33f010984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6879fb232f69be673bfbdbb33f010984">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="af6aa4b78e67a486276143a479ebb1e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aa4b78e67a486276143a479ebb1e08">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="acae0ba7c97c76a048066fa13ab422b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae0ba7c97c76a048066fa13ab422b53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a94dab75099e88399c58f541a18fd0359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94dab75099e88399c58f541a18fd0359">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
