<!DOCTYPE html>
<html lang="en" dir="ltr" typeof="bibo:Document " about="" property="dcterms:language" content="en">

<head>
    <meta charset="utf-8">
    <title>PCISIG ReSpec Example</title>
    <!-- // <script src='http://w3.dev/2009/dap/ReSpec.js/js/respec.js' class='remove'></script> -->
    <!-- // <script src='../js/require.js' data-main='../js/profile-w3c-common' async class='remove'></script>-->
    <!-- // <script src='../builds/respec-w3c-common.js' async class='remove'></script> -->

    <!-- // <script src='//www.w3.org/Tools/respec/respec-w3c-common' async class='remove'></script> -->
    <!-- // <script src='http://darobin.github.com/respec/builds/respec-w3c-common.js' async class='remove'></script> -->

    <style>
        /*****************************************************************
 * ReSpec 3 CSS
 * Robin Berjon - http://berjon.com/
 *****************************************************************/
        /* --- INLINES --- */
        em.rfc2119 {
            text-transform: lowercase;
            font-variant: small-caps;
            font-style: normal;
            color: #900;
        }
        h1 acronym,
        h2 acronym,
        h3 acronym,
        h4 acronym,
        h5 acronym,
        h6 acronym,
        a acronym,
        h1 abbr,
        h2 abbr,
        h3 abbr,
        h4 abbr,
        h5 abbr,
        h6 abbr,
        a abbr {
            border: none;
        }
        dfn {
            font-weight: bold;
        }
        a.internalDFN {
            color: inherit;
            border-bottom: 1px solid #99c;
            text-decoration: none;
        }
        a.externalDFN {
            color: inherit;
            border-bottom: 1px dotted #ccc;
            text-decoration: none;
        }
        a.bibref {
            text-decoration: none;
        }
        cite .bibref {
            font-style: normal;
        }
        code {
            color: #ff4500;
        }
        /* --- TOC --- */
        .toc a,
        .tof a {
            text-decoration: none;
        }
        a .secno,
        a .figno,
        a .tblno {
            color: #000;
        }
        ul.tof,
        ol.tof,
        ul.tot,
        ol.tot {
            list-style: none outside none;
        }
        .caption {
            margin-top: 0.5em;
            font-style: italic;
        }
        /* --- TABLE --- */
        table.simple {
            border-spacing: 0;
            border-collapse: collapse;
            border-bottom: 3px solid #0060A9;
            /* #38197a; pcisig purple */
            /* respec orig #005a9c;*/
        }
        .simple th {
            background: #0060A9;
            /* #38197a; /*#005a9c;*/
            color: #fff;
            padding: 3px 5px;
            text-align: left;
        }
        .simple th[scope="row"] {
            background: inherit;
            color: inherit;
            border-top: 1px solid #ddd;
        }
        .simple td {
            padding: 3px 10px;
            border-top: 1px solid #ddd;
        }
        .simple tr:nth-child(even) {
            background: #E5F4FF;
            /* ß#F6F1FE; /*#f0f6ff;*/
        }
        /* --- DL --- */
        .section dd > p:first-child {
            margin-top: 0;
        }
        .section dd > p:last-child {
            margin-bottom: 0;
        }
        .section dd {
            margin-bottom: 1em;
        }
        .section dl.attrs dd,
        .section dl.eldef dd {
            margin-bottom: 0;
        }
        span.respec-error {
            color: red;
            font-size: 12pt;
            font-weight: bold;
            font-family: monospace;
        }
        @media print {
            .removeOnSave {
                display: none;
            }
        }
    </style>
    <style>
        /* --- ISSUES/NOTES --- */
        div.issue-title,
        div.note-title,
        div.impnote-title {
            padding-right: 1em;
            min-width: 7.5em;
            color: #b9ab2d;
        }
        div.issue-title {
            color: #e05252;
        }
        div.note-title {
            color: #2b2;
        }
        div.impnote-title {
            color: #0060A9;
        }
        div.issue-title span,
        div.note-title span,
        div.impnote-title span {
            text-transform: uppercase;
        }
        div.note,
        div.issue,
        div.impnote {
            margin-top: 1em;
            margin-bottom: 1em;
        }
        .note > p:first-child,
        .issue > p:first-child,
        .impnote > p:first-child {
            margin-top: 0;
        }
        .issue,
        .note,
        .impnote {
            padding: .5em;
            border-left-width: .5em;
            border-left-style: solid;
        }
        div.issue,
        div.note,
        div.impnote {
            padding: 1em 1.2em 0.5em;
            margin: 1em 0;
            position: relative;
            clear: both;
        }
        span.note,
        span.issue,
        span.impnote {
            padding: .1em .5em .15em;
        }
        .issue {
            border-color: #e05252;
            background: #fbe9e9;
        }
        .note {
            border-color: #52e052;
            background: #e9fbe9;
        }
        .impnote {
            border-color: #0060A9;
            background: #E5F4FF;
        }
    </style>
    <link href="https://www.w3.org/StyleSheets/TR/w3c-unofficial" rel="stylesheet">
    <style>
        /* --- REGPICT --- */
        text.regBitNum {
            text-anchor: middle;
            fill: grey;
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
            font-size: 8pt;
        }
        path.regBitNumLine {
            stroke: grey;
            stroke-width: 1px;
        }
        rect.regFieldBox {
            fill: white;
            stroke: black;
            stroke-width: 1.5px;
        }
        rect.regFieldBoxrsvdp,
        rect.regFieldBoxrsvdz,
        rect.regFieldBoxReserved,
        rect.regFieldRsvd {
            fill: white;
        }
        line.regFieldBoxInternal {
            stroke: black;
        }
        line.regFieldBoxUnused {
            stroke: grey;
        }
        text.regFieldNameInternal {
            text-anchor: middle;
        }
        text.regFieldUnused {
            fill: grey;
        }
        text.regFieldName {
            font-size: 11pt;
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
        }
        path.regBitLine1,
        path.regBitBracket1 {
            stroke: black;
            stroke-width: 1px;
        }
        path.regBitLine0 {
            stroke: green;
            stroke-dasharray: 4, 2;
            stroke-width: 1px;
        }
        path.regBitBracket0 {
            stroke: green;
            stroke-width: 1px;
        }
        svg.regpict {
            color: green;
        }
        .svg_error {
            color: red;
            font-weight: bold;
        }
        figure div.json,
        figure pre.json {
            color: rgb(0, 90, 156);
            display: inherit;
        }
    </style>
    <!--[if lt IE 9]><script src='https://www.w3.org/2008/site/js/html5shiv.js'></script><![endif]-->
</head>

<body id="respecDocument" role="document" class="h-entry">
    <div id="respecHeader" role="contentinfo" class="head">
        <p>

        </p>
        <h1 class="title p-name" id="title" property="dcterms:title">PCISIG ReSpec Example</h1>

        <h2 id="unofficial-draft-20-may-2014" property="dcterms:issued" datatype="xsd:dateTime" content="2014-05-20T19:30:55.000Z">Unofficial Draft <time class="dt-published" datetime="2014-05-20">20 May 2014</time></h2>
        <dl>


            <dt>Latest editor's draft:</dt>
            <dd><a href="http://sglaser.github.io/respec/examples/xxx.html">http://sglaser.github.io/respec/examples/xxx.html</a>
            </dd>







            <dt>Editor:</dt>
            <dd class="p-author h-card vcard" rel="bibo:editor" inlist=""><span typeof="foaf:Person"><span property="foaf:name" class="p-name fn">Steve Glaser</span></span>
            </dd>



        </dl>






        <p class="copyright">
            This document is licensed under a
            <a class="subfoot" href="http://creativecommons.org/licenses/by/3.0/" rel="license">Creative Commons
          Attribution 3.0 License</a>.
        </p>



        <hr>
    </div>
    <style type="text/css" scoped="scoped">
        dl + * {
            clear: left;
        }
        dl.left {
            display: block;
            clear: left;
        }
        dl.left dt {
            display: block;
            overflow: hidden;
            float: left;
            clear: left;
            width: 12%;
        }
        dl.left dd {
            display: block;
            overflow: hidden;
            float: left;
            width: 85%;
            margin-left: 1em;
        }
        dl dd {
            margin-bottom: 0.75em;
        }
        dl dt {
            margin-bottom: 0.25em;
        }
        table {
            border-collapse: collapse;
            border-bottom: 3px solid #0060A9;
        }
        table th {
            background: #0060A9;
            color: white;
        }
        table caption {
            margin: 12px 0;
        }
        figcaption {
            margin: 12px 0;
            text-align: center;
        }
        th p,
        td p {
            margin: 5px 0;
        }
        th p:first-child,
        td p:first-child {
            margin-top: 0px;
        }
        th p:last-child,
        td p:last-child {
            margin-bottom: 0px;
        }
        th,
        td {
            border: 1px solid gray;
        }
        th {
            padding: 5px;
            vertical-align: middle;
        }
        td {
            padding: 5px;
            vertical-align: top;
        }
        th:first-child,
        td:first-child,
        th:last-child,
        td:last-child {
            border-left: none;
            border-right: none;
        }
        dfn.field {
            font-style: normal;
            font-weight: bold;
        }
        table.pcisig_reg td:first-child,
        table.pcisig_reg td:last-child {
            text-align: center;
        }
        table dl {
            width: 100%;
        }
        table dt {
            float: left;
            width: 12%;
            margin-left: 6px;
            font-weight: bold;
        }
        td dl dd {
            overflow: hidden;
            margin-bottom: 0.5em;
        }
        td dl {
            margin-top: 0;
            margin-bottom: 0;
        }
        td dl + p {
            margin-top: 0;
        }
        li {
            margin: 0.25em 0;
        }
        a.state,
        dfn.state {
            color: #0060A9;
        }
        a.pin.internalDFN,
        dfn.pin {
            text-transform: uppercase;
        }
        a.signal.internalDFN,
        dfn.signal {
            text-transform: uppercase;
            color: #0060A9;
        }
        dfn.pin,
        dfn.signal,
        a.internalDFN.pin,
        a.internalDFN.signal {
            font-weight: normal;
            font-style: normal;
            font-family: "Courier", monospace;
        }
        body {
            padding: 2em 1em 2em 36px;
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
            background-image: none;
        }
        #respecHeader > p:first-child::before {
            content: url(../stylesheets/pcisig/pci_express_PMS.svg);
        }
        #respec-banner {
            position: fixed;
            top: -15px;
            height: 20px;
            left: -595px;
            width: 600px;
            margin: 0 0 0 0;
            text-align: right;
            padding: 4px 4px 4px 4px;
            /* W3C */
            transform: rotate(270deg);
            transform-origin: right center;
            /* Safari, Chrome */
            -webkit-transform: rotate(270deg);
            -webkit-transform-origin: right center;
        }
        #respec-banner {
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
            font-size: 17px;
            color: white;
            background-color: #0060A9;
            /*#38197a; /* PCIe Logo Blue */
        }
        caption,
        figcaption,
        thead,
        h1,
        h2,
        h3,
        h4,
        h5 {
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
            color: #0060A9;
            /* PCIe Logo Blue */
        }
        td,
        th {
            font-family: "Lato", "Source Sans Pro", sans-serif;
            font-size: 15px;
        }
        th {
            font-size: 17px;
            font-weight: normal;
        }
        path.regBitLine0 {
            stroke: #0060A9;
            stroke-dasharray: 4, 2;
            stroke-width: 1px;
        }
        path.regBitBracket0 {
            stroke: #0060A9;
            stroke-width: 1px;
        }
    </style>
    <div id="respec-banner">
        <span id="respec-banner-status">Editor's &nbsp; Draft</span>&nbsp;—&nbsp;
        <span id="respec-banner-next-state">Member &nbsp; Review</span>&nbsp;—&nbsp;
        <span id="respec-banner-maturity">0.3 &nbsp; Level</span>&nbsp;—&nbsp;
        <span id="respec-banner-spec-name">PCIe &nbsp; Base &nbsp; 4.0</span>&nbsp;&nbsp;&nbsp;
    </div>
    <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" datatype="" property="dcterms:abstract" class="introductory" id="abstract">
        <h2 id="h2_abstract" role="heading" aria-level="1">Abstract</h2>
        <p>This is just a very basic document. The following items automatically generate references in the <a href="#references">References</a> Appendix. [<cite><a href="#bib-REX" class="bibref">REX</a></cite>] Yeah for memes [<cite><a href="#bib-MEMES" class="bibref">MEMES</a></cite>]. [
            <cite><a href="#bib-DOM4" class="bibref">DOM4</a></cite>], [<cite><a href="#bib-XML10" class="bibref">XML10</a></cite>], [[WHATEVER]]</p>
        <p>Note that this example document turns on the <code>addDefinitionMap</code> flag in the <code>respecConfig</code>. This inserts the <a href="#definition-map">Definition Map</a> Appendix.</p>
        <p>There are a number of areas that still need work. Some of them are visible in this document and some of them are background issues. The main html that users would write is pretty solid. Work areas include:</p>
        <ol>
            <li>Copyright needs to be updated</li>
            <li>Move styles into an external css file</li>
            <li>Validate external figure last modified date against the corresponding raw source file last modified date.</li>
            <li>Better build process independent of w3c usage</li>
            <li>Banner at left needs to be populated automatically</li>
            <li>Populate cross reference content automatically (the "See Section 1.2.3.4" stuff)</li>
            <li>MathML doesn't work on most browsers (exception: Firefox, Safari). Switch to <a href="http://www.mathjax.org">http://www.mathjax.org/</a>
            </li>
            <li>Link field names and field in the automatically generated figure</li>
            <li>Make Table of Contents, Table of Figures, Table of Tables into sidebars that can expand and collapse</li>
            <li>Support breaking large documents into a set of html files for faster loading</li>
            <li>Provide diff / changebar support. This would automatically create a derived document with &lt;ins&gt; and &lt;del&gt; tags inserted to reflect differences between two commits.</li>
            <li>PDF output: Perhaps using Prince XML <a href="http://www.princexml.com">http://www.princexml.com</a>
            </li>
        </ol>
        <!--      <p> [[NO-EXIST]] </p>-->
    </section>
    <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" id="sotd" class="introductory">
        <h2 id="h2_sotd" role="heading" aria-level="1">Status of This Document</h2>

        <p>
            This document is merely a public working draft of a potential specification. It has no official standing of any kind and does not represent the support or consensus of any standards organisation.
        </p>

        <p>CUSTOM PARAGRAPH</p>


    </section>
    <section id="toc">
        <h2 id="h2_toc" role="heading" aria-level="1" class="introductory">Table of Contents</h2>
        <ul id="respecContents" role="directory" class="toc">
            <li class="tocline"><a class="tocxref" href="#informative-section"><span class="secno">1. </span>Informative section</a>
                <ul class="toc">
                    <li class="tocline"><a class="tocxref" href="#inner-section"><span class="secno">1.1 </span>Inner section</a>
                    </li>
                    <li class="tocline"><a class="tocxref" href="#other-inner-section"><span class="secno">1.2 </span>Other inner section</a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a class="tocxref" href="#terms-and-acronyms"><span class="secno">2. </span>Terms and Acronyms</a>
                <ul class="toc">
                    <li class="tocline"><a class="tocxref" href="#references-1"><span class="secno">2.1 </span>References:</a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a class="tocxref" href="#mathml-test"><span class="secno">3. </span>MathML Test</a>
            </li>
            <li class="tocline"><a class="tocxref" href="#json-example-register-figure"><span class="secno">4. </span>JSON Example Register Figure</a>
            </li>
            <li class="tocline"><a class="tocxref" href="#pcisig-style-registers"><span class="secno">5. </span>PCISIG style Registers</a>
            </li>
            <li class="tocline"><a class="tocxref" href="#device-capabilities-2-register-offset-24h"><span class="secno">6. </span>Device Capabilities 2 Register (Offset 24h)</a>
            </li>
            <li class="tocline"><a class="tocxref" href="#name-clashes-after-and-deep-stuff"><span class="secno">7. </span>Name <span class="formerLink">clashes</span> after <span>and <span class="formerLink">deep</span> stuff</span></a>
            </li>
            <li class="tocline"><a class="tocxref" href="#references"><span class="secno">A. </span>References</a>
                <ul class="toc">
                    <li class="tocline"><a class="tocxref" href="#normative-references"><span class="secno">A.1 </span>Normative references</a>
                    </li>
                    <li class="tocline"><a class="tocxref" href="#informative-references"><span class="secno">A.2 </span>Informative references</a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a class="tocxref" href="#definition-map"><span class="secno">B. </span>Definition Map</a>
            </li>
        </ul>
    </section>

    <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" class="introductory" id="tof">
        <h2 id="h2_tof" role="heading" aria-level="1">Table of Figures</h2>
        <ul id="respecFigures" role="directory" class="tof">
            <li class="tofline"><a class="tocxref" href="#json-register">Figure <span class="figno">4-1</span>: <span class="figtitle">Graph for JSON Defined Register Example</span></a>
            </li>
            <li class="tofline"><a class="tocxref" href="#fig-pcisig-style-register-1">Figure <span class="figno">5-1</span>: <span class="figtitle">PCISIG-Style Register #1</span></a>
            </li>
            <li class="tofline"><a class="tocxref" href="#fig-device-capabilities-2-register">Figure <span class="figno">6-1</span>: <span class="figtitle">Device Capabilities 2 Register</span></a>
            </li>
        </ul>
    </section>
    <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" class="introductory" id="tot">
        <h2 id="h2_tot" role="heading" aria-level="1">Table of Tables</h2>
        <ul id="respecTables" role="directory" class="tof">
            <li class="totline"><a class="tocxref" href="#reg1">Table <span class="tblno">5-1</span>: <span class="tbltitle">PCISIG-Style Register #1</span></a>
            </li>
            <li class="totline"><a class="tocxref" href="#reg_pcie_capability__device_capability_2">Table <span class="tblno">6-1</span>: <span class="tbltitle">Device Capabilities 2 Register</span></a>
            </li>
        </ul>
    </section>
    <section id="informative-section" class="informative">
        <!--OddPage-->
        <h2 id="h2_informative-section" role="heading" aria-level="1"><span class="secno">1. </span>Informative section</h2>
        <p><em>This section is non-normative.</em>
        </p>
        <p>blah</p>
        <section id="inner-section">
            <h3 id="h3_inner-section" role="heading" aria-level="2"><span class="secno">1.1 </span>Inner section</h3>
            <p>blahblah</p>
        </section>
        <section id="other-inner-section">
            <h3 id="h3_other-inner-section" role="heading" aria-level="2"><span class="secno">1.2 </span>Other inner section</h3>
            <p>blahblah</p>
        </section>
    </section>
    <section id="terms-and-acronyms">
        <!--OddPage-->
        <h2 id="h2_terms-and-acronyms" role="heading" aria-level="1"><span class="secno">2. </span>Terms and Acronyms</h2>
        <p>Support has been added to automatically detect, format, and link terms and associated definitions.</p>
        <p>
            Terms are defined using the <code>&lt;dfn class="xxx"&gt;</code> tag. Term namespaces are independent for each class (e.g. it's OK to have <code>&lt;dfn&nbsp;class="pin"&gt;foo&lt;/dfn&gt;</code> and <code>&lt;dfn&nbsp;class="signal"&gt;foo&lt;/dfn&gt;</code>. Valid class values are:
        </p>
        <ul>
            <li>class="dfn" <i>&nbsp; — &nbsp; the default</i>
            </li>
            <li>class="pin"</li>
            <li>class="signal"</li>
            <li>class="term"</li>
            <li>class="field"</li>
            <li>class="register"</li>
            <li>class="state"</li>
            <li>class="value"</li>
            <li>class="parameter"</li>
            <li>class="argument"</li>
        </ul>
        <p>
            Term references use the &lt;a&gt; tag with no href attribute. The class is optional and is only needed to resolve ambiguity (e.g. <code>&lt;a&nbsp;class="pin"&gt;foo&lt;/a&gt;</code> vs <code>&lt;a&nbsp;class="signal"&gt;foo&lt;/a&gt;</code>). When the contents of a term definition contains HTML tags (e.g. &lt;sub&gt;, &lt;abbr&gt;), this HTML is remembered and is copied to the references. This makes subscripts and abbreviations more convenient since <code>&lt;a&gt;D0active&lt;/a&gt;</code> could expand to <code>&lt;a href="#state-D0-active" class="state"&gt;D0&lt;sub&gt;active&lt;/sub&gt;</code> D0<sub>active</sub>The &lt;a&gt; references the text of the in &lt;dfn&gt; the &lt;a&gt; is the text after removing HTML tags. The contents of the &lt;dfn&gt; tag is copied into these references. The term contains subscripts, these are automatically copied into the reference.
        </p>
        <dl>
            <dt><dfn id="dfn-term1" title="tErM1">Term1</dfn></dt>
            <dd>This is the definition for Term #1. It uses no markup.</dd>
            <dt><dfn id="pin-pin2" class="pin">PIN2#</dfn></dt>
            <dt><dfn id="pin-pin2a" class="pin">PIN2a#</dfn></dt>
            <dd>This is the definition for PIN2# and PIN2a#. It uses two &lt;dt&gt; tags, containing &lt;dfn class="pin"&gt;PIN2#&lt;/dfn&gt; and &lt;dfn class="pin"&gt;PIN2a#&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term-number-3"><abbr title="Term number 3">TERM3</abbr></dfn></dt>
            <dd>This is the definition for Term #3. It uses &lt;dfn&gt;&lt;abbr title="Term number 3"&gt;<abbr title="Term number 3">TERM3</abbr>&lt;abbr&gt;&lt;/dfn&gt;</dd>
            <dt><dfn id="dfn-term-number-4">Term number 4</dfn></dt>
            <dt><dfn id="dfn-term4" title="term4"><abbr title="Term number 4">Term4</abbr></dfn></dt>
            <dd>This is the definition for Term #4. It uses &lt;dfn&gt;&lt;abbr title="Term number 4"&gt;<abbr title="Term number 4">Term4</abbr>&lt;/abbr&gt;&lt;/dfn&gt;</dd>
            <dt><dfn id="state-d3cold" class="state">D3<sub>cold</sub></dfn></dt>
            <dd>This is the definition for D3<sub>cold</sub>. It &lt;dfn class="state"&gt;D3&lt;sub&gt;cold&lt;/sub&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="state-detect.quiet" class="state">Detect.Quiet</dfn></dt>
            <dd>This is &lt;dfn class="state"&gt;Detect.Quiet&lt;/dfn&gt;</dd>
            <dt><dfn id="dfn-term6">Term<sub>6</sub></dfn></dt>
            <dd>This is the definition for Term<sub>6</sub>. It &lt;dfn&gt;Term&lt;sub&gt;6&lt;/sub&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term7"><abbr>Term<sub>7</sub></abbr></dfn></dt>
            <dd>This is the definition for Term<sub>7</sub>. It &lt;dfn&gt;&lt;abbr&gt;Term&lt;sub&gt;7&lt;/sub&gt;&lt;/abbr&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term-number-8">Term number 8</dfn></dt>
            <dt><dfn id="dfn-term8" title="term8"><abbr title="Term number 8">Term<sub>8</sub></abbr></dfn></dt>
            <dd>This is the definition for Term<sub>8</sub>. It &lt;dfn&gt;&lt;abbr title="Term number 8"&gt;Term&lt;sub&gt;8&lt;/sub&gt;&lt;/abbr&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="pin-term9" class="pin">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="pin"&gt;.</dd>
            <dt><dfn id="signal-term9" class="signal">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="signal"&gt;.</dd>
            <dt><dfn id="term-term9" class="term">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
            <dt><dfn id="term-term9-1" class="term">Term9<span class="respec-error"> Duplicate definition of 'term-term9'</span></dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
            <dt><dfn id="term-term-9" class="term">Term 9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
        </dl>
        <section id="references-1">
            <h3 id="h3_references-1" role="heading" aria-level="2"><span class="secno">2.1 </span>References:</h3>
            <ul>
                <li>Term1 <a class="internalDFN dfn" href="#dfn-term1">Term1</a>
                </li>
                <li>tErM1 <a class="internalDFN dfn" href="#dfn-term1">Term1</a>
                </li>
                <li>PIN2# <a class="internalDFN pin" href="#pin-pin2">PIN2#</a>
                </li>
                <li>PIN2a# <a class="internalDFN pin" href="#pin-pin2a">PIN2a#</a>
                </li>
                <li><abbr title="Term number 3">TERM3</abbr>  <a class="internalDFN dfn" href="#dfn-term-number-3"><abbr title="Term number 3">TERM3</abbr></a>
                </li>
                <li>term number 3 <a class="internalDFN dfn" href="#dfn-term-number-3"><abbr title="Term number 3">TERM3</abbr></a>
                </li>
                <li>title="term number 3" <a class="internalDFN dfn" href="#dfn-term-number-3" title="term number 3">This is term number 3</a>
                </li>
                <li><abbr title="Term number 3">TERM3</abbr>  <a class="internalDFN dfn" href="#dfn-term-number-3" title="term number 3">xxx</a>
                </li>
                <li>Term number 4 <a class="internalDFN dfn" href="#dfn-term4"><abbr title="Term number 4">Term4</abbr></a>
                </li>
                <li>D3cold <a class="internalDFN state" href="#state-d3cold">D3<sub>cold</sub></a>
                </li>
                <li>d3cold <a class="internalDFN state" href="#state-d3cold">D3<sub>cold</sub></a>
                </li>
                <li>D3<sub>cold</sub>  <a class="internalDFN state" href="#state-d3cold">D3<sub>cold</sub></a>
                </li>
                <li>xyzzy title="d3cold" <a class="internalDFN state" href="#state-d3cold" title="d3cold">xyzzy</a>
                </li>
                <li>Term<sub>6</sub>  <a class="internalDFN dfn" href="#dfn-term6">Term<sub>6</sub></a>
                </li>
                <li>Term<sub>7</sub>  <a class="internalDFN dfn" href="#dfn-term7"><abbr>Term<sub>7</sub></abbr></a>
                </li>
                <li>term number 8 <a class="internalDFN dfn" href="#dfn-term-number-8">Term number 8</a>
                </li>
                <li>Term9 class="pin" <a href="#pin-term9" class="pin internalDFN">Term9</a>
                </li>
                <li>Term9 class="signal" <a href="#signal-term9" class="signal internalDFN">Term9</a>
                </li>
                <li>Term9 class="term" <a href="#term-term9-1" class="term internalDFN">Term9<span class="respec-error"> Duplicate definition of 'term-term9'</span></a>
                </li>
                <li>Term9 no class (ambiguous) <a href="#pin-term9">Term9<span class="respec-error"> Ambiguous reference to 'pin-signal-term-term9', resolved as 'pin-term9' </span></a>
                </li>
                <li>Term9 class="externalDFN" <a class="externalDFN">Term9</a>
                </li>
                <li>Term 9 (with space before the '9') <a class="internalDFN term" href="#term-term-9">Term 9</a>
                </li>
                <li>Detect.Quiet <a class="internalDFN state" href="#state-detect.quiet">Detect.Quiet</a>
                </li>
                <li>first <a class="internalDFN field" href="#field-first">first</a>
                </li>
                <li>Z <a class="internalDFN field" href="#field-z">Z</a>
                </li>
                <li>bit13 <a href="#field-json-register-bit13" class="field internalDFN">bit13</a>
                </li>
            </ul>
        </section>
    </section>
    <section id="mathml-test">
        <!--OddPage-->
        <h2 id="h2_mathml-test" role="heading" aria-level="1"><span class="secno">3. </span>MathML Test</h2>
        <p>This is a simple MathML equation (pi r squared).
            <math>
                <mi>π
                    <!-- &#x03C0; π -->
                </mi>
                <mo>⁢
                    <!-- &InvisibleTimes; -->
                </mo>
                <msup>
                    <mi>r</mi>
                    <mn>2</mn>
                </msup>
            </math>
        </p>

    </section>
    <section id="json-example-register-figure">
        <!--OddPage-->
        <h2 id="h2_json-example-register-figure" role="heading" aria-level="1"><span class="secno">4. </span>JSON Example Register Figure</h2>
        <figure id="json-register" class="register">
            <pre style="display: none;" class="json">            { "width" : 32,
              "unused" : "Bogus",
              "fields": [
                {   "msb": 4,
                    "lsb": 0,
                    "name": "field 4:0",
                    "id": "field-field4_0",
                    "attr": "ro"
                }, {
                    "msb": 7,
                    "lsb": 6,
                    "name": "Very long name that will never fit",
                    "href": "Very-long-name-that-will-never-fit"                
                }, {
                    "msb": 9,
                    "name": "bit9"
                }, {
                    "lsb": 10,
                    "name": "bit10",
                    "id": "bit10"
                }, {
                    "lsb": 11,
                    "name": "bit11",
                    "href": "bit11"
                }, {
                    "lsb": 12,
                    "name": "bit12",
                    "id": "bit12"
                }, {
                    "lsb": 13,
                    "name": "bit13",
                    "href": "field-bit13"
                } ] }
        </pre>
            <div class="svg hasSVG">
                <svg viewBox="0 0 740 188" height="188" width="100%" version="1.1">
                    <g>
                        <text class="regBitNum" y="12" x="512">0</text>
                        <text class="regBitNum" y="12" x="448">4</text>
                        <text class="regBitNum" y="12" x="416">6</text>
                        <text class="regBitNum" y="12" x="400">7</text>
                        <text class="regBitNum" y="12" x="368">9</text>
                        <text class="regBitNum" y="12" x="352">10</text>
                        <text class="regBitNum" y="12" x="336">11</text>
                        <text class="regBitNum" y="12" x="320">12</text>
                        <text class="regBitNum" y="12" x="304">13</text>
                        <text class="regBitNum" y="12" x="432">5</text>
                        <text class="regBitNum" y="12" x="384">8</text>
                        <text class="regBitNum" y="12" x="288">14</text>
                        <text class="regBitNum" y="12" x="16">31</text>
                        <path fill="none" class="regBitNumLine" d="M520,16l0,16M424,16l0,16M376,16l0,16M360,16l0,16M344,16l0,16M328,16l0,16M312,16l0,16M440,16l0,16M392,16l0,16M296,16l0,16M8,5.333333333333333l0,16"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="80" y="16" x="440"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalro" y2="48" x2="504" y1="40" x1="504"></line>
                        <line class="regFieldBoxInternal regFieldBoxInternalro" y2="48" x2="488" y1="40" x1="488"></line>
                        <line class="regFieldBoxInternal regFieldBoxInternalro" y2="48" x2="472" y1="40" x1="472"></line>
                        <line class="regFieldBoxInternal regFieldBoxInternalro" y2="48" x2="456" y1="40" x1="456"></line>
                        <text id="field-field4_0" class="regFieldName regFieldNamero regFieldNameInternal regFieldNameInternalro" y="32" x="480">field 4:0</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxbogus" height="32" width="16" y="16" x="424"></rect>
                        <text id="field-json-register-R" class="regFieldName regFieldUnused regFieldNamebogus regFieldNameInternal regFieldNameInternalbogus" y="32" x="432">R</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="32" y="16" x="392"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalother" y2="48" x2="408" y1="40" x1="408"></line>
                        <text id="field-json-register-Very long name that will never fit" class="regFieldName regFieldNameother regFieldName0" y="68" x="528">Very long name that will never fit</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M392,48l16,4L424,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M408,52V63.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxbogus" height="32" width="16" y="16" x="376"></rect>
                        <text id="field-json-register-R" class="regFieldName regFieldUnused regFieldNamebogus regFieldNameInternal regFieldNameInternalbogus" y="32" x="384">R</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="16" y="16" x="360"></rect>
                        <text id="field-json-register-bit9" class="regFieldName regFieldNameother regFieldName0" y="88" x="528">bit9</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M360,48l8,4L376,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M368,52V83.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="16" y="16" x="344"></rect>
                        <text id="bit10" class="regFieldName regFieldNameother regFieldName1" y="108" x="528">bit10</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M344,48l8,4L360,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M352,52V103.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="16" y="16" x="328"></rect>
                        <text id="field-json-register-bit11" class="regFieldName regFieldNameother regFieldName1" y="128" x="528">bit11</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M328,48l8,4L344,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M336,52V123.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="16" y="16" x="312"></rect>
                        <text id="bit12" class="regFieldName regFieldNameother regFieldName0" y="148" x="528">bit12</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M312,48l8,4L328,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M320,52V143.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxother" height="32" width="16" y="16" x="296"></rect>
                        <text id="field-json-register-bit13" class="regFieldName regFieldNameother regFieldName0" y="168" x="528">bit13</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M296,48l8,4L312,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M304,52V163.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxbogus" height="32" width="288" y="16" x="8"></rect>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="280" y1="40" x1="280"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="264" y1="40" x1="264"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="248" y1="40" x1="248"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="232" y1="40" x1="232"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="216" y1="40" x1="216"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="200" y1="40" x1="200"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="184" y1="40" x1="184"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="168" y1="40" x1="168"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="152" y1="40" x1="152"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="136" y1="40" x1="136"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="120" y1="40" x1="120"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="104" y1="40" x1="104"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="88" y1="40" x1="88"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="72" y1="40" x1="72"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="56" y1="40" x1="56"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="40" y1="40" x1="40"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalbogus" y2="48" x2="24" y1="40" x1="24"></line>
                        <text id="field-json-register-Bogus" class="regFieldName regFieldUnused regFieldNamebogus regFieldNameInternal regFieldNameInternalbogus" y="32" x="152">Bogus</text>
                    </g>
                </svg>
            </div>
            <figcaption>Figure <span class="figno">4-1</span>: <span class="figtitle">Graph for JSON Defined Register Example</span>
            </figcaption>
        </figure>
        <p>These are references to fields that were defined as terms in this JSON example.</p>
        <ul>
            <li><a href="#field-field4_0" class="field internalDFN">field 4:0</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;field 4:0&lt;/a&gt;</li>
            <li><a href="#field-json-register-Very long name that will never fit" class="field internalDFN">Very long name that will never fit</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;Very long name that will never fit&lt;/a&gt;</li>
            <li><a href="#field-bit9" class="field internalDFN">bit9</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit9&lt;/a&gt;</li>
            <li><a href="#bit10" class="field internalDFN">bit10</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit10&lt;/a&gt;</li>
            <li><a href="#field-json-register-bit11" class="field internalDFN">bit11</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit11&lt;/a&gt;</li>
            <li><a href="#bit12" class="field internalDFN">bit12</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit12&lt;/a&gt;</li>
            <li><a href="#field-json-register-bit13" class="field internalDFN">bit13</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit13&lt;/a&gt;</li>
            <li><a class="internalDFN field" href="#field-json-register-bit13">bit13</a>&nbsp;&nbsp;&nbsp;&lt;a&gt;bit13&lt;/a&gt;</li>
            <li><a href="#field-bit13">Bit 13</a>&nbsp;&nbsp;&nbsp;&lt;a href="#field-bit13"&gt;Bit 13&lt;/a&gt;</li>
        </ul>

    </section>
    <section id="pcisig-style-registers">
        <!--OddPage-->
        <h2 id="h2_pcisig-style-registers" role="heading" aria-level="1"><span class="secno">5. </span>PCISIG style Registers</h2>
        <figure id="fig-pcisig-style-register-1" class="register pcisig_reg" data-table="#reg1">
            <div class="svg hasSVG">
                <svg viewBox="0 0 578 228" height="228" width="100%" version="1.1">
                    <g>
                        <text class="regBitNum" y="12" x="512">0</text>
                        <text class="regBitNum" y="12" x="496">1</text>
                        <text class="regBitNum" y="12" x="480">2</text>
                        <text class="regBitNum" y="12" x="464">3</text>
                        <text class="regBitNum" y="12" x="448">4</text>
                        <text class="regBitNum" y="12" x="432">5</text>
                        <text class="regBitNum" y="12" x="416">6</text>
                        <text class="regBitNum" y="12" x="400">7</text>
                        <text class="regBitNum" y="12" x="384">8</text>
                        <text class="regBitNum" y="12" x="368">9</text>
                        <text class="regBitNum" y="12" x="288">14</text>
                        <text class="regBitNum" y="12" x="352">10</text>
                        <text class="regBitNum" y="12" x="304">13</text>
                        <text class="regBitNum" y="12" x="272">15</text>
                        <text class="regBitNum" y="12" x="16">31</text>
                        <path fill="none" class="regBitNumLine" d="M520,16l0,16M504,16l0,16M472,16l0,16M456,16l0,16M440,16l0,16M424,16l0,16M408,16l0,16M392,16l0,16M376,16l0,16M296,16l0,16M360,16l0,16M280,16l0,16M8,5.333333333333333l0,16"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="504"></rect>
                        <text id="field-fig-pcisig-style-register-1-Z" class="regFieldName regFieldNamero regFieldNameInternal regFieldNameInternalro" y="32" x="512">Z</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="32" y="16" x="472"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalrw" y2="48" x2="488" y1="40" x1="488"></line>
                        <text id="field-fig-pcisig-style-register-1-bit1_2" class="regFieldName regFieldNamerw regFieldName0" y="68" x="528">bit1_2</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M472,48l16,4L504,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M488,52V63.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="456"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit3" class="regFieldName regFieldNamerw regFieldName0" y="88" x="528">bit3</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M456,48l8,4L472,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M464,52V83.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="440"></rect>
                        <text id="field-fig-pcisig-style-register-1-Ab" class="regFieldName regFieldNamerw regFieldNameInternal regFieldNameInternalrw" y="32" x="448">Ab</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="424"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit5" class="regFieldName regFieldNamerw regFieldName1" y="108" x="528">bit5</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M424,48l8,4L440,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M432,52V103.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="408"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit 6a" class="regFieldName regFieldNamerw regFieldName1" y="128" x="528">bit 6a</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M408,48l8,4L424,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M416,52V123.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="392"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit7" class="regFieldName regFieldNamerw regFieldName0" y="148" x="528">bit7</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M392,48l8,4L408,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M400,52V143.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="376"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit8" class="regFieldName regFieldNamerw regFieldName0" y="168" x="528">bit8</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M376,48l8,4L392,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M384,52V163.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="360"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit9" class="regFieldName regFieldNamerw regFieldName1" y="188" x="528">bit9</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M360,48l8,4L376,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M368,52V183.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrsvdp" height="32" width="64" y="16" x="296"></rect>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="344" y1="40" x1="344"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="328" y1="40" x1="328"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="312" y1="40" x1="312"></line>
                        <text id="field-fig-pcisig-style-register-1-RsvdP" class="regFieldName regFieldUnused regFieldNamersvdp regFieldNameInternal regFieldNameInternalrsvdp" y="32" x="328">RsvdP</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrw" height="32" width="16" y="16" x="280"></rect>
                        <text id="field-fig-pcisig-style-register-1-bit 14a" class="regFieldName regFieldNamerw regFieldName1" y="208" x="528">bit 14a</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M280,48l8,4L296,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M288,52V203.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrsvdp" height="32" width="272" y="16" x="8"></rect>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="264" y1="40" x1="264"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="248" y1="40" x1="248"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="232" y1="40" x1="232"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="216" y1="40" x1="216"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="200" y1="40" x1="200"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="184" y1="40" x1="184"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="168" y1="40" x1="168"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="152" y1="40" x1="152"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="136" y1="40" x1="136"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="120" y1="40" x1="120"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="104" y1="40" x1="104"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="88" y1="40" x1="88"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="72" y1="40" x1="72"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="56" y1="40" x1="56"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="40" y1="40" x1="40"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="24" y1="40" x1="24"></line>
                        <text id="field-fig-pcisig-style-register-1-RsvdP" class="regFieldName regFieldUnused regFieldNamersvdp regFieldNameInternal regFieldNameInternalrsvdp" y="32" x="144">RsvdP</text>
                    </g>
                </svg>
            </div>
            <figcaption>Figure <span class="figno">5-1</span>: <span class="figtitle">PCISIG-Style Register #1</span>
            </figcaption>
        </figure>
        <table class="pcisig_reg" id="reg1">
            <caption>Table <span class="tblno">5-1</span>: <span class="tbltitle">PCISIG-Style Register #1</span>
            </caption>
            <thead>
                <tr>
                    <th>Bit&nbsp;Location</th>
                    <th>Register&nbsp;Description</th>
                    <th>Attributes</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>0</td>
                    <td>
                        <p>
                            <dfn id="field-z" class="field">Z</dfn>
                            – This field is a very special field.
                        </p>
                        <p>This is the middle paragraph.</p>
                        <p>This is the last paragraph.</p>
                    </td>
                    <td>RO</td>
                </tr>
                <tr>
                    <td>2:1</td>
                    <td>
                        <p>
                            <dfn id="field-bit1_2" class="field">bit1_2</dfn>
                            – Bits 1 &amp; 2
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>3</td>
                    <td><dfn id="field-bit3" class="field">bit3</dfn> – three</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>4</td>
                    <td>
                        <p>
                            <dfn id="field-ab" class="field">Ab</dfn>
                            – four
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>5</td>
                    <td>bit5– five</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>6</td>
                    <td>
                        <p>
                            <dfn id="field-bit-6a" class="field">bit 6a</dfn>
                            – six a
                        </p>
                        <p>
                            <dfn id="field-bit-6b" class="field">bit 6b</dfn>
                            – six b
                        </p>
                        <p>bit 6c six c</p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>7</td>
                    <td><dfn id="field-bit7" class="field">bit7</dfn>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>8</td>
                    <td><dfn id="field-bit8" class="field">bit8</dfn> - eight</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>9</td>
                    <td>
                        <dfn id="field-bit9" class="field">bit9</dfn>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>14</td>
                    <td>
                        <dfn id="field-bit-14a" class="field">bit 14a</dfn>
                        <table id="tbl-col-1col-2col-3-first-second-third-second-row" class="simple">
                            <thead>
                                <tr>
                                    <th>Col&nbsp;1</th>
                                    <th>Col&nbsp;2</th>
                                    <th>Col&nbsp;3</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td>
                                        <dfn id="field-first" class="field">first</dfn>
                                    </td>
                                    <td>
                                        <dfn id="field-second" class="field">second</dfn>
                                    </td>
                                    <td>
                                        <dfn id="field-third" class="field">third</dfn>
                                    </td>
                                </tr>
                                <tr>
                                    <td colspan="3">second row</td>
                                </tr>
                            </tbody>
                        </table>
                        <p>
                            <dfn id="field-fourth" class="field">fourth</dfn>
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
            </tbody>
        </table>
    </section>
    <section id="device-capabilities-2-register-offset-24h">
        <!--OddPage-->
        <h2 id="h2_device-capabilities-2-register-offset-24h" role="heading" aria-level="1"><span class="secno">6. </span>Device Capabilities 2 Register (Offset 24h)</h2>
        <figure id="fig-device-capabilities-2-register" class="register pcisig_reg" data-table="#reg_pcie_capability__device_capability_2">
            <div class="svg hasSVG">
                <svg viewBox="0 0 752 388" height="388" width="100%" version="1.1">
                    <g>
                        <text class="regBitNum" y="12" x="512">0</text>
                        <text class="regBitNum" y="12" x="464">3</text>
                        <text class="regBitNum" y="12" x="448">4</text>
                        <text class="regBitNum" y="12" x="432">5</text>
                        <text class="regBitNum" y="12" x="416">6</text>
                        <text class="regBitNum" y="12" x="400">7</text>
                        <text class="regBitNum" y="12" x="384">8</text>
                        <text class="regBitNum" y="12" x="368">9</text>
                        <text class="regBitNum" y="12" x="352">10</text>
                        <text class="regBitNum" y="12" x="336">11</text>
                        <text class="regBitNum" y="12" x="320">12</text>
                        <text class="regBitNum" y="12" x="304">13</text>
                        <text class="regBitNum" y="12" x="288">14</text>
                        <text class="regBitNum" y="12" x="272">15</text>
                        <text class="regBitNum" y="12" x="224">18</text>
                        <text class="regBitNum" y="12" x="208">19</text>
                        <text class="regBitNum" y="12" x="192">20</text>
                        <text class="regBitNum" y="12" x="176">21</text>
                        <text class="regBitNum" y="12" x="160">22</text>
                        <text class="regBitNum" y="12" x="144">23</text>
                        <text class="regBitNum" y="12" x="16">31</text>
                        <text class="regBitNum" y="12" x="256">16</text>
                        <text class="regBitNum" y="12" x="240">17</text>
                        <text class="regBitNum" y="12" x="128">24</text>
                        <text class="regBitNum" y="12" x="32">30</text>
                        <path fill="none" class="regBitNumLine" d="M520,16l0,16M456,16l0,16M440,16l0,16M424,16l0,16M408,16l0,16M392,16l0,16M376,16l0,16M360,16l0,16M344,16l0,16M328,16l0,16M296,16l0,16M232,16l0,16M200,16l0,16M184,16l0,16M168,16l0,16M24,16l0,16M264,16l0,16M136,16l0,16M8,5.333333333333333l0,16"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="64" y="16" x="456"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="504" y1="40" x1="504"></line>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="488" y1="40" x1="488"></line>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="472" y1="40" x1="472"></line>
                        <text id="field-fig-device-capabilities-2-register-Completion Timeout Ranges Supported" class="regFieldName regFieldNamehwinit regFieldName0" y="68" x="528">Completion Timeout Ranges Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M456,48l32,4L520,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M488,52V63.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="440"></rect>
                        <text id="field-fig-device-capabilities-2-register-Completion Timeout Disable Supported" class="regFieldName regFieldNamero regFieldName0" y="88" x="528">Completion Timeout Disable Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M440,48l8,4L456,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M448,52V83.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="424"></rect>
                        <text id="field-fig-device-capabilities-2-register-ARI Forwarding Supported" class="regFieldName regFieldNamero regFieldName1" y="108" x="528">ARI Forwarding Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M424,48l8,4L440,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M432,52V103.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="408"></rect>
                        <text id="field-fig-device-capabilities-2-register-AtomicOp Routing Supported" class="regFieldName regFieldNamero regFieldName1" y="128" x="528">AtomicOp Routing Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M408,48l8,4L424,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M416,52V123.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="392"></rect>
                        <text id="field-fig-device-capabilities-2-register-32-bit AtomicOp Completer Supported" class="regFieldName regFieldNamero regFieldName0" y="148" x="528">32-bit AtomicOp Completer Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M392,48l8,4L408,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M400,52V143.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="376"></rect>
                        <text id="field-fig-device-capabilities-2-register-64-bit AtomicOp Completer Supported" class="regFieldName regFieldNamero regFieldName0" y="168" x="528">64-bit AtomicOp Completer Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M376,48l8,4L392,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M384,52V163.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="360"></rect>
                        <text id="field-fig-device-capabilities-2-register-128-bit CAS Completer Supported" class="regFieldName regFieldNamero regFieldName1" y="188" x="528">128-bit CAS Completer Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M360,48l8,4L376,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M368,52V183.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="16" y="16" x="344"></rect>
                        <text id="field-fig-device-capabilities-2-register-No RO-enabled PR-PR Passing" class="regFieldName regFieldNamehwinit regFieldName1" y="208" x="528">No RO-enabled PR-PR Passing</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M344,48l8,4L360,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M352,52V203.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="328"></rect>
                        <text id="field-fig-device-capabilities-2-register-LTR Mechanism Supported" class="regFieldName regFieldNamero regFieldName0" y="228" x="528">LTR Mechanism Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M328,48l8,4L344,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M336,52V223.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="32" y="16" x="296"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalro" y2="48" x2="312" y1="40" x1="312"></line>
                        <text id="field-fig-device-capabilities-2-register-TPH Completer Supported" class="regFieldName regFieldNamero regFieldName0" y="248" x="528">TPH Completer Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M296,48l16,4L328,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M312,52V243.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="32" y="16" x="264"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="280" y1="40" x1="280"></line>
                        <text id="field-fig-device-capabilities-2-register-LN System CLS" class="regFieldName regFieldNamehwinit regFieldName1" y="268" x="528">LN System CLS</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M264,48l16,4L296,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M280,52V263.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrsvdp" height="32" width="32" y="16" x="232"></rect>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="248" y1="40" x1="248"></line>
                        <text id="field-fig-device-capabilities-2-register-R" class="regFieldName regFieldUnused regFieldNamersvdp regFieldNameInternal regFieldNameInternalrsvdp" y="32" x="248">R</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="32" y="16" x="200"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="216" y1="40" x1="216"></line>
                        <text id="field-fig-device-capabilities-2-register-OBFF Supported" class="regFieldName regFieldNamehwinit regFieldName1" y="288" x="528">OBFF Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M200,48l16,4L232,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M216,52V283.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxro" height="32" width="16" y="16" x="184"></rect>
                        <text id="field-fig-device-capabilities-2-register-Extended Fmt Field Supported" class="regFieldName regFieldNamero regFieldName0" y="308" x="528">Extended Fmt Field Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M184,48l8,4L200,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M192,52V303.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="16" y="16" x="168"></rect>
                        <text id="field-fig-device-capabilities-2-register-End-End TLP Prefix Supported" class="regFieldName regFieldNamehwinit regFieldName0" y="328" x="528">End-End TLP Prefix Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket0" d="M168,48l8,4L184,48"></path>
                        <path fill="none" class="regBitLine regBitLine0" d="M176,52V323.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="32" y="16" x="136"></rect>
                        <line class="regFieldBoxInternal regFieldBoxInternalhwinit" y2="48" x2="152" y1="40" x1="152"></line>
                        <text id="field-fig-device-capabilities-2-register-Max End-End TLP Prefixes" class="regFieldName regFieldNamehwinit regFieldName1" y="348" x="528">Max End-End TLP Prefixes</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M136,48l16,4L168,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M152,52V343.5H526.4"></path>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxrsvdp" height="32" width="112" y="16" x="24"></rect>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="120" y1="40" x1="120"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="104" y1="40" x1="104"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="88" y1="40" x1="88"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="72" y1="40" x1="72"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="56" y1="40" x1="56"></line>
                        <line class="regFieldBoxInternal regFieldBoxUnused regFieldBoxInternalrsvdp" y2="48" x2="40" y1="40" x1="40"></line>
                        <text id="field-fig-device-capabilities-2-register-RsvdP" class="regFieldName regFieldUnused regFieldNamersvdp regFieldNameInternal regFieldNameInternalrsvdp" y="32" x="80">RsvdP</text>
                    </g>
                    <g>
                        <rect class="regFieldBox regFieldBoxhwinit" height="32" width="16" y="16" x="8"></rect>
                        <text id="field-fig-device-capabilities-2-register-FRS Supported" class="regFieldName regFieldNamehwinit regFieldName1" y="368" x="528">FRS Supported</text>
                        <path fill="none" class="regBitBracket regBitBracket1" d="M8,48l8,4L24,48"></path>
                        <path fill="none" class="regBitLine regBitLine1" d="M16,52V363.5H526.4"></path>
                    </g>
                </svg>
            </div>
            <figcaption>Figure <span class="figno">6-1</span>: <span class="figtitle">Device Capabilities 2 Register</span>
            </figcaption>
        </figure>
        <table class="pcisig_reg" id="reg_pcie_capability__device_capability_2">
            <caption>Table <span class="tblno">6-1</span>: <span class="tbltitle">Device Capabilities 2 Register</span>
            </caption>
            <thead>
                <tr>
                    <th>Bit&nbsp;Location</th>
                    <th>Register&nbsp;Description</th>
                    <th>Attributes</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>3:0</td>
                    <td>
                        <p>
                            <dfn id="field-completion-timeout-ranges-supported" class="field">Completion Timeout Ranges Supported</dfn> – This field indicates device Function support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value.</p>
                        <p>
                            This field is applicable only to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other Functions this field is Reserved and must be hardwired to 0000b.</p>
                        <p>
                            Four time value ranges are defined:</p>
                        <dl>
                            <dt>Range A</dt>
                            <dd>50 μs to 10 ms</dd>
                            <dt>Range B</dt>
                            <dd>10 ms to 250 ms</dd>
                            <dt>Range C</dt>
                            <dd>250 ms to 4 s</dd>
                            <dt>Range D</dt>
                            <dd>4 s to 64 s</dd>
                        </dl>
                        <p>Bits are set according to the table below to show timeout value ranges supported.</p>
                        <dl>
                            <dt>0000b</dt>
                            <dd>Completion Timeout programming not supported – the Function must implement a timeout value in the range 50 μs to 50 ms.</dd>
                            <dt>0001b</dt>
                            <dd>Range A</dd>
                            <dt>0010b</dt>
                            <dd>Range B</dd>
                            <dt>0011b</dt>
                            <dd>Ranges A and B</dd>
                            <dt>0110b</dt>
                            <dd>Ranges B and C</dd>
                            <dt>0111b</dt>
                            <dd>Ranges A, B, and C</dd>
                            <dt>1110b</dt>
                            <dd>Ranges B, C, and D</dd>
                            <dt>1111b</dt>
                            <dd>Ranges A, B, C, and D</dd>
                        </dl>
                        <p>All other values are Reserved.</p>
                        <p>It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms.</p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>4</td>
                    <td>
                        <p>
                            <dfn id="field-completion-timeout-disable-supported" class="field">Completion Timeout Disable Supported</dfn> – A value of 1b indicates support for the Completion Timeout Disable mechanism.</p>
                        <p>The Completion Timeout Disable mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express.
                        </p>
                        <p>This mechanism is optional for Root Ports.</p>
                        <p>For all other Functions this field is Reserved and must be hardwired to 0b.</p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>5</td>
                    <td>
                        <p>
                            <dfn id="field-ari-forwarding-supported" class="field">ARI Forwarding Supported</dfn> – Applicable only to Switch Downstream Ports and Root Ports; must be 0b for other Function types. This bit must be set to 1b if a Switch Downstream Port or Root Port supports this optional capability. See Section 6.13 for additional details.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>6</td>
                    <td>
                        <p>
                            <dfn id="field-atomicop-routing-supported" class="field">AtomicOp Routing Supported</dfn> – Applicable only to Switch Upstream Ports, Switch Downstream Ports, and Root Ports; must be 0b for other Function types. This bit must be set to 1b if the Port supports this optional capability. See Section 6.15 for additional details.</p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>7</td>
                    <td>
                        <p>
                            <dfn id="field-x32-bit-atomicop-completer-supported" class="field">32-bit AtomicOp Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.</p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>8</td>
                    <td>
                        <p>
                            <dfn id="field-x64-bit-atomicop-completer-supported" class="field">64-bit AtomicOp Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>9</td>
                    <td>
                        <p>
                            <dfn id="field-x128-bit-cas-completer-supported" class="field">128-bit CAS Completer Supported</dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; must be 0b otherwise. This bit must be set to 1b if the Function supports this optional capability. See Section 6.15 for additional details.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>10</td>
                    <td>
                        <p>
                            <dfn id="field-no-ro-enabled-pr-pr-passing" class="field">No RO-enabled PR-PR Passing</dfn> – If this bit is Set, the routing element never carries out the passing permitted by Table 2-39 entry A2b that is associated with the Relaxed Ordering Attribute field being Set.</p>
                        <p>
                            This bit applies only for Switches and RCs that support peer-to-peer traffic between Root Ports. This bit applies only to Posted Requests being forwarded through the Switch or RC and does not apply to traffic originating or terminating within the Switch or RC itself. All Ports on a Switch or RC must report the same value for this bit.</p>
                        <div class="issue">
                            <div id="h_issue_1" role="heading" aria-level="2" class="issue-title"><span>Issue 1:</span> This is an issue</div>
                            <p class="">Clearly this applies when both requests are forwarded. What about when only one of the requests is forwarded?</p>
                        </div>
                        <p>
                            For all other functions, this bit must be 0b
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>11</td>
                    <td>
                        <p>
                            <dfn id="field-ltr-mechanism-supported" class="field">LTR Mechanism Supported</dfn> – A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism.</p>
                        <p>Root Ports, Switches and Endpoints are permitted to implement this capability.</p>
                        <p>For a multi-Function device associated with an Upstream Port, each Function must report the same value for this bit.</p>
                        <p>For Bridges and other Functions that do not implement this capability, this bit must be hardwired to 0b.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>13:12</td>
                    <td>
                        <p>
                            <dfn id="field-tph-completer-supported" class="field">TPH Completer Supported</dfn> – Value indicates Completer support for TPH or Extended TPH. Applicable only to Root Ports and Endpoints. For all other Functions, this field is Reserved.</p>
                        <p>Defined Encodings are:</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>TPH and Extended TPH Completer not supported.</dd>
                            <dt>01b</dt>
                            <dd>TPH Completer supported; Extended TPH Completer not supported.</dd>
                            <dt>10b</dt>
                            <dd>Reserved.</dd>
                            <dt>11b</dt>
                            <dd>Both TPH and Extended TPH Completer supported.</dd>
                        </dl>
                        <p>See Section 6.17 for details.</p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>15:14</td>
                    <td>
                        <p>
                            <dfn id="field-ln-system-cls" class="field">LN System CLS</dfn> – Applicable only to Root Ports and RCRBs; must be 00b for all other Function types. This field indicates if the Root Port or RCRB supports LN protocol as an LN Completer, and if so, what cacheline size is in effect.</p>
                        <p>Encodings are:</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>LN Completer either not supported or not in effect</dd>
                            <dt>01b</dt>
                            <dd>LN Completer with 64-byte cachelines in effect</dd>
                            <dt>10b</dt>
                            <dd>LN Completer with 128-byte cachelines in effect</dd>
                            <dt>11b</dt>
                            <dd>Reserved</dd>
                        </dl>
                    </td>
                    <td>HWInit</td>
                </tr>

                <tr>
                    <td>19:18</td>
                    <td>
                        <p>
                            <dfn id="field-obff-supported" class="field">OBFF Supported</dfn> – This field indicates if OBFF is supported and, if so, what signaling mechanism is used.</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>OBFF Not Supported</dd>
                            <dt>01b</dt>
                            <dd>OBFF supported using Message signaling only</dd>
                            <dt>10b</dt>
                            <dd>OBFF supported using WAKE# signaling only</dd>
                            <dt>11b</dt>
                            <dd>OBFF supported using WAKE# and Message signaling</dd>
                        </dl>
                        <p>The value reported in this field must indicate support for WAKE# signaling only if:</p>
                        <ul>
                            <li>for a Downstream Port, driving the WAKE# signal for OBFF is supported and the connector or component connected Downstream is known to receive that same WAKE# signal</li>
                            <li>for an Upstream Port, receiving the WAKE# signal for OBFF is supported and, if the component is on an add-in-card, that the component is connected to the WAKE# signal on the connector.
                            </li>
                        </ul>
                        <p>Root Ports, Switch Ports, and Endpoints are permitted to implement this capability.</p>
                        <p>For a multi-Function device associated with an Upstream Port, each Function must report the same value for this field.</p>
                        <p>For Bridges and Ports that do not implement this capability, this field must be hardwired to 00b.</p>
                    </td>
                    <td>Hwinit</td>
                </tr>

                <tr>
                    <td>20</td>
                    <td>
                        <p>
                            <dfn id="field-extended-fmt-field-supported" class="field">Extended Fmt Field Supported</dfn> – If Set, the Function supports the 3-bit definition of the Fmt field. If Clear, the Function supports a 2-bit definition of the Fmt field. See Section 2.2.</p>
                        <p>Must be Set for Functions that support End-End TLP Prefixes. All Functions in an Upstream Port must have the same value for this bit. Each Downstream Port of a component may have a different value for this bit.</p>
                        <p>It is strongly recommended that Functions support the 3-bit definition of the Fmt field.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>21</td>
                    <td>
                        <p>
                            <dfn id="field-end-end-tlp-prefix-supported" class="field">End-End TLP Prefix Supported</dfn> – Indicates whether End-End TLP Prefix support is offered by a Function. Values are:</p>
                        <dl>
                            <dt>0b</dt>
                            <dd>No Support</dd>
                            <dt>1b</dt>
                            <dd>Support is provided to receive TLPs containing End-End TLP Prefixes.</dd>
                        </dl>
                        <p>All Ports of a Switch must have the same value for this bit.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>


                <tr>
                    <td>23:22</td>
                    <td>
                        <p>
                            <dfn id="field-max-end-end-tlp-prefixes" class="field">Max End-End TLP Prefixes</dfn> – Indicates the maximum number of End-End TLP Prefixes supported by this Function. See Section 2.2.10.2 for important details. Values are:</p>
                        <dl>
                            <dt>01b</dt>
                            <dd>1 End-End TLP Prefix</dd>
                            <dt>10b</dt>
                            <dd>2 End-End TLP Prefixes</dd>
                            <dt>11b</dt>
                            <dd>3 End-End TLP Prefixes</dd>
                            <dt>00b</dt>
                            <dd>4 End-End TLP Prefixes</dd>
                        </dl>
                        <p>If End-End TLP Prefix Supported is Clear, this field is RsvdP.</p>
                        <p>Different Root Ports that have the End-End TLP Prefix Supported bit Set <em title="MAY" class="rfc2119">MAY</em> are permitted to report different values for this field.</p>
                        <p>For Switches where End-End TLP Prefix Supported is Set, this field <em title="MUST" class="rfc2119">MUST</em> be 00b indicating support for up to four End-End TLP Prefixes.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>31</td>
                    <td>
                        <p>
                            <dfn id="field-frs-supported" class="field">FRS Supported</dfn> – When Set, indicates support for the optional Function Readiness Status (FRS) capability. Must be Set for all Functions that support generation or receipt capabilities of FRS Messages. Must not be Set by Switch Functions that do not generate FRS Messages on their own behalf.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>
            </tbody>
        </table>
        <div class="impnote">
            <div id="h_impnote_1" role="heading" aria-level="2" class="impnote-title"><span>Implementation Note:</span> Use of the No RO-enabled PR-PR Passing Bit</div>
            <p class="">
                The No RO-enabled PR-PR Passing bit allows platforms to utilize PCI Express switching elements on the path between a requester and completer for requesters that could benefit from a slightly less 5 relaxed ordering model. An example is a device that cannot ensure that multiple overlapping posted writes to the same address are outstanding at the same time. The method by which such a device is enabled to utilize this mode is beyond the scope of this specification.</p>
        </div>
    </section>
    <section id="name-clashes-after-and-deep-stuff">
        <!--OddPage-->
        <h2 id="h2_name-clashes-after-and-deep-stuff" role="heading" aria-level="1"><span class="secno">7. </span>Name <a href="http://berjon.com/">clashes</a> after <span>and <a href="http://w3.org/">deep</a> stuff</span></h2>
        <p>Something <em title="MUST" class="rfc2119">MUST</em> happen.</p>
        <div class="issue">
            <div id="h_issue_2" role="heading" aria-level="2" class="issue-title"><span>Issue 2:</span> A real problem</div>
            <p class="">This is a problem</p>
        </div>
        <div class="issue atrisk">
            <div id="h_issue_3" role="heading" aria-level="2" class="issue-title"><span>Feature at Risk 3:</span> A REAL problem</div>
            <p class="atrisk">This is a problem</p>
        </div>
        <div class="note">
            <div id="h_note_1" role="heading" aria-level="2" class="note-title"><span>Note:</span> About this</div>
            <p class="">Just a note</p>
        </div>
        <div class="impnote">
            <div id="h_impnote_2" role="heading" aria-level="2" class="impnote-title"><span>Implementation Note:</span> Imp Note Text</div>
            <p class="">Body of the implementation note</p>
        </div>
    </section>


    <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" id="references" class="appendix">
        <!--OddPage-->
        <h2 id="h2_references" role="heading" aria-level="1"><span class="secno">A. </span>References</h2>
        <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" id="normative-references">
            <h3 id="h3_normative-references" role="heading" aria-level="2"><span class="secno">A.1 </span>Normative references</h3>
            <dl about="" class="bibliography"><dt id="bib-REX">[REX]</dt>
                <dd rel="dcterms:requires"><strong>Overridden!</strong>
                </dd>
            </dl>
        </section>
        <section rel="bibo:Chapter" resource="#ref" typeof="bibo:Chapter" id="informative-references">
            <h3 id="h3_informative-references" role="heading" aria-level="2"><span class="secno">A.2 </span>Informative references</h3>
            <dl about="" class="bibliography"><dt id="bib-DOM4">[DOM4]</dt>
                <dd rel="dcterms:references">Anne van Kesteren; Aryeh Gregor; Ms2ger; Alex Russell; Robin Berjon. <a href="http://www.w3.org/TR/dom/"><cite>W3C DOM4</cite></a>. 8 May 2014. W3C Candidate Recommendation. URL: <a href="http://www.w3.org/TR/dom/">http://www.w3.org/TR/dom/</a>
                </dd><dt id="bib-MEMES">[MEMES]</dt>
                <dd rel="dcterms:references"><a href="http://w3cmemes.tumblr.com/">W3C Memes</a>
                </dd><dt id="bib-XML10">[XML10]</dt>
                <dd rel="dcterms:references">Tim Bray; Jean Paoli; Michael Sperberg-McQueen; Eve Maler; François Yergeau et al. <a href="http://www.w3.org/TR/xml"><cite>Extensible Markup Language (XML) 1.0 (Fifth Edition)</cite></a>. 26 November 2008. W3C Recommendation. URL: <a href="http://www.w3.org/TR/xml">http://www.w3.org/TR/xml</a>
                </dd>
            </dl>
        </section>
    </section>
    <section id="definition-map" class="appendix">
        <!--OddPage-->
        <h2 id="h2_definition-map" role="heading" aria-level="1"><span class="secno">B. </span>Definition Map</h2>
        <table>
            <thead>
                <tr>
                    <th>Kind</th>
                    <th>Name</th>
                    <th>ID</th>
                    <th>HTML</th>
                </tr>
            </thead>
            <thead></thead>
            <tbody>
                <tr>
                    <td>dfn</td>
                    <td>term number 3</td>
                    <td>dfn-term-number-3</td>
                    <td><abbr title="Term number 3">TERM3</abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term number 4</td>
                    <td>dfn-term-number-4</td>
                    <td>Term number 4</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term number 8</td>
                    <td>dfn-term-number-8</td>
                    <td>Term number 8</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term1</td>
                    <td>dfn-term1</td>
                    <td>Term1</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term4</td>
                    <td>dfn-term4</td>
                    <td><abbr title="Term number 4">Term4</abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term6</td>
                    <td>dfn-term6</td>
                    <td>Term<sub>6</sub>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term7</td>
                    <td>dfn-term7</td>
                    <td><abbr>Term<sub>7</sub></abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term8</td>
                    <td>dfn-term8</td>
                    <td><abbr title="Term number 8">Term<sub>8</sub></abbr>
                    </td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>128-bit cas completer supported</td>
                    <td>field-x128-bit-cas-completer-supported</td>
                    <td>128-bit CAS Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>32-bit atomicop completer supported</td>
                    <td>field-x32-bit-atomicop-completer-supported</td>
                    <td>32-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>64-bit atomicop completer supported</td>
                    <td>field-x64-bit-atomicop-completer-supported</td>
                    <td>64-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>ab</td>
                    <td>field-ab</td>
                    <td>Ab</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>ari forwarding supported</td>
                    <td>field-ari-forwarding-supported</td>
                    <td>ARI Forwarding Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>atomicop routing supported</td>
                    <td>field-atomicop-routing-supported</td>
                    <td>AtomicOp Routing Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit 14a</td>
                    <td>field-bit-14a</td>
                    <td>bit 14a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit 6a</td>
                    <td>field-bit-6a</td>
                    <td>bit 6a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit 6b</td>
                    <td>field-bit-6b</td>
                    <td>bit 6b</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit10</td>
                    <td>bit10</td>
                    <td>bit10</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit11</td>
                    <td>field-json-register-bit11</td>
                    <td>bit11</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit12</td>
                    <td>bit12</td>
                    <td>bit12</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit13</td>
                    <td>field-json-register-bit13</td>
                    <td>bit13</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit1_2</td>
                    <td>field-bit1_2</td>
                    <td>bit1_2</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit3</td>
                    <td>field-bit3</td>
                    <td>bit3</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit5</td>
                    <td>field-fig-pcisig-style-register-1-bit5</td>
                    <td>bit5</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit7</td>
                    <td>field-bit7</td>
                    <td>bit7</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit8</td>
                    <td>field-bit8</td>
                    <td>bit8</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bit9</td>
                    <td>field-bit9</td>
                    <td>bit9</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>bogus</td>
                    <td>field-json-register-Bogus</td>
                    <td>Bogus</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>completion timeout disable supported</td>
                    <td>field-completion-timeout-disable-supported</td>
                    <td>Completion Timeout Disable Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>completion timeout ranges supported</td>
                    <td>field-completion-timeout-ranges-supported</td>
                    <td>Completion Timeout Ranges Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>end-end tlp prefix supported</td>
                    <td>field-end-end-tlp-prefix-supported</td>
                    <td>End-End TLP Prefix Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>extended fmt field supported</td>
                    <td>field-extended-fmt-field-supported</td>
                    <td>Extended Fmt Field Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>field 4:0</td>
                    <td>field-field4_0</td>
                    <td>field 4:0</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>first</td>
                    <td>field-first</td>
                    <td>first</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>fourth</td>
                    <td>field-fourth</td>
                    <td>fourth</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>frs supported</td>
                    <td>field-frs-supported</td>
                    <td>FRS Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>ln system cls</td>
                    <td>field-ln-system-cls</td>
                    <td>LN System CLS</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>ltr mechanism supported</td>
                    <td>field-ltr-mechanism-supported</td>
                    <td>LTR Mechanism Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>max end-end tlp prefixes</td>
                    <td>field-max-end-end-tlp-prefixes</td>
                    <td>Max End-End TLP Prefixes</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>no ro-enabled pr-pr passing</td>
                    <td>field-no-ro-enabled-pr-pr-passing</td>
                    <td>No RO-enabled PR-PR Passing</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>obff supported</td>
                    <td>field-obff-supported</td>
                    <td>OBFF Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>r</td>
                    <td>field-json-register-R</td>
                    <td>R</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>rsvdp</td>
                    <td>field-fig-pcisig-style-register-1-RsvdP</td>
                    <td>RsvdP</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>second</td>
                    <td>field-second</td>
                    <td>second</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>third</td>
                    <td>field-third</td>
                    <td>third</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>tph completer supported</td>
                    <td>field-tph-completer-supported</td>
                    <td>TPH Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>very long name that will never fit</td>
                    <td>field-json-register-Very long name that will never fit</td>
                    <td>Very long name that will never fit</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>z</td>
                    <td>field-z</td>
                    <td>Z</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2#</td>
                    <td>pin-pin2</td>
                    <td>PIN2#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2a#</td>
                    <td>pin-pin2a</td>
                    <td>PIN2a#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>term9</td>
                    <td>pin-term9</td>
                    <td>Term9</td>
                </tr>
                <tr>
                    <td>signal</td>
                    <td>term9</td>
                    <td>signal-term9</td>
                    <td>Term9</td>
                </tr>
                <tr>
                    <td>state</td>
                    <td>d3cold</td>
                    <td>state-d3cold</td>
                    <td>D3<sub>cold</sub>
                    </td>
                </tr>
                <tr>
                    <td>state</td>
                    <td>detect.quiet</td>
                    <td>state-detect.quiet</td>
                    <td>Detect.Quiet</td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term 9</td>
                    <td>term-term-9</td>
                    <td>Term 9</td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term9</td>
                    <td>term-term9-1</td>
                    <td>Term9<span class="respec-error"> Duplicate definition of 'term-term9'</span>
                    </td>
                </tr>
            </tbody>
        </table>
    </section>
</body>

</html>