{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619956461284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus Prime " "Running Quartus Prime MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619956461326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 02 20:54:18 2021 " "Processing started: Sun May 02 20:54:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619956461326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619956461326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb simple_pipeline -c simple_pipeline --update_mif " "Command: quartus_cdb simple_pipeline -c simple_pipeline --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619956461327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1619956461953 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 4096 C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/test_datas/InstructionTest/1-LD_ST/LD_ST.mif " "Memory depth (1024) in the design file differs from memory depth (4096) in the Memory Initialization File \"C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/test_datas/InstructionTest/1-LD_ST/LD_ST.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Design Software" 0 -1 1619956463074 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/test_datas/InstructionTest/1-LD_ST/LD_ST.mif " "Processed Memory Initialization File C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/test_datas/InstructionTest/1-LD_ST/LD_ST.mif" {  } { { "../test_datas/InstructionTest/1-LD_ST/LD_ST.mif" "" { Text "C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/test_datas/InstructionTest/1-LD_ST/LD_ST.mif" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1619956463639 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Design Software" 0 -1 1619956463639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 2 s Quartus Prime " "Quartus Prime MIF/HEX Update was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619956463829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 02 20:54:23 2021 " "Processing ended: Sun May 02 20:54:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619956463829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619956463829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619956463829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619956463829 ""}
