============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 03 2025  10:55:15 am
  Module:                 top
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance      Module      Cell Count  Cell Area  Net Area   Combinational   Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area   Wireload  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top                              1222  25729.704     0.000       13950.922  146.362   1576.714  10055.707   0.000        0.000    0.000   0.000    25729.704 <none> (D)  
  lif_inst adaptive_lif           373   7807.061     0.000        5225.774    0.000    505.613   2075.674   0.000        0.000    0.000   0.000     7807.061 <none> (D)  
  pm_inst  pacemaker_ctrl         805  16665.264     0.000        8289.389  133.056   1044.490   7198.330   0.000        0.000    0.000   0.000    16665.264 <none> (D)  
  rom_inst ecg_rom                  6    159.667     0.000          46.570    0.000      6.653    106.445   0.000        0.000    0.000   0.000      159.667 <none> (D)  
  (D) = wireload is default in technology library
