// Seed: 2055432765
module module_0 (
    input wand id_0
);
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output logic id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5
);
  always id_2 <= id_1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  for (id_22 = -1; 1; id_21 = id_6) begin : LABEL_0
    tri id_23 = -1'b0;
    always id_17 = 1;
    assign id_19 = id_16[-1] - -1;
  end
  tri1 id_24, id_25;
  assign module_3.id_28 = 0;
  wire id_26, id_27;
  id_28(
      .id_0(id_14), .id_1(-1), .id_2(1'b0 ? 1 : id_24), .id_3((-1)), .id_4(id_24)
  );
  assign id_13 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always_ff id_6 <= id_11;
  always
    if (id_5)
      if (id_23) @(posedge -1) id_3[-1] = -1;
      else id_23 <= -1'h0;
  wire id_30;
  assign id_28 = id_5;
  wire id_31;
  module_2 modCall_1 (
      id_8,
      id_27,
      id_5,
      id_12,
      id_2,
      id_1,
      id_26,
      id_29,
      id_4,
      id_1,
      id_8,
      id_12,
      id_22,
      id_22,
      id_17,
      id_3,
      id_31,
      id_8,
      id_5,
      id_27,
      id_12
  );
  wire id_32;
endmodule
