Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 19:24:20 2022
| Host         : IP5P-ym running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/fourthz/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db5/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db5/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db5/fourthz/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mm/button_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 541 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.053        0.000                      0                  642        0.098        0.000                      0                  642        4.500        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.053        0.000                      0                  642        0.098        0.000                      0                  642        4.500        0.000                       0                   319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.952ns (21.237%)  route 3.531ns (78.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.877     9.569    db4/fourthz/clear
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[10]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    db4/fourthz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.952ns (21.237%)  route 3.531ns (78.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.877     9.569    db4/fourthz/clear
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[11]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    db4/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.952ns (21.237%)  route 3.531ns (78.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.877     9.569    db4/fourthz/clear
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[8]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    db4/fourthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.952ns (21.237%)  route 3.531ns (78.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.877     9.569    db4/fourthz/clear
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.622    db4/fourthz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.014ns (23.276%)  route 3.342ns (76.724%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.564     5.085    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  db2/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.827     6.430    db2/fourthz/COUNT_reg[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.543     7.097    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.221 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.403     7.624    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.404     8.152    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.276 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.166     9.442    db2/fourthz/clear
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    db2/fourthz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.014ns (23.276%)  route 3.342ns (76.724%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.564     5.085    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  db2/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.827     6.430    db2/fourthz/COUNT_reg[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.543     7.097    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.221 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.403     7.624    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.404     8.152    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.276 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.166     9.442    db2/fourthz/clear
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    db2/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.014ns (23.276%)  route 3.342ns (76.724%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.564     5.085    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  db2/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.827     6.430    db2/fourthz/COUNT_reg[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.543     7.097    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.221 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.403     7.624    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.404     8.152    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.276 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.166     9.442    db2/fourthz/clear
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    db2/fourthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.014ns (23.276%)  route 3.342ns (76.724%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.564     5.085    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  db2/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.827     6.430    db2/fourthz/COUNT_reg[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.543     7.097    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.221 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.403     7.624    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.404     8.152    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.276 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.166     9.442    db2/fourthz/clear
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.445    14.786    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  db2/fourthz/COUNT_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    db2/fourthz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.446%)  route 3.487ns (78.554%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.833     9.525    db4/fourthz/clear
    SLICE_X35Y46         FDRE                                         r  db4/fourthz/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.444    14.785    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  db4/fourthz/COUNT_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    db4/fourthz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.446%)  route 3.487ns (78.554%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.565     5.086    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  db4/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.975     6.518    db4/fourthz/COUNT_reg[9]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.670     7.312    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.600     8.036    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.408     8.568    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.692 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.833     9.525    db4/fourthz/clear
    SLICE_X35Y46         FDRE                                         r  db4/fourthz/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.444    14.785    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  db4/fourthz/COUNT_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    db4/fourthz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.565     1.448    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  db1/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  db1/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.126     1.738    db1/fourthz/COUNT_reg[18]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  db1/fourthz/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    db1/fourthz/COUNT_reg[16]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.948 r  db1/fourthz/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    db1/fourthz/COUNT_reg[20]_i_1_n_7
    SLICE_X46Y50         FDRE                                         r  db1/fourthz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.833     1.960    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  db1/fourthz/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    db1/fourthz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db5/fourthz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/fourthz/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.564     1.447    db5/fourthz/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  db5/fourthz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  db5/fourthz/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.126     1.737    db5/fourthz/COUNT_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  db5/fourthz/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    db5/fourthz/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  db5/fourthz/COUNT_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.947    db5/fourthz/COUNT_reg[12]_i_1__3_n_7
    SLICE_X38Y50         FDRE                                         r  db5/fourthz/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.830     1.958    db5/fourthz/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  db5/fourthz/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    db5/fourthz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db2/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.563     1.446    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  db2/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  db2/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    db2/fourthz/COUNT_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  db2/fourthz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    db2/fourthz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  db2/fourthz/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    db2/fourthz/COUNT_reg[20]_i_1__0_n_7
    SLICE_X34Y50         FDRE                                         r  db2/fourthz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.829     1.957    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  db2/fourthz/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    db2/fourthz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 db4/fourthz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.563     1.446    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  db4/fourthz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db4/fourthz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    db4/fourthz/COUNT_reg[19]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  db4/fourthz/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    db4/fourthz/COUNT_reg[16]_i_1__2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  db4/fourthz/COUNT_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.922    db4/fourthz/COUNT_reg[20]_i_1__2_n_7
    SLICE_X35Y50         FDRE                                         r  db4/fourthz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.829     1.957    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  db4/fourthz/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    db4/fourthz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.565     1.448    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  db1/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  db1/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.126     1.738    db1/fourthz/COUNT_reg[18]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  db1/fourthz/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    db1/fourthz/COUNT_reg[16]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.961 r  db1/fourthz/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    db1/fourthz/COUNT_reg[20]_i_1_n_5
    SLICE_X46Y50         FDRE                                         r  db1/fourthz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.833     1.960    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  db1/fourthz/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    db1/fourthz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 db5/fourthz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/fourthz/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.564     1.447    db5/fourthz/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  db5/fourthz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  db5/fourthz/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.126     1.737    db5/fourthz/COUNT_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  db5/fourthz/COUNT_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    db5/fourthz/COUNT_reg[8]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  db5/fourthz/COUNT_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.960    db5/fourthz/COUNT_reg[12]_i_1__3_n_5
    SLICE_X38Y50         FDRE                                         r  db5/fourthz/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.830     1.958    db5/fourthz/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  db5/fourthz/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    db5/fourthz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 db2/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.563     1.446    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  db2/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  db2/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    db2/fourthz/COUNT_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  db2/fourthz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    db2/fourthz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  db2/fourthz/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.959    db2/fourthz/COUNT_reg[20]_i_1__0_n_5
    SLICE_X34Y50         FDRE                                         r  db2/fourthz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.829     1.957    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  db2/fourthz/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    db2/fourthz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 db4/fourthz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.563     1.446    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  db4/fourthz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db4/fourthz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    db4/fourthz/COUNT_reg[19]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  db4/fourthz/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    db4/fourthz/COUNT_reg[16]_i_1__2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  db4/fourthz/COUNT_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.933    db4/fourthz/COUNT_reg[20]_i_1__2_n_5
    SLICE_X35Y50         FDRE                                         r  db4/fourthz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.829     1.957    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  db4/fourthz/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    db4/fourthz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.564     1.447    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  db3/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db3/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    db3/fourthz/COUNT_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  db3/fourthz/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    db3/fourthz/COUNT_reg[16]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  db3/fourthz/COUNT_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.936    db3/fourthz/COUNT_reg[20]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  db3/fourthz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.832     1.959    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  db3/fourthz/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    db3/fourthz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.564     1.447    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  db3/fourthz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db3/fourthz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    db3/fourthz/COUNT_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  db3/fourthz/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    db3/fourthz/COUNT_reg[16]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  db3/fourthz/COUNT_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.947    db3/fourthz/COUNT_reg[20]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  db3/fourthz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.832     1.959    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  db3/fourthz/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    db3/fourthz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y79   A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y81   A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y81   A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y79   A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y79   A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y79   A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y80   A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y80   A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y80   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   A/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   A/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   A/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   A/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   A/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   A/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   A/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   A/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   A/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   db1/fourthz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   db1/fourthz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   db1/fourthz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   db1/fourthz/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   dm1/oled_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   six25mhz/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   db3/fourthz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   db3/fourthz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   db3/fourthz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   db3/fourthz/COUNT_reg[13]/C



