0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/161072/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/161072/lab1/lab1.srcs/sources_1/new/half_adder.v,1547794741,verilog,,,,half_adder,,,,,,,,
