-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Sun Nov  9 21:40:37 2025
-- Host        : DESKTOP-NSC8HIO running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               c:/projects/en525742/repos/radio_periph_lab/ip_repo/full_radio/src/axis_interconnect_0/axis_interconnect_0_stub.vhdl
-- Design      : axis_interconnect_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity axis_interconnect_0 is
  Port ( 
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S00_AXIS_ACLK : in STD_LOGIC;
    S00_AXIS_ARESETN : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S00_AXIS_TREADY : out STD_LOGIC;
    S00_AXIS_TDATA : in STD_LOGIC_VECTOR ( 79 downto 0 );
    S00_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    M01_AXIS_ACLK : in STD_LOGIC;
    M00_AXIS_ARESETN : in STD_LOGIC;
    M01_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TVALID : out STD_LOGIC;
    M01_AXIS_TVALID : out STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    M01_AXIS_TREADY : in STD_LOGIC;
    M00_AXIS_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 );
    M01_AXIS_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 );
    M00_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_DECODE_ERR : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axis_interconnect_0 : entity is "axis_interconnect_0,axis_interconnect_v1_1_24_axis_interconnect_16x16_top,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of axis_interconnect_0 : entity is "axis_interconnect_0,axis_interconnect_v1_1_24_axis_interconnect_16x16_top,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axis_interconnect,x_ipVersion=1.1,x_ipCoreRevision=24,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_NUM_MI_SLOTS=2,C_NUM_SI_SLOTS=1,C_SWITCH_MI_REG_CONFIG=0,C_SWITCH_SI_REG_CONFIG=1,C_SWITCH_MODE=1,C_SWITCH_MAX_XFERS_PER_ARB=1,C_SWITCH_NUM_CYCLES_TIMEOUT=0,C_SWITCH_TDATA_WIDTH=80,C_SWITCH_TID_WIDTH=1,C_SWITCH_TDEST_WIDTH=1,C_SWITCH_TUSER_WIDTH=10,C_SWITCH_SIGNAL_SET=0x00000043,C_SWITCH_ACLK_RATIO=12,C_SWITCH_USE_ACLKEN=0,C_SYNCHRONIZER_STAGE=2,C_M00_AXIS_CONNECTIVITY=0x0001,C_M01_AXIS_CONNECTIVITY=0x0001,C_M02_AXIS_CONNECTIVITY=0x0000,C_M03_AXIS_CONNECTIVITY=0x0000,C_M04_AXIS_CONNECTIVITY=0x0000,C_M05_AXIS_CONNECTIVITY=0x0000,C_M06_AXIS_CONNECTIVITY=0x0000,C_M07_AXIS_CONNECTIVITY=0x0000,C_M08_AXIS_CONNECTIVITY=0x0000,C_M09_AXIS_CONNECTIVITY=0x0000,C_M10_AXIS_CONNECTIVITY=0x0000,C_M11_AXIS_CONNECTIVITY=0x0000,C_M12_AXIS_CONNECTIVITY=0x0000,C_M13_AXIS_CONNECTIVITY=0x0000,C_M14_AXIS_CONNECTIVITY=0x0000,C_M15_AXIS_CONNECTIVITY=0x0000,C_M00_AXIS_BASETDEST=0x00000000,C_M01_AXIS_BASETDEST=0x00000001,C_M02_AXIS_BASETDEST=0x00000002,C_M03_AXIS_BASETDEST=0x00000003,C_M04_AXIS_BASETDEST=0x00000004,C_M05_AXIS_BASETDEST=0x00000005,C_M06_AXIS_BASETDEST=0x00000006,C_M07_AXIS_BASETDEST=0x00000007,C_M08_AXIS_BASETDEST=0x00000008,C_M09_AXIS_BASETDEST=0x00000009,C_M10_AXIS_BASETDEST=0x0000000A,C_M11_AXIS_BASETDEST=0x0000000B,C_M12_AXIS_BASETDEST=0x0000000C,C_M13_AXIS_BASETDEST=0x0000000D,C_M14_AXIS_BASETDEST=0x0000000E,C_M15_AXIS_BASETDEST=0x0000000F,C_M00_AXIS_HIGHTDEST=0x00000000,C_M01_AXIS_HIGHTDEST=0x00000001,C_M02_AXIS_HIGHTDEST=0x00000002,C_M03_AXIS_HIGHTDEST=0x00000003,C_M04_AXIS_HIGHTDEST=0x00000004,C_M05_AXIS_HIGHTDEST=0x00000005,C_M06_AXIS_HIGHTDEST=0x00000006,C_M07_AXIS_HIGHTDEST=0x00000007,C_M08_AXIS_HIGHTDEST=0x00000008,C_M09_AXIS_HIGHTDEST=0x00000009,C_M10_AXIS_HIGHTDEST=0x0000000A,C_M11_AXIS_HIGHTDEST=0x0000000B,C_M12_AXIS_HIGHTDEST=0x0000000C,C_M13_AXIS_HIGHTDEST=0x0000000D,C_M14_AXIS_HIGHTDEST=0x0000000E,C_M15_AXIS_HIGHTDEST=0x0000000F,C_S00_AXIS_TDATA_WIDTH=80,C_S01_AXIS_TDATA_WIDTH=8,C_S02_AXIS_TDATA_WIDTH=8,C_S03_AXIS_TDATA_WIDTH=8,C_S04_AXIS_TDATA_WIDTH=8,C_S05_AXIS_TDATA_WIDTH=8,C_S06_AXIS_TDATA_WIDTH=8,C_S07_AXIS_TDATA_WIDTH=8,C_S08_AXIS_TDATA_WIDTH=8,C_S09_AXIS_TDATA_WIDTH=8,C_S10_AXIS_TDATA_WIDTH=8,C_S11_AXIS_TDATA_WIDTH=8,C_S12_AXIS_TDATA_WIDTH=8,C_S13_AXIS_TDATA_WIDTH=8,C_S14_AXIS_TDATA_WIDTH=8,C_S15_AXIS_TDATA_WIDTH=8,C_S00_AXIS_TUSER_WIDTH=10,C_S01_AXIS_TUSER_WIDTH=1,C_S02_AXIS_TUSER_WIDTH=1,C_S03_AXIS_TUSER_WIDTH=1,C_S04_AXIS_TUSER_WIDTH=1,C_S05_AXIS_TUSER_WIDTH=1,C_S06_AXIS_TUSER_WIDTH=1,C_S07_AXIS_TUSER_WIDTH=1,C_S08_AXIS_TUSER_WIDTH=1,C_S09_AXIS_TUSER_WIDTH=1,C_S10_AXIS_TUSER_WIDTH=1,C_S11_AXIS_TUSER_WIDTH=1,C_S12_AXIS_TUSER_WIDTH=1,C_S13_AXIS_TUSER_WIDTH=1,C_S14_AXIS_TUSER_WIDTH=1,C_S15_AXIS_TUSER_WIDTH=1,C_S00_AXIS_IS_ACLK_ASYNC=0,C_S01_AXIS_IS_ACLK_ASYNC=0,C_S02_AXIS_IS_ACLK_ASYNC=0,C_S03_AXIS_IS_ACLK_ASYNC=0,C_S04_AXIS_IS_ACLK_ASYNC=0,C_S05_AXIS_IS_ACLK_ASYNC=0,C_S06_AXIS_IS_ACLK_ASYNC=0,C_S07_AXIS_IS_ACLK_ASYNC=0,C_S08_AXIS_IS_ACLK_ASYNC=0,C_S09_AXIS_IS_ACLK_ASYNC=0,C_S10_AXIS_IS_ACLK_ASYNC=0,C_S11_AXIS_IS_ACLK_ASYNC=0,C_S12_AXIS_IS_ACLK_ASYNC=0,C_S13_AXIS_IS_ACLK_ASYNC=0,C_S14_AXIS_IS_ACLK_ASYNC=0,C_S15_AXIS_IS_ACLK_ASYNC=0,C_S00_AXIS_ACLK_RATIO=12,C_S01_AXIS_ACLK_RATIO=12,C_S02_AXIS_ACLK_RATIO=12,C_S03_AXIS_ACLK_RATIO=12,C_S04_AXIS_ACLK_RATIO=12,C_S05_AXIS_ACLK_RATIO=12,C_S06_AXIS_ACLK_RATIO=12,C_S07_AXIS_ACLK_RATIO=12,C_S08_AXIS_ACLK_RATIO=12,C_S09_AXIS_ACLK_RATIO=12,C_S10_AXIS_ACLK_RATIO=12,C_S11_AXIS_ACLK_RATIO=12,C_S12_AXIS_ACLK_RATIO=12,C_S13_AXIS_ACLK_RATIO=12,C_S14_AXIS_ACLK_RATIO=12,C_S15_AXIS_ACLK_RATIO=12,C_S00_AXIS_REG_CONFIG=0,C_S01_AXIS_REG_CONFIG=0,C_S02_AXIS_REG_CONFIG=0,C_S03_AXIS_REG_CONFIG=0,C_S04_AXIS_REG_CONFIG=0,C_S05_AXIS_REG_CONFIG=0,C_S06_AXIS_REG_CONFIG=0,C_S07_AXIS_REG_CONFIG=0,C_S08_AXIS_REG_CONFIG=0,C_S09_AXIS_REG_CONFIG=0,C_S10_AXIS_REG_CONFIG=0,C_S11_AXIS_REG_CONFIG=0,C_S12_AXIS_REG_CONFIG=0,C_S13_AXIS_REG_CONFIG=0,C_S14_AXIS_REG_CONFIG=0,C_S15_AXIS_REG_CONFIG=0,C_S00_AXIS_FIFO_DEPTH=32,C_S01_AXIS_FIFO_DEPTH=32,C_S02_AXIS_FIFO_DEPTH=32,C_S03_AXIS_FIFO_DEPTH=32,C_S04_AXIS_FIFO_DEPTH=32,C_S05_AXIS_FIFO_DEPTH=32,C_S06_AXIS_FIFO_DEPTH=32,C_S07_AXIS_FIFO_DEPTH=32,C_S08_AXIS_FIFO_DEPTH=32,C_S09_AXIS_FIFO_DEPTH=32,C_S10_AXIS_FIFO_DEPTH=32,C_S11_AXIS_FIFO_DEPTH=32,C_S12_AXIS_FIFO_DEPTH=32,C_S13_AXIS_FIFO_DEPTH=32,C_S14_AXIS_FIFO_DEPTH=32,C_S15_AXIS_FIFO_DEPTH=32,C_S00_AXIS_FIFO_MODE=0,C_S01_AXIS_FIFO_MODE=0,C_S02_AXIS_FIFO_MODE=0,C_S03_AXIS_FIFO_MODE=0,C_S04_AXIS_FIFO_MODE=0,C_S05_AXIS_FIFO_MODE=0,C_S06_AXIS_FIFO_MODE=0,C_S07_AXIS_FIFO_MODE=0,C_S08_AXIS_FIFO_MODE=0,C_S09_AXIS_FIFO_MODE=0,C_S10_AXIS_FIFO_MODE=0,C_S11_AXIS_FIFO_MODE=0,C_S12_AXIS_FIFO_MODE=0,C_S13_AXIS_FIFO_MODE=0,C_S14_AXIS_FIFO_MODE=0,C_S15_AXIS_FIFO_MODE=0,C_M00_AXIS_TDATA_WIDTH=80,C_M01_AXIS_TDATA_WIDTH=80,C_M02_AXIS_TDATA_WIDTH=8,C_M03_AXIS_TDATA_WIDTH=8,C_M04_AXIS_TDATA_WIDTH=8,C_M05_AXIS_TDATA_WIDTH=8,C_M06_AXIS_TDATA_WIDTH=8,C_M07_AXIS_TDATA_WIDTH=8,C_M08_AXIS_TDATA_WIDTH=8,C_M09_AXIS_TDATA_WIDTH=8,C_M10_AXIS_TDATA_WIDTH=8,C_M11_AXIS_TDATA_WIDTH=8,C_M12_AXIS_TDATA_WIDTH=8,C_M13_AXIS_TDATA_WIDTH=8,C_M14_AXIS_TDATA_WIDTH=8,C_M15_AXIS_TDATA_WIDTH=8,C_M00_AXIS_TUSER_WIDTH=10,C_M01_AXIS_TUSER_WIDTH=10,C_M02_AXIS_TUSER_WIDTH=1,C_M03_AXIS_TUSER_WIDTH=1,C_M04_AXIS_TUSER_WIDTH=1,C_M05_AXIS_TUSER_WIDTH=1,C_M06_AXIS_TUSER_WIDTH=1,C_M07_AXIS_TUSER_WIDTH=1,C_M08_AXIS_TUSER_WIDTH=1,C_M09_AXIS_TUSER_WIDTH=1,C_M10_AXIS_TUSER_WIDTH=1,C_M11_AXIS_TUSER_WIDTH=1,C_M12_AXIS_TUSER_WIDTH=1,C_M13_AXIS_TUSER_WIDTH=1,C_M14_AXIS_TUSER_WIDTH=1,C_M15_AXIS_TUSER_WIDTH=1,C_M00_AXIS_ACLK_RATIO=12,C_M01_AXIS_ACLK_RATIO=12,C_M02_AXIS_ACLK_RATIO=12,C_M03_AXIS_ACLK_RATIO=12,C_M04_AXIS_ACLK_RATIO=12,C_M05_AXIS_ACLK_RATIO=12,C_M06_AXIS_ACLK_RATIO=12,C_M07_AXIS_ACLK_RATIO=12,C_M08_AXIS_ACLK_RATIO=12,C_M09_AXIS_ACLK_RATIO=12,C_M10_AXIS_ACLK_RATIO=12,C_M11_AXIS_ACLK_RATIO=12,C_M12_AXIS_ACLK_RATIO=12,C_M13_AXIS_ACLK_RATIO=12,C_M14_AXIS_ACLK_RATIO=12,C_M15_AXIS_ACLK_RATIO=12,C_M00_AXIS_REG_CONFIG=0,C_M01_AXIS_REG_CONFIG=0,C_M02_AXIS_REG_CONFIG=0,C_M03_AXIS_REG_CONFIG=0,C_M04_AXIS_REG_CONFIG=0,C_M05_AXIS_REG_CONFIG=0,C_M06_AXIS_REG_CONFIG=0,C_M07_AXIS_REG_CONFIG=0,C_M08_AXIS_REG_CONFIG=0,C_M09_AXIS_REG_CONFIG=0,C_M10_AXIS_REG_CONFIG=0,C_M11_AXIS_REG_CONFIG=0,C_M12_AXIS_REG_CONFIG=0,C_M13_AXIS_REG_CONFIG=0,C_M14_AXIS_REG_CONFIG=0,C_M15_AXIS_REG_CONFIG=0,C_M00_AXIS_IS_ACLK_ASYNC=0,C_M01_AXIS_IS_ACLK_ASYNC=0,C_M02_AXIS_IS_ACLK_ASYNC=0,C_M03_AXIS_IS_ACLK_ASYNC=0,C_M04_AXIS_IS_ACLK_ASYNC=0,C_M05_AXIS_IS_ACLK_ASYNC=0,C_M06_AXIS_IS_ACLK_ASYNC=0,C_M07_AXIS_IS_ACLK_ASYNC=0,C_M08_AXIS_IS_ACLK_ASYNC=0,C_M09_AXIS_IS_ACLK_ASYNC=0,C_M10_AXIS_IS_ACLK_ASYNC=0,C_M11_AXIS_IS_ACLK_ASYNC=0,C_M12_AXIS_IS_ACLK_ASYNC=0,C_M13_AXIS_IS_ACLK_ASYNC=0,C_M14_AXIS_IS_ACLK_ASYNC=0,C_M15_AXIS_IS_ACLK_ASYNC=0,C_M00_AXIS_FIFO_DEPTH=32,C_M01_AXIS_FIFO_DEPTH=32,C_M02_AXIS_FIFO_DEPTH=32,C_M03_AXIS_FIFO_DEPTH=32,C_M04_AXIS_FIFO_DEPTH=32,C_M05_AXIS_FIFO_DEPTH=32,C_M06_AXIS_FIFO_DEPTH=32,C_M07_AXIS_FIFO_DEPTH=32,C_M08_AXIS_FIFO_DEPTH=32,C_M09_AXIS_FIFO_DEPTH=32,C_M10_AXIS_FIFO_DEPTH=32,C_M11_AXIS_FIFO_DEPTH=32,C_M12_AXIS_FIFO_DEPTH=32,C_M13_AXIS_FIFO_DEPTH=32,C_M14_AXIS_FIFO_DEPTH=32,C_M15_AXIS_FIFO_DEPTH=32,C_M00_AXIS_FIFO_MODE=0,C_M01_AXIS_FIFO_MODE=0,C_M02_AXIS_FIFO_MODE=0,C_M03_AXIS_FIFO_MODE=0,C_M04_AXIS_FIFO_MODE=0,C_M05_AXIS_FIFO_MODE=0,C_M06_AXIS_FIFO_MODE=0,C_M07_AXIS_FIFO_MODE=0,C_M08_AXIS_FIFO_MODE=0,C_M09_AXIS_FIFO_MODE=0,C_M10_AXIS_FIFO_MODE=0,C_M11_AXIS_FIFO_MODE=0,C_M12_AXIS_FIFO_MODE=0,C_M13_AXIS_FIFO_MODE=0,C_M14_AXIS_FIFO_MODE=0,C_M15_AXIS_FIFO_MODE=0}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axis_interconnect_0 : entity is "yes";
end axis_interconnect_0;

architecture stub of axis_interconnect_0 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "ACLK,ARESETN,S00_AXIS_ACLK,S00_AXIS_ARESETN,S00_AXIS_TVALID,S00_AXIS_TREADY,S00_AXIS_TDATA[79:0],S00_AXIS_TDEST[0:0],M00_AXIS_ACLK,M01_AXIS_ACLK,M00_AXIS_ARESETN,M01_AXIS_ARESETN,M00_AXIS_TVALID,M01_AXIS_TVALID,M00_AXIS_TREADY,M01_AXIS_TREADY,M00_AXIS_TDATA[79:0],M01_AXIS_TDATA[79:0],M00_AXIS_TDEST[0:0],M01_AXIS_TDEST[0:0],S00_DECODE_ERR";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ACLK : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ACLK : signal is "XIL_INTERFACENAME CLKIF, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ARESETN : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_MODE of ARESETN : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ARESETN : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 S00_CLKIF CLK";
  attribute X_INTERFACE_MODE of S00_AXIS_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S00_AXIS_ACLK : signal is "XIL_INTERFACENAME S00_CLKIF, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 S00_RSTIF RST";
  attribute X_INTERFACE_MODE of S00_AXIS_ARESETN : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S00_AXIS_ARESETN : signal is "XIL_INTERFACENAME S00_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TVALID";
  attribute X_INTERFACE_MODE of S00_AXIS_TVALID : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S00_AXIS_TVALID : signal is "XIL_INTERFACENAME S00_AXIS, TDATA_NUM_BYTES 10, TDEST_WIDTH 1, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TREADY";
  attribute X_INTERFACE_INFO of S00_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TDATA";
  attribute X_INTERFACE_INFO of S00_AXIS_TDEST : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TDEST";
  attribute X_INTERFACE_INFO of M00_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M00_CLKIF CLK";
  attribute X_INTERFACE_MODE of M00_AXIS_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of M00_AXIS_ACLK : signal is "XIL_INTERFACENAME M00_CLKIF, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M01_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M01_CLKIF CLK";
  attribute X_INTERFACE_MODE of M01_AXIS_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of M01_AXIS_ACLK : signal is "XIL_INTERFACENAME M01_CLKIF, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M00_RSTIF RST";
  attribute X_INTERFACE_MODE of M00_AXIS_ARESETN : signal is "slave";
  attribute X_INTERFACE_PARAMETER of M00_AXIS_ARESETN : signal is "XIL_INTERFACENAME M00_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M01_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M01_RSTIF RST";
  attribute X_INTERFACE_MODE of M01_AXIS_ARESETN : signal is "slave";
  attribute X_INTERFACE_PARAMETER of M01_AXIS_ARESETN : signal is "XIL_INTERFACENAME M01_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TVALID";
  attribute X_INTERFACE_MODE of M00_AXIS_TVALID : signal is "master";
  attribute X_INTERFACE_PARAMETER of M00_AXIS_TVALID : signal is "XIL_INTERFACENAME M00_AXIS, TDATA_NUM_BYTES 10, TDEST_WIDTH 1, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M01_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TVALID";
  attribute X_INTERFACE_MODE of M01_AXIS_TVALID : signal is "master";
  attribute X_INTERFACE_PARAMETER of M01_AXIS_TVALID : signal is "XIL_INTERFACENAME M01_AXIS, TDATA_NUM_BYTES 10, TDEST_WIDTH 1, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TREADY";
  attribute X_INTERFACE_INFO of M01_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TREADY";
  attribute X_INTERFACE_INFO of M00_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDATA";
  attribute X_INTERFACE_INFO of M01_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TDATA";
  attribute X_INTERFACE_INFO of M00_AXIS_TDEST : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDEST";
  attribute X_INTERFACE_INFO of M01_AXIS_TDEST : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TDEST";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "axis_interconnect_v1_1_24_axis_interconnect_16x16_top,Vivado 2024.2";
begin
end;
