###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68393   # Number of WRITE/WRITEP commands
num_reads_done                 =       779586   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       620185   # Number of read row buffer hits
num_read_cmds                  =       779589   # Number of READ/READP commands
num_writes_done                =        68403   # Number of read requests issued
num_write_row_hits             =        40716   # Number of write row buffer hits
num_act_cmds                   =       187908   # Number of ACT commands
num_pre_cmds                   =       187880   # Number of PRE commands
num_ondemand_pres              =       165216   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9383863   # Cyles of rank active rank.0
rank_active_cycles.1           =      9087419   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       616137   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       912581   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       789176   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13933   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7769   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5559   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1963   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2133   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3180   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2437   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          746   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          820   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20283   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           29   # Write cmd latency (cycles)
write_latency[60-79]           =           87   # Write cmd latency (cycles)
write_latency[80-99]           =          176   # Write cmd latency (cycles)
write_latency[100-119]         =          270   # Write cmd latency (cycles)
write_latency[120-139]         =          405   # Write cmd latency (cycles)
write_latency[140-159]         =          633   # Write cmd latency (cycles)
write_latency[160-179]         =          926   # Write cmd latency (cycles)
write_latency[180-199]         =         1257   # Write cmd latency (cycles)
write_latency[200-]            =        64596   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       295239   # Read request latency (cycles)
read_latency[40-59]            =        95841   # Read request latency (cycles)
read_latency[60-79]            =        99156   # Read request latency (cycles)
read_latency[80-99]            =        47323   # Read request latency (cycles)
read_latency[100-119]          =        37000   # Read request latency (cycles)
read_latency[120-139]          =        31786   # Read request latency (cycles)
read_latency[140-159]          =        22088   # Read request latency (cycles)
read_latency[160-179]          =        17998   # Read request latency (cycles)
read_latency[180-199]          =        14519   # Read request latency (cycles)
read_latency[200-]             =       118636   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.41418e+08   # Write energy
read_energy                    =   3.1433e+09   # Read energy
act_energy                     =  5.14116e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95746e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.38039e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85553e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67055e+09   # Active standby energy rank.1
average_read_latency           =      124.719   # Average read request latency (cycles)
average_interarrival           =      11.7924   # Average request interarrival latency (cycles)
total_energy                   =  1.69634e+10   # Total energy (pJ)
average_power                  =      1696.34   # Average power (mW)
average_bandwidth              =      7.23617   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        74690   # Number of WRITE/WRITEP commands
num_reads_done                 =       883278   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       692559   # Number of read row buffer hits
num_read_cmds                  =       883281   # Number of READ/READP commands
num_writes_done                =        74696   # Number of read requests issued
num_write_row_hits             =        43126   # Number of write row buffer hits
num_act_cmds                   =       223382   # Number of ACT commands
num_pre_cmds                   =       223352   # Number of PRE commands
num_ondemand_pres              =       199184   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9255580   # Cyles of rank active rank.0
rank_active_cycles.1           =      9212374   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       744420   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       787626   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       901289   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12453   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7964   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5069   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1892   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2089   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3210   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2332   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          705   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          810   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20172   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           61   # Write cmd latency (cycles)
write_latency[80-99]           =          168   # Write cmd latency (cycles)
write_latency[100-119]         =          210   # Write cmd latency (cycles)
write_latency[120-139]         =          439   # Write cmd latency (cycles)
write_latency[140-159]         =          614   # Write cmd latency (cycles)
write_latency[160-179]         =          833   # Write cmd latency (cycles)
write_latency[180-199]         =         1226   # Write cmd latency (cycles)
write_latency[200-]            =        71114   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       293980   # Read request latency (cycles)
read_latency[40-59]            =       107419   # Read request latency (cycles)
read_latency[60-79]            =       112513   # Read request latency (cycles)
read_latency[80-99]            =        59091   # Read request latency (cycles)
read_latency[100-119]          =        45313   # Read request latency (cycles)
read_latency[120-139]          =        38787   # Read request latency (cycles)
read_latency[140-159]          =        28514   # Read request latency (cycles)
read_latency[160-179]          =        22766   # Read request latency (cycles)
read_latency[180-199]          =        18976   # Read request latency (cycles)
read_latency[200-]             =       155916   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.72852e+08   # Write energy
read_energy                    =  3.56139e+09   # Read energy
act_energy                     =  6.11173e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.57322e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7806e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77548e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74852e+09   # Active standby energy rank.1
average_read_latency           =       138.75   # Average read request latency (cycles)
average_interarrival           =      10.4385   # Average request interarrival latency (cycles)
total_energy                   =  1.75094e+10   # Total energy (pJ)
average_power                  =      1750.94   # Average power (mW)
average_bandwidth              =      8.17471   # Average bandwidth
