{
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88813
    },
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc": "csrc",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "archive_dir": "archive.0"
    },
    "CompileProcesses": [
        "cgproc.12479.json"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "sh_reg_test": [
            "sh_reg_test",
            "hVvst",
            "module"
        ]
    },
    "stat": {
        "totalObjSize": 112790,
        "ru_self_end": {
            "ru_minflt": 6517,
            "ru_utime_sec": 0.063084000000000001,
            "ru_nvcsw": 26,
            "ru_stime_sec": 0.029439,
            "ru_maxrss_kb": 89460,
            "ru_majflt": 0,
            "ru_nivcsw": 3
        },
        "ru_self_cgstart": {
            "ru_minflt": 5036,
            "ru_utime_sec": 0.051916999999999998,
            "ru_nvcsw": 26,
            "ru_stime_sec": 0.017305000000000001,
            "ru_maxrss_kb": 81816,
            "ru_majflt": 0,
            "ru_nivcsw": 3
        },
        "ru_childs_cgstart": {
            "ru_minflt": 746,
            "ru_utime_sec": 0.0039610000000000001,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.013624000000000001,
            "ru_maxrss_kb": 14408,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nQuads": 263,
        "nMops": 584,
        "ru_childs_end": {
            "ru_minflt": 746,
            "ru_utime_sec": 0.0039610000000000001,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.013624000000000001,
            "ru_maxrss_kb": 14408,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 52296.946359810143,
        "CodeGen(%)": 17.701794432819735,
        "Frontend(%)": 82.298205567180261,
        "quadSpeed": 23551.535775051485,
        "mop/quad": 2.2205323193916349,
        "outputSizePerQuad": 428.0
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "sh_reg_test",
        "sh_reg_test"
    ],
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}