#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c8669045f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
P_000002c866938490 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
v000002c866997a10_0 .var "DMA_req", 0 0;
v000002c866996890_0 .var "clk", 0 0;
v000002c866996430_0 .net "dack", 0 0, v000002c866995100_0;  1 drivers
v000002c866996390_0 .var "dest_address", 4 0;
v000002c8669973d0_0 .var "dest_module", 2 0;
v000002c866996610_0 .net "drq", 0 0, v000002c86693cb50_0;  1 drivers
v000002c866997bf0_0 .net "hrq", 0 0, v000002c8669956a0_0;  1 drivers
v000002c8669976f0_0 .var/i "i", 31 0;
v000002c8669967f0_0 .var "rst", 0 0;
v000002c8669966b0_0 .var "src_address", 4 0;
v000002c8669961b0_0 .var "src_module", 2 0;
v000002c866997c90_0 .net "start_transfer", 0 0, v000002c86693b1d0_0;  1 drivers
v000002c8669975b0_0 .net "transfer_done", 0 0, v000002c866997f10_0;  1 drivers
v000002c866997330_0 .var "transfer_type", 1 0;
v000002c866997970_0 .var "words", 4 0;
S_000002c86693afa0 .scope module, "cpu" "processor" 2 44, 3 1 0, S_000002c8669045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "DMA_req";
    .port_info 3 /OUTPUT 1 "drq";
    .port_info 4 /INPUT 1 "hrq";
    .port_info 5 /OUTPUT 1 "start_transfer";
    .port_info 6 /INPUT 1 "dack";
    .port_info 7 /INPUT 1 "transfer_done";
P_000002c86693e5e0 .param/l "HOLD" 0 3 13, C4<10>;
P_000002c86693e618 .param/l "HOLD_REQ" 0 3 13, C4<01>;
P_000002c86693e650 .param/l "NORMAL" 0 3 13, C4<00>;
v000002c866904780_0 .net "DMA_req", 0 0, v000002c866997a10_0;  1 drivers
v000002c8668bbb00_0 .net "clk", 0 0, v000002c866996890_0;  1 drivers
v000002c8668d2eb0_0 .net "dack", 0 0, v000002c866995100_0;  alias, 1 drivers
v000002c86693cb50_0 .var "drq", 0 0;
v000002c8668bbd50_0 .net "hrq", 0 0, v000002c8669956a0_0;  alias, 1 drivers
v000002c86693b130_0 .net "rst", 0 0, v000002c8669967f0_0;  1 drivers
v000002c86693b1d0_0 .var "start_transfer", 0 0;
v000002c86693b270_0 .var "state", 1 0;
v000002c8669951a0_0 .net "transfer_done", 0 0, v000002c866997f10_0;  alias, 1 drivers
E_000002c866938e90 .event posedge, v000002c8668bbb00_0;
S_000002c86692d7d0 .scope module, "uut" "qdma_block_transfer" 2 28, 4 1 0, S_000002c8669045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "drq";
    .port_info 3 /OUTPUT 1 "hrq";
    .port_info 4 /INPUT 1 "start_transfer";
    .port_info 5 /OUTPUT 1 "dack";
    .port_info 6 /INPUT 2 "transfer_type";
    .port_info 7 /INPUT 3 "src_module";
    .port_info 8 /INPUT 3 "dest_module";
    .port_info 9 /INPUT 5 "src_address";
    .port_info 10 /INPUT 5 "dest_address";
    .port_info 11 /INPUT 5 "words";
    .port_info 12 /OUTPUT 1 "transfer_done";
P_000002c86692d960 .param/l "DELAY" 0 4 53, C4<100>;
P_000002c86692d998 .param/l "DELAY_CYCLES" 0 4 38, +C4<00000000000000000000000000000010>;
P_000002c86692d9d0 .param/l "DMA_REQ" 0 4 53, C4<000>;
P_000002c86692da08 .param/l "DONE" 0 4 53, C4<101>;
P_000002c86692da40 .param/l "FIFO_DEPTH" 0 4 39, +C4<00000000000000000000000000001000>;
P_000002c86692da78 .param/l "IDLE" 0 4 53, C4<001>;
P_000002c86692dab0 .param/l "READ" 0 4 53, C4<010>;
P_000002c86692dae8 .param/l "TRANSFER" 0 4 53, C4<011>;
v000002c866995b00_0 .net "clk", 0 0, v000002c866996890_0;  alias, 1 drivers
v000002c866995100_0 .var "dack", 0 0;
v000002c866995380_0 .var "delay_cycles_counter", 1 0;
v000002c866995560_0 .var "dest_addr", 4 0;
v000002c8669954c0_0 .net "dest_address", 4 0, v000002c866996390_0;  1 drivers
v000002c866995240_0 .net "dest_module", 2 0, v000002c8669973d0_0;  1 drivers
v000002c866995a60_0 .net "drq", 0 0, v000002c86693cb50_0;  alias, 1 drivers
v000002c866995ba0 .array "fifo", 7 0, 7 0;
v000002c866995c40_0 .var "fifo_count", 3 0;
v000002c866995600_0 .var "fifo_rd_ptr", 3 0;
v000002c866995740_0 .var "fifo_wr_ptr", 3 0;
v000002c8669956a0_0 .var "hrq", 0 0;
v000002c8669952e0 .array "memory0", 31 0, 7 0;
v000002c866995420 .array "memory1", 31 0, 7 0;
v000002c866995ce0 .array "memory2", 31 0, 7 0;
v000002c8669957e0 .array "memory3", 31 0, 7 0;
v000002c866995d80 .array "memory4", 31 0, 7 0;
v000002c866995060 .array "memory5", 31 0, 7 0;
v000002c866995880 .array "memory6", 31 0, 7 0;
v000002c866995920 .array "memory7", 31 0, 7 0;
v000002c8669959c0 .array "peripheral0", 31 0, 7 0;
v000002c866995e20 .array "peripheral1", 31 0, 7 0;
v000002c866995ec0 .array "peripheral2", 31 0, 7 0;
v000002c866995f60 .array "peripheral3", 31 0, 7 0;
v000002c866996930 .array "peripheral4", 31 0, 7 0;
v000002c866996570 .array "peripheral5", 31 0, 7 0;
v000002c8669964d0 .array "peripheral6", 31 0, 7 0;
v000002c8669962f0 .array "peripheral7", 31 0, 7 0;
v000002c866996b10_0 .net "rst", 0 0, v000002c8669967f0_0;  alias, 1 drivers
v000002c866997dd0_0 .var "src_addr", 4 0;
v000002c866997830_0 .net "src_address", 4 0, v000002c8669966b0_0;  1 drivers
v000002c866996bb0_0 .net "src_module", 2 0, v000002c8669961b0_0;  1 drivers
v000002c866996a70_0 .net "start_transfer", 0 0, v000002c86693b1d0_0;  alias, 1 drivers
v000002c866997ab0_0 .var "state", 2 0;
v000002c866997f10_0 .var "transfer_done", 0 0;
v000002c866996d90_0 .net "transfer_type", 1 0, v000002c866997330_0;  1 drivers
v000002c8669978d0_0 .net "words", 4 0, v000002c866997970_0;  1 drivers
v000002c8669970b0_0 .var "words_to_be_transferred", 4 0;
    .scope S_000002c86692d7d0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c866995740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c866995600_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c866995c40_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c866997dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c866995560_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c866997ab0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c866995380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c866997f10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002c86692d7d0;
T_1 ;
    %wait E_000002c866938e90;
    %load/vec4 v000002c866996b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c866997dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c866995560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c866995380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c866995740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c866995600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c866995c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c866997f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c8669970b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c866997ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000002c866995a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8669956a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8669956a0_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000002c866996a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c866995100_0, 0;
    %load/vec4 v000002c866997830_0;
    %assign/vec4 v000002c866997dd0_0, 0;
    %load/vec4 v000002c8669954c0_0;
    %assign/vec4 v000002c866995560_0, 0;
    %load/vec4 v000002c8669978d0_0;
    %assign/vec4 v000002c8669970b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c866995100_0, 0;
T_1.13 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000002c866995100_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.16, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002c8669970b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v000002c866996d90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.17, 4;
    %load/vec4 v000002c866996bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c8669952e0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995420, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995ce0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c8669957e0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995d80, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995060, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995880, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995920, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000002c866996bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %jmp T_1.36;
T_1.28 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c8669959c0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.29 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995e20, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.30 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995ec0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.31 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866995f60, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.32 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866996930, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.33 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c866996570, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.34 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c8669964d0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v000002c866997dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002c8669962f0, 4;
    %load/vec4 v000002c866995740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ba0, 0, 4;
    %jmp T_1.36;
T_1.36 ;
    %pop/vec4 1;
T_1.18 ;
    %load/vec4 v000002c866995740_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.37, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c866995740_0, 0;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v000002c866995740_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c866995740_0, 0;
T_1.38 ;
    %load/vec4 v000002c866995c40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c866995c40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
T_1.14 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000002c866995c40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.39, 5;
    %load/vec4 v000002c866995240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %jmp T_1.49;
T_1.41 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c8669952e0, 0, 4;
    %jmp T_1.49;
T_1.42 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995420, 0, 4;
    %jmp T_1.49;
T_1.43 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995ce0, 0, 4;
    %jmp T_1.49;
T_1.44 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c8669957e0, 0, 4;
    %jmp T_1.49;
T_1.45 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995d80, 0, 4;
    %jmp T_1.49;
T_1.46 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995060, 0, 4;
    %jmp T_1.49;
T_1.47 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995880, 0, 4;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v000002c866995600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002c866995ba0, 4;
    %load/vec4 v000002c866995560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c866995920, 0, 4;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %load/vec4 v000002c866995600_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c866995600_0, 0;
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v000002c866995600_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c866995600_0, 0;
T_1.51 ;
    %load/vec4 v000002c866995c40_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002c866995c40_0, 0;
    %load/vec4 v000002c866997dd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002c866997dd0_0, 0;
    %load/vec4 v000002c866995560_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002c866995560_0, 0;
    %load/vec4 v000002c8669970b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000002c8669970b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.40;
T_1.39 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
T_1.40 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000002c866995380_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_1.52, 5;
    %load/vec4 v000002c866995380_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002c866995380_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v000002c8669970b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.54, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c866995380_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.55;
T_1.54 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c866995380_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
T_1.55 ;
T_1.53 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c866997f10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002c866997ab0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c86693afa0;
T_2 ;
    %wait E_000002c866938e90;
    %load/vec4 v000002c86693b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c86693cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c86693b1d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c86693b270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000002c866904780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v000002c8669951a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c86693cb50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c86693cb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000002c8668bbd50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c86693b1d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000002c8668d2eb0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v000002c8669951a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002c8669951a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c86693b270_0, 0;
T_2.15 ;
T_2.13 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c8669045f0;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v000002c866996890_0;
    %inv;
    %store/vec4 v000002c866996890_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c8669045f0;
T_4 ;
    %vpi_call 2 61 "$display", "Writing to Peripheral-1 Module" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c8669976f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002c8669976f0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000002c8669976f0_0;
    %addi 10, 0, 32;
    %pad/s 8;
    %load/vec4 v000002c8669976f0_0;
    %addi 10, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000002c866995e20, 4, 0;
    %load/vec4 v000002c8669976f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c8669976f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 64 "$display", "Done Loading into Peripheral-1 Module" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002c8669045f0;
T_5 ;
    %vpi_call 2 70 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c8669045f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c866996890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8669967f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8669967f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c866997330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c8669961b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c8669973d0_0, 0, 3;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002c8669966b0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000002c866996390_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000002c866997970_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c866997a10_0, 0, 1;
    %vpi_call 2 88 "$monitor", "DMA_req = %b, drq = %b, hrq = %b, dack = %b, start_transfer = %b, transfer_done = %b, words to be transferred = %d, fifo count = %d", v000002c866997a10_0, v000002c866996610_0, v000002c866997bf0_0, v000002c866996430_0, v000002c866997c90_0, v000002c8669975b0_0, v000002c8669970b0_0, v000002c866995c40_0 {0 0 0};
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c866997a10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c8669976f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002c8669976f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002c866996390_0;
    %pad/u 32;
    %load/vec4 v000002c8669976f0_0;
    %add;
    %load/vec4 v000002c866996390_0;
    %pad/u 32;
    %load/vec4 v000002c8669976f0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002c8669952e0, 4;
    %vpi_call 2 93 "$display", "Address = %d, Value = %d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v000002c8669976f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c8669976f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "qdma_block_transfer_tb.v";
    "./processor.v";
    "./qdma_block_transfer.v";
