interface digi_if();
logic a;
logic b;

// clocking clk_b;
// endclocking

// modport clk_b;
endinterface
