INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'test_mem'...
WARNING:sim - A core named 'test_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'test_mem'...
Delivering associated files for 'test_mem'...
Delivering EJava files for 'test_mem'...
Generating implementation netlist for 'test_mem'...
INFO:sim - Pre-processing HDL files for 'test_mem'...
Running synthesis for 'test_mem'
Running ngcbuild...
Writing VHO instantiation template for 'test_mem'...
Writing VHDL behavioral simulation model for 'test_mem'...
WARNING:sim - Overwriting existing file C:/Users/WE__J/Desktop/Final
   Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem/doc/blk_mem_gen_v7_3_vinfo.ht
   ml with file from view xilinx_documentation
Delivered 1 file into directory C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'test_mem'...
Generating metadata file...
Regenerating ISE project file for 'test_mem'...
Generating ISE project...
XCO file found: test_mem.xco
XMDF file found: test_mem_xmdf.tcl
Adding C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.asy -view all -origin_type
imported
Adding C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.ngc -view all -origin_type
created
Checking file "C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.ngc" for project device match
...
File "C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.ngc" device information matches
project device.
Adding C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.sym -view all -origin_type
imported
Adding C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Users/WE__J/Desktop/Final
   Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/WE__J/Desktop/Final
Project/Precess-CPU/ipcore_dir/tmp/_cg/test_mem.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/test_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'test_mem'.
