<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div00.vhdl&quot;:20:3:20:4|Pruning register bit 22 of sdiv(22 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 22 of sdiv(22 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00\div00.vhdl&quot;:20:3:20:4|Found inferred clock div00|clkdiv which controls 23 sequential elements including sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found inferred clock div00|clkdiv which controls 23 sequential elements including sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock div00|clkdiv with period 10.00ns. Please declare a user-defined clock on port clkdiv.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock div00|clkdiv with period 10.00ns. Please declare a user-defined clock on port clkdiv.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>