
Demo7_2_EventGroup_Sync.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007390  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  08007520  08007520  00008520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007794  08007794  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007794  08007794  00008794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800779c  0800779c  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800779c  0800779c  0000879c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077a0  080077a0  000087a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080077a4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c40  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004cac  20004cac  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b41c  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040aa  00000000  00000000  000244b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  00028568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001170  00000000  00000000  00029c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000264fd  00000000  00000000  0002ad78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001adf9  00000000  00000000  00051275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4979  00000000  00000000  0006c06e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001509e7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006584  00000000  00000000  00150a2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  00156fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007508 	.word	0x08007508

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007508 	.word	0x08007508

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80005ae:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005b0:	4a21      	ldr	r2, [pc, #132]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ba:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80005bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80005c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80005c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80005ce:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005d6:	4b17      	ldr	r3, [pc, #92]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005dc:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005de:	4a17      	ldr	r2, [pc, #92]	@ (800063c <MX_ADC3_Init+0xa0>)
 80005e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e2:	4b14      	ldr	r3, [pc, #80]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80005e8:	4b12      	ldr	r3, [pc, #72]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80005ee:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80005fc:	480d      	ldr	r0, [pc, #52]	@ (8000634 <MX_ADC3_Init+0x98>)
 80005fe:	f000 fd51 	bl	80010a4 <HAL_ADC_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000608:	f000 fac0 	bl	8000b8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800060c:	2306      	movs	r3, #6
 800060e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000610:	2301      	movs	r3, #1
 8000612:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000614:	2301      	movs	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000618:	463b      	mov	r3, r7
 800061a:	4619      	mov	r1, r3
 800061c:	4805      	ldr	r0, [pc, #20]	@ (8000634 <MX_ADC3_Init+0x98>)
 800061e:	f000 fe97 	bl	8001350 <HAL_ADC_ConfigChannel>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000628:	f000 fab0 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800062c:	bf00      	nop
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000088 	.word	0x20000088
 8000638:	40012200 	.word	0x40012200
 800063c:	0f000001 	.word	0x0f000001

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a17      	ldr	r2, [pc, #92]	@ (80006bc <HAL_ADC_MspInit+0x7c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d128      	bne.n	80006b4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a15      	ldr	r2, [pc, #84]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 800066c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 8000688:	f043 0320 	orr.w	r3, r3, #32
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <HAL_ADC_MspInit+0x80>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0320 	and.w	r3, r3, #32
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800069a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	2303      	movs	r3, #3
 80006a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <HAL_ADC_MspInit+0x84>)
 80006b0:	f001 f94e 	bl	8001950 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80006b4:	bf00      	nop
 80006b6:	3728      	adds	r7, #40	@ 0x28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40012200 	.word	0x40012200
 80006c0:	40023800 	.word	0x40023800
 80006c4:	40021400 	.word	0x40021400

080006c8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_LED1 */
  Task_LED1Handle = osThreadNew(AppTask_LED1, NULL, &Task_LED1_attributes);
 80006cc:	4a0f      	ldr	r2, [pc, #60]	@ (800070c <MX_FREERTOS_Init+0x44>)
 80006ce:	2100      	movs	r1, #0
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <MX_FREERTOS_Init+0x48>)
 80006d2:	f002 ff4b 	bl	800356c <osThreadNew>
 80006d6:	4603      	mov	r3, r0
 80006d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <MX_FREERTOS_Init+0x4c>)
 80006da:	6013      	str	r3, [r2, #0]

  /* creation of Task_LED2 */
  Task_LED2Handle = osThreadNew(AppTask_LED2, NULL, &Task_LED2_attributes);
 80006dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <MX_FREERTOS_Init+0x50>)
 80006de:	2100      	movs	r1, #0
 80006e0:	480e      	ldr	r0, [pc, #56]	@ (800071c <MX_FREERTOS_Init+0x54>)
 80006e2:	f002 ff43 	bl	800356c <osThreadNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000720 <MX_FREERTOS_Init+0x58>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* creation of Task_LED3_ADC */
  Task_LED3_ADCHandle = osThreadNew(AppTask_LED3_ADC, NULL, &Task_LED3_ADC_attributes);
 80006ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <MX_FREERTOS_Init+0x5c>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	480d      	ldr	r0, [pc, #52]	@ (8000728 <MX_FREERTOS_Init+0x60>)
 80006f2:	f002 ff3b 	bl	800356c <osThreadNew>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <MX_FREERTOS_Init+0x64>)
 80006fa:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of eventGroup */
  eventGroupHandle = osEventFlagsNew(&eventGroup_attributes);
 80006fc:	480c      	ldr	r0, [pc, #48]	@ (8000730 <MX_FREERTOS_Init+0x68>)
 80006fe:	f002 ffc7 	bl	8003690 <osEventFlagsNew>
 8000702:	4603      	mov	r3, r0
 8000704:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <MX_FREERTOS_Init+0x6c>)
 8000706:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	080076cc 	.word	0x080076cc
 8000710:	08000739 	.word	0x08000739
 8000714:	200000d0 	.word	0x200000d0
 8000718:	080076f0 	.word	0x080076f0
 800071c:	08000791 	.word	0x08000791
 8000720:	200000d4 	.word	0x200000d4
 8000724:	08007714 	.word	0x08007714
 8000728:	080007e9 	.word	0x080007e9
 800072c:	200000d8 	.word	0x200000d8
 8000730:	08007738 	.word	0x08007738
 8000734:	200000dc 	.word	0x200000dc

08000738 <AppTask_LED1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_LED1 */
void AppTask_LED1(void *argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_LED1 */
  /* Infinite loop */
	for(;;)
	{
		KEYS curKey=ScanPressedKey(50);
 8000740:	2032      	movs	r0, #50	@ 0x32
 8000742:	f002 fe1f 	bl	8003384 <ScanPressedKey>
 8000746:	4603      	mov	r3, r0
 8000748:	73fb      	strb	r3, [r7, #15]
		if (curKey != KEY_LEFT)
 800074a:	7bfb      	ldrb	r3, [r7, #15]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d003      	beq.n	8000758 <AppTask_LED1+0x20>
		{
			vTaskDelay(pdMS_TO_TICKS(80));
 8000750:	2050      	movs	r0, #80	@ 0x50
 8000752:	f004 f90d 	bl	8004970 <vTaskDelay>
			continue;
 8000756:	e014      	b.n	8000782 <AppTask_LED1+0x4a>
		}

	  	printf("Task_LED1 reaches sync point, LED1 flashes.\r\n");
 8000758:	480a      	ldr	r0, [pc, #40]	@ (8000784 <AppTask_LED1+0x4c>)
 800075a:	f006 f807 	bl	800676c <puts>
		xEventGroupSync(eventGroupHandle, BITMASK_KEY_LEFT,
 800075e:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <AppTask_LED1+0x50>)
 8000760:	6818      	ldr	r0, [r3, #0]
 8000762:	f04f 33ff 	mov.w	r3, #4294967295
 8000766:	2207      	movs	r2, #7
 8000768:	2104      	movs	r1, #4
 800076a:	f003 f859 	bl	8003820 <xEventGroupSync>
				BITMASK_SYNC, portMAX_DELAY);
		while(1)
		{
			LED1_Toggle();
 800076e:	2140      	movs	r1, #64	@ 0x40
 8000770:	4806      	ldr	r0, [pc, #24]	@ (800078c <AppTask_LED1+0x54>)
 8000772:	f001 faba 	bl	8001cea <HAL_GPIO_TogglePin>
			vTaskDelay(pdMS_TO_TICKS(500));
 8000776:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800077a:	f004 f8f9 	bl	8004970 <vTaskDelay>
			LED1_Toggle();
 800077e:	bf00      	nop
 8000780:	e7f5      	b.n	800076e <AppTask_LED1+0x36>
	{
 8000782:	e7dd      	b.n	8000740 <AppTask_LED1+0x8>
 8000784:	08007554 	.word	0x08007554
 8000788:	200000dc 	.word	0x200000dc
 800078c:	40020000 	.word	0x40020000

08000790 <AppTask_LED2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AppTask_LED2 */
void AppTask_LED2(void *argument)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_LED2 */
  /* Infinite loop */
	for(;;)
	{
		KEYS curKey=ScanPressedKey(50);
 8000798:	2032      	movs	r0, #50	@ 0x32
 800079a:	f002 fdf3 	bl	8003384 <ScanPressedKey>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]
		if (curKey != KEY_RIGHT)
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	d003      	beq.n	80007b0 <AppTask_LED2+0x20>
		{
			vTaskDelay(pdMS_TO_TICKS(80));
 80007a8:	2050      	movs	r0, #80	@ 0x50
 80007aa:	f004 f8e1 	bl	8004970 <vTaskDelay>
			continue;
 80007ae:	e014      	b.n	80007da <AppTask_LED2+0x4a>
		}

	  	printf("Task_LED2 reaches sync point, LED2 flashes.\r\n");
 80007b0:	480a      	ldr	r0, [pc, #40]	@ (80007dc <AppTask_LED2+0x4c>)
 80007b2:	f005 ffdb 	bl	800676c <puts>
		xEventGroupSync(eventGroupHandle, BITMASK_KEY_RIGHT,
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <AppTask_LED2+0x50>)
 80007b8:	6818      	ldr	r0, [r3, #0]
 80007ba:	f04f 33ff 	mov.w	r3, #4294967295
 80007be:	2207      	movs	r2, #7
 80007c0:	2101      	movs	r1, #1
 80007c2:	f003 f82d 	bl	8003820 <xEventGroupSync>
				BITMASK_SYNC, portMAX_DELAY);
		while(1)
		{
			LED2_Toggle();
 80007c6:	2110      	movs	r1, #16
 80007c8:	4806      	ldr	r0, [pc, #24]	@ (80007e4 <AppTask_LED2+0x54>)
 80007ca:	f001 fa8e 	bl	8001cea <HAL_GPIO_TogglePin>
			vTaskDelay(pdMS_TO_TICKS(500));
 80007ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007d2:	f004 f8cd 	bl	8004970 <vTaskDelay>
			LED2_Toggle();
 80007d6:	bf00      	nop
 80007d8:	e7f5      	b.n	80007c6 <AppTask_LED2+0x36>
	{
 80007da:	e7dd      	b.n	8000798 <AppTask_LED2+0x8>
 80007dc:	08007584 	.word	0x08007584
 80007e0:	200000dc 	.word	0x200000dc
 80007e4:	40020000 	.word	0x40020000

080007e8 <AppTask_LED3_ADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AppTask_LED3_ADC */
void AppTask_LED3_ADC(void *argument)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_LED3_ADC */
  /* Infinite loop */
	for(;;)
	{
		KEYS curKey=ScanPressedKey(50);
 80007f0:	2032      	movs	r0, #50	@ 0x32
 80007f2:	f002 fdc7 	bl	8003384 <ScanPressedKey>
 80007f6:	4603      	mov	r3, r0
 80007f8:	75fb      	strb	r3, [r7, #23]
		if (curKey != KEY_DOWN)  //if KeyDown is not pressed.
 80007fa:	7dfb      	ldrb	r3, [r7, #23]
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	d003      	beq.n	8000808 <AppTask_LED3_ADC+0x20>
		{
			vTaskDelay(pdMS_TO_TICKS(80));
 8000800:	2050      	movs	r0, #80	@ 0x50
 8000802:	f004 f8b5 	bl	8004970 <vTaskDelay>
			continue;
 8000806:	e02f      	b.n	8000868 <AppTask_LED3_ADC+0x80>
		}

	  	printf("Task_LED3_ADC reaches sync point, LED3 flashes.\r\n");
 8000808:	4818      	ldr	r0, [pc, #96]	@ (800086c <AppTask_LED3_ADC+0x84>)
 800080a:	f005 ffaf 	bl	800676c <puts>
		xEventGroupSync(eventGroupHandle, BITMASK_KEY_DOWN,
 800080e:	4b18      	ldr	r3, [pc, #96]	@ (8000870 <AppTask_LED3_ADC+0x88>)
 8000810:	6818      	ldr	r0, [r3, #0]
 8000812:	f04f 33ff 	mov.w	r3, #4294967295
 8000816:	2207      	movs	r2, #7
 8000818:	2102      	movs	r1, #2
 800081a:	f003 f801 	bl	8003820 <xEventGroupSync>
				BITMASK_SYNC, portMAX_DELAY);  //Synchronize point, waiting for synchronization
		while(1)
		{
			LED3_Toggle();
 800081e:	2140      	movs	r1, #64	@ 0x40
 8000820:	4814      	ldr	r0, [pc, #80]	@ (8000874 <AppTask_LED3_ADC+0x8c>)
 8000822:	f001 fa62 	bl	8001cea <HAL_GPIO_TogglePin>

			HAL_ADC_Start(&hadc3);
 8000826:	4814      	ldr	r0, [pc, #80]	@ (8000878 <AppTask_LED3_ADC+0x90>)
 8000828:	f000 fc80 	bl	800112c <HAL_ADC_Start>
			uint32_t val = HAL_ADC_GetValue(&hadc3);
 800082c:	4812      	ldr	r0, [pc, #72]	@ (8000878 <AppTask_LED3_ADC+0x90>)
 800082e:	f000 fd82 	bl	8001336 <HAL_ADC_GetValue>
 8000832:	6138      	str	r0, [r7, #16]
			printf("Data in ADC3_IN6 = %ld\r\n",val);
 8000834:	6939      	ldr	r1, [r7, #16]
 8000836:	4811      	ldr	r0, [pc, #68]	@ (800087c <AppTask_LED3_ADC+0x94>)
 8000838:	f005 ff30 	bl	800669c <iprintf>

			uint32_t Volt = 3300*val;  		//mV
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000842:	fb02 f303 	mul.w	r3, r2, r3
 8000846:	60fb      	str	r3, [r7, #12]
			Volt = Volt >> 12;  			//Divided by 2^12 and converted to engineering value
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	0b1b      	lsrs	r3, r3, #12
 800084c:	60fb      	str	r3, [r7, #12]
			printf("ADC3_IN6 Engineering Value = %ld\r\n",Volt );
 800084e:	68f9      	ldr	r1, [r7, #12]
 8000850:	480b      	ldr	r0, [pc, #44]	@ (8000880 <AppTask_LED3_ADC+0x98>)
 8000852:	f005 ff23 	bl	800669c <iprintf>
			HAL_ADC_Stop(&hadc3);
 8000856:	4808      	ldr	r0, [pc, #32]	@ (8000878 <AppTask_LED3_ADC+0x90>)
 8000858:	f000 fd3a 	bl	80012d0 <HAL_ADC_Stop>

			vTaskDelay(pdMS_TO_TICKS(500));
 800085c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000860:	f004 f886 	bl	8004970 <vTaskDelay>
		{
 8000864:	bf00      	nop
 8000866:	e7da      	b.n	800081e <AppTask_LED3_ADC+0x36>
	{
 8000868:	e7c2      	b.n	80007f0 <AppTask_LED3_ADC+0x8>
 800086a:	bf00      	nop
 800086c:	080075b4 	.word	0x080075b4
 8000870:	200000dc 	.word	0x200000dc
 8000874:	40020400 	.word	0x40020400
 8000878:	20000088 	.word	0x20000088
 800087c:	080075e8 	.word	0x080075e8
 8000880:	08007604 	.word	0x08007604

08000884 <__io_putchar>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
int __io_putchar(int ch)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 800088c:	1d39      	adds	r1, r7, #4
 800088e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000892:	2201      	movs	r2, #1
 8000894:	4803      	ldr	r0, [pc, #12]	@ (80008a4 <__io_putchar+0x20>)
 8000896:	f002 f9b9 	bl	8002c0c <HAL_UART_Transmit>
	return ch;
 800089a:	687b      	ldr	r3, [r7, #4]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	2000012c 	.word	0x2000012c

080008a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08a      	sub	sp, #40	@ 0x28
 80008ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
 80008c2:	4b43      	ldr	r3, [pc, #268]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	4a42      	ldr	r2, [pc, #264]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008c8:	f043 0320 	orr.w	r3, r3, #32
 80008cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ce:	4b40      	ldr	r3, [pc, #256]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	f003 0320 	and.w	r3, r3, #32
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	4b3c      	ldr	r3, [pc, #240]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	4a3b      	ldr	r2, [pc, #236]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ea:	4b39      	ldr	r3, [pc, #228]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	60bb      	str	r3, [r7, #8]
 80008fa:	4b35      	ldr	r3, [pc, #212]	@ (80009d0 <MX_GPIO_Init+0x128>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a34      	ldr	r2, [pc, #208]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
 8000906:	4b32      	ldr	r3, [pc, #200]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b2e      	ldr	r3, [pc, #184]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a2d      	ldr	r2, [pc, #180]	@ (80009d0 <MX_GPIO_Init+0x128>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b2b      	ldr	r3, [pc, #172]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b27      	ldr	r3, [pc, #156]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a26      	ldr	r2, [pc, #152]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000938:	f043 0308 	orr.w	r3, r3, #8
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b24      	ldr	r3, [pc, #144]	@ (80009d0 <MX_GPIO_Init+0x128>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0308 	and.w	r3, r3, #8
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|LED1_Pin, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2150      	movs	r1, #80	@ 0x50
 800094e:	4821      	ldr	r0, [pc, #132]	@ (80009d4 <MX_GPIO_Init+0x12c>)
 8000950:	f001 f9b2 	bl	8001cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2140      	movs	r1, #64	@ 0x40
 8000958:	481f      	ldr	r0, [pc, #124]	@ (80009d8 <MX_GPIO_Init+0x130>)
 800095a:	f001 f9ad 	bl	8001cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KeyRight_Pin KeyLeft_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin|KeyLeft_Pin;
 800095e:	23c0      	movs	r3, #192	@ 0xc0
 8000960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000966:	2301      	movs	r3, #1
 8000968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	481a      	ldr	r0, [pc, #104]	@ (80009dc <MX_GPIO_Init+0x134>)
 8000972:	f000 ffed 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8000976:	2350      	movs	r3, #80	@ 0x50
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000982:	2302      	movs	r3, #2
 8000984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4811      	ldr	r0, [pc, #68]	@ (80009d4 <MX_GPIO_Init+0x12c>)
 800098e:	f000 ffdf 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyDown_Pin */
  GPIO_InitStruct.Pin = KeyDown_Pin;
 8000992:	2308      	movs	r3, #8
 8000994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800099a:	2301      	movs	r3, #1
 800099c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KeyDown_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	480e      	ldr	r0, [pc, #56]	@ (80009e0 <MX_GPIO_Init+0x138>)
 80009a6:	f000 ffd3 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 80009aa:	2340      	movs	r3, #64	@ 0x40
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b6:	2302      	movs	r3, #2
 80009b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	4619      	mov	r1, r3
 80009c0:	4805      	ldr	r0, [pc, #20]	@ (80009d8 <MX_GPIO_Init+0x130>)
 80009c2:	f000 ffc5 	bl	8001950 <HAL_GPIO_Init>

}
 80009c6:	bf00      	nop
 80009c8:	3728      	adds	r7, #40	@ 0x28
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020000 	.word	0x40020000
 80009d8:	40020400 	.word	0x40020400
 80009dc:	40021400 	.word	0x40021400
 80009e0:	40020c00 	.word	0x40020c00

080009e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e4:	b5b0      	push	{r4, r5, r7, lr}
 80009e6:	b0a4      	sub	sp, #144	@ 0x90
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ea:	f000 faf5 	bl	8000fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ee:	f000 f851 	bl	8000a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f2:	f7ff ff59 	bl	80008a8 <MX_GPIO_Init>
  MX_ADC3_Init();
 80009f6:	f7ff fdd1 	bl	800059c <MX_ADC3_Init>
  MX_USART3_UART_Init();
 80009fa:	f000 fa51 	bl	8000ea0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // Start Menu
  uint8_t startstr[] = "Demo7_2: Events Synchronization.\r\n";
 80009fe:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <main+0xa0>)
 8000a00:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000a04:	461d      	mov	r5, r3
 8000a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0e:	682b      	ldr	r3, [r5, #0]
 8000a10:	461a      	mov	r2, r3
 8000a12:	8022      	strh	r2, [r4, #0]
 8000a14:	3402      	adds	r4, #2
 8000a16:	0c1b      	lsrs	r3, r3, #16
 8000a18:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 8000a1a:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000a1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a22:	2223      	movs	r2, #35	@ 0x23
 8000a24:	4818      	ldr	r0, [pc, #96]	@ (8000a88 <main+0xa4>)
 8000a26:	f002 f8f1 	bl	8002c0c <HAL_UART_Transmit>

  uint8_t startstr1[] = "1. Press KeyLeft(S4) ,KeyRight(S5) , KeyDown(S3) to start test.\r\n";
 8000a2a:	4a18      	ldr	r2, [pc, #96]	@ (8000a8c <main+0xa8>)
 8000a2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a30:	4611      	mov	r1, r2
 8000a32:	2242      	movs	r2, #66	@ 0x42
 8000a34:	4618      	mov	r0, r3
 8000a36:	f006 f852 	bl	8006ade <memcpy>
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 8000a3a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000a3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a42:	2242      	movs	r2, #66	@ 0x42
 8000a44:	4810      	ldr	r0, [pc, #64]	@ (8000a88 <main+0xa4>)
 8000a46:	f002 f8e1 	bl	8002c0c <HAL_UART_Transmit>

  uint8_t startstr2[] = "2. Press Reset(S6) to restart.\r\n\r\n";
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <main+0xac>)
 8000a4c:	1d3c      	adds	r4, r7, #4
 8000a4e:	461d      	mov	r5, r3
 8000a50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a58:	682b      	ldr	r3, [r5, #0]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	8022      	strh	r2, [r4, #0]
 8000a5e:	3402      	adds	r4, #2
 8000a60:	0c1b      	lsrs	r3, r3, #16
 8000a62:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr2,sizeof(startstr2),0xFFFF);
 8000a64:	1d39      	adds	r1, r7, #4
 8000a66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a6a:	2223      	movs	r2, #35	@ 0x23
 8000a6c:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <main+0xa4>)
 8000a6e:	f002 f8cd 	bl	8002c0c <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000a72:	f002 fd31 	bl	80034d8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000a76:	f7ff fe27 	bl	80006c8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a7a:	f002 fd51 	bl	8003520 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a7e:	bf00      	nop
 8000a80:	e7fd      	b.n	8000a7e <main+0x9a>
 8000a82:	bf00      	nop
 8000a84:	08007628 	.word	0x08007628
 8000a88:	2000012c 	.word	0x2000012c
 8000a8c:	0800764c 	.word	0x0800764c
 8000a90:	08007690 	.word	0x08007690

08000a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b094      	sub	sp, #80	@ 0x50
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0320 	add.w	r3, r7, #32
 8000a9e:	2230      	movs	r2, #48	@ 0x30
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f005 ff42 	bl	800692c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	f107 030c 	add.w	r3, r7, #12
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	4b28      	ldr	r3, [pc, #160]	@ (8000b60 <SystemClock_Config+0xcc>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac0:	4a27      	ldr	r2, [pc, #156]	@ (8000b60 <SystemClock_Config+0xcc>)
 8000ac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac8:	4b25      	ldr	r3, [pc, #148]	@ (8000b60 <SystemClock_Config+0xcc>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	4b22      	ldr	r3, [pc, #136]	@ (8000b64 <SystemClock_Config+0xd0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a21      	ldr	r2, [pc, #132]	@ (8000b64 <SystemClock_Config+0xd0>)
 8000ade:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae2:	6013      	str	r3, [r2, #0]
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b64 <SystemClock_Config+0xd0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000af0:	2301      	movs	r3, #1
 8000af2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000af4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afa:	2302      	movs	r3, #2
 8000afc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000afe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000b04:	2319      	movs	r3, #25
 8000b06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b08:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b12:	2304      	movs	r3, #4
 8000b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b16:	f107 0320 	add.w	r3, r7, #32
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f001 f900 	bl	8001d20 <HAL_RCC_OscConfig>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b26:	f000 f831 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2a:	230f      	movs	r3, #15
 8000b2c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b36:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b42:	f107 030c 	add.w	r3, r7, #12
 8000b46:	2105      	movs	r1, #5
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f001 fb61 	bl	8002210 <HAL_RCC_ClockConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b54:	f000 f81a 	bl	8000b8c <Error_Handler>
  }
}
 8000b58:	bf00      	nop
 8000b5a:	3750      	adds	r7, #80	@ 0x50
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40023800 	.word	0x40023800
 8000b64:	40007000 	.word	0x40007000

08000b68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a04      	ldr	r2, [pc, #16]	@ (8000b88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d101      	bne.n	8000b7e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b7a:	f000 fa4f 	bl	800101c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40001000 	.word	0x40001000

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <Error_Handler+0x8>

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <HAL_MspInit+0x54>)
 8000ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ba6:	4a11      	ldr	r2, [pc, #68]	@ (8000bec <HAL_MspInit+0x54>)
 8000ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bae:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <HAL_MspInit+0x54>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000bec <HAL_MspInit+0x54>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <HAL_MspInit+0x54>)
 8000bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bca:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <HAL_MspInit+0x54>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	210f      	movs	r1, #15
 8000bda:	f06f 0001 	mvn.w	r0, #1
 8000bde:	f000 fe8d 	bl	80018fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40023800 	.word	0x40023800

08000bf0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08e      	sub	sp, #56	@ 0x38
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	4b33      	ldr	r3, [pc, #204]	@ (8000cd4 <HAL_InitTick+0xe4>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	4a32      	ldr	r2, [pc, #200]	@ (8000cd4 <HAL_InitTick+0xe4>)
 8000c0a:	f043 0310 	orr.w	r3, r3, #16
 8000c0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c10:	4b30      	ldr	r3, [pc, #192]	@ (8000cd4 <HAL_InitTick+0xe4>)
 8000c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c14:	f003 0310 	and.w	r3, r3, #16
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c1c:	f107 0210 	add.w	r2, r7, #16
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4611      	mov	r1, r2
 8000c26:	4618      	mov	r0, r3
 8000c28:	f001 fcd2 	bl	80025d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c2c:	6a3b      	ldr	r3, [r7, #32]
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d103      	bne.n	8000c3e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c36:	f001 fca3 	bl	8002580 <HAL_RCC_GetPCLK1Freq>
 8000c3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c3c:	e004      	b.n	8000c48 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c3e:	f001 fc9f 	bl	8002580 <HAL_RCC_GetPCLK1Freq>
 8000c42:	4603      	mov	r3, r0
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c4a:	4a23      	ldr	r2, [pc, #140]	@ (8000cd8 <HAL_InitTick+0xe8>)
 8000c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c50:	0c9b      	lsrs	r3, r3, #18
 8000c52:	3b01      	subs	r3, #1
 8000c54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c56:	4b21      	ldr	r3, [pc, #132]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c58:	4a21      	ldr	r2, [pc, #132]	@ (8000ce0 <HAL_InitTick+0xf0>)
 8000c5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c64:	4a1d      	ldr	r2, [pc, #116]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c70:	4b1a      	ldr	r3, [pc, #104]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c76:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c7c:	4817      	ldr	r0, [pc, #92]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c7e:	f001 fcd9 	bl	8002634 <HAL_TIM_Base_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d11b      	bne.n	8000cc8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c90:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <HAL_InitTick+0xec>)
 8000c92:	f001 fd29 	bl	80026e8 <HAL_TIM_Base_Start_IT>
 8000c96:	4603      	mov	r3, r0
 8000c98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d111      	bne.n	8000cc8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ca4:	2036      	movs	r0, #54	@ 0x36
 8000ca6:	f000 fe45 	bl	8001934 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d808      	bhi.n	8000cc2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	2036      	movs	r0, #54	@ 0x36
 8000cb6:	f000 fe21 	bl	80018fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce4 <HAL_InitTick+0xf4>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	e002      	b.n	8000cc8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000cc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3738      	adds	r7, #56	@ 0x38
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	431bde83 	.word	0x431bde83
 8000cdc:	200000e0 	.word	0x200000e0
 8000ce0:	40001000 	.word	0x40001000
 8000ce4:	20000004 	.word	0x20000004

08000ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <NMI_Handler+0x4>

08000cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <HardFault_Handler+0x4>

08000cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <MemManage_Handler+0x4>

08000d00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <BusFault_Handler+0x4>

08000d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <UsageFault_Handler+0x4>

08000d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
	...

08000d20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d24:	4802      	ldr	r0, [pc, #8]	@ (8000d30 <TIM6_DAC_IRQHandler+0x10>)
 8000d26:	f001 fd4f 	bl	80027c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200000e0 	.word	0x200000e0

08000d34 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
 8000d44:	e00a      	b.n	8000d5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d46:	f3af 8000 	nop.w
 8000d4a:	4601      	mov	r1, r0
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	1c5a      	adds	r2, r3, #1
 8000d50:	60ba      	str	r2, [r7, #8]
 8000d52:	b2ca      	uxtb	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
 8000d5c:	697a      	ldr	r2, [r7, #20]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbf0      	blt.n	8000d46 <_read+0x12>
  }

  return len;
 8000d64:	687b      	ldr	r3, [r7, #4]
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b086      	sub	sp, #24
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	60f8      	str	r0, [r7, #12]
 8000d76:	60b9      	str	r1, [r7, #8]
 8000d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	e009      	b.n	8000d94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	1c5a      	adds	r2, r3, #1
 8000d84:	60ba      	str	r2, [r7, #8]
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff fd7b 	bl	8000884 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	3301      	adds	r3, #1
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	697a      	ldr	r2, [r7, #20]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	dbf1      	blt.n	8000d80 <_write+0x12>
  }
  return len;
 8000d9c:	687b      	ldr	r3, [r7, #4]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <_close>:

int _close(int file)
{
 8000da6:	b480      	push	{r7}
 8000da8:	b083      	sub	sp, #12
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dce:	605a      	str	r2, [r3, #4]
  return 0;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <_isatty>:

int _isatty(int file)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e18:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <_sbrk+0x5c>)
 8000e1a:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <_sbrk+0x60>)
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e24:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <_sbrk+0x64>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	@ (8000e78 <_sbrk+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e32:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d207      	bcs.n	8000e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e40:	f005 fe20 	bl	8006a84 <__errno>
 8000e44:	4603      	mov	r3, r0
 8000e46:	220c      	movs	r2, #12
 8000e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	e009      	b.n	8000e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e50:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e56:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <_sbrk+0x64>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	4a05      	ldr	r2, [pc, #20]	@ (8000e74 <_sbrk+0x64>)
 8000e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20020000 	.word	0x20020000
 8000e70:	00000400 	.word	0x00000400
 8000e74:	20000128 	.word	0x20000128
 8000e78:	20004cb0 	.word	0x20004cb0

08000e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <SystemInit+0x20>)
 8000e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e86:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <SystemInit+0x20>)
 8000e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ea6:	4a12      	ldr	r2, [pc, #72]	@ (8000ef0 <MX_USART3_UART_Init+0x50>)
 8000ea8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000eaa:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <MX_USART3_UART_Init+0x4c>)
 8000ed8:	f001 fe48 	bl	8002b6c <HAL_UART_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ee2:	f7ff fe53 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000012c 	.word	0x2000012c
 8000ef0:	40004800 	.word	0x40004800

08000ef4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a19      	ldr	r2, [pc, #100]	@ (8000f78 <HAL_UART_MspInit+0x84>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d12c      	bne.n	8000f70 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	4a17      	ldr	r2, [pc, #92]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f26:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a10      	ldr	r2, [pc, #64]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <HAL_UART_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f60:	2307      	movs	r3, #7
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <HAL_UART_MspInit+0x8c>)
 8000f6c:	f000 fcf0 	bl	8001950 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f70:	bf00      	nop
 8000f72:	3728      	adds	r7, #40	@ 0x28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40004800 	.word	0x40004800
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	40020400 	.word	0x40020400

08000f84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f88:	f7ff ff78 	bl	8000e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f8c:	480c      	ldr	r0, [pc, #48]	@ (8000fc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f8e:	490d      	ldr	r1, [pc, #52]	@ (8000fc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f90:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f94:	e002      	b.n	8000f9c <LoopCopyDataInit>

08000f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9a:	3304      	adds	r3, #4

08000f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa0:	d3f9      	bcc.n	8000f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa4:	4c0a      	ldr	r4, [pc, #40]	@ (8000fd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa8:	e001      	b.n	8000fae <LoopFillZerobss>

08000faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fac:	3204      	adds	r2, #4

08000fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb0:	d3fb      	bcc.n	8000faa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb2:	f005 fd6d 	bl	8006a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fb6:	f7ff fd15 	bl	80009e4 <main>
  bx  lr    
 8000fba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000fc8:	080077a4 	.word	0x080077a4
  ldr r2, =_sbss
 8000fcc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000fd0:	20004cac 	.word	0x20004cac

08000fd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd4:	e7fe      	b.n	8000fd4 <ADC_IRQHandler>
	...

08000fd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <HAL_Init+0x40>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8001018 <HAL_Init+0x40>)
 8000fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fe6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <HAL_Init+0x40>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a0a      	ldr	r2, [pc, #40]	@ (8001018 <HAL_Init+0x40>)
 8000fee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ff2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff4:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <HAL_Init+0x40>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a07      	ldr	r2, [pc, #28]	@ (8001018 <HAL_Init+0x40>)
 8000ffa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001000:	2003      	movs	r0, #3
 8001002:	f000 fc70 	bl	80018e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001006:	2000      	movs	r0, #0
 8001008:	f7ff fdf2 	bl	8000bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800100c:	f7ff fdc4 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40023c00 	.word	0x40023c00

0800101c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001020:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_IncTick+0x20>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	461a      	mov	r2, r3
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_IncTick+0x24>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4413      	add	r3, r2
 800102c:	4a04      	ldr	r2, [pc, #16]	@ (8001040 <HAL_IncTick+0x24>)
 800102e:	6013      	str	r3, [r2, #0]
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000008 	.word	0x20000008
 8001040:	20000174 	.word	0x20000174

08001044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  return uwTick;
 8001048:	4b03      	ldr	r3, [pc, #12]	@ (8001058 <HAL_GetTick+0x14>)
 800104a:	681b      	ldr	r3, [r3, #0]
}
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000174 	.word	0x20000174

0800105c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001064:	f7ff ffee 	bl	8001044 <HAL_GetTick>
 8001068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001074:	d005      	beq.n	8001082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001076:	4b0a      	ldr	r3, [pc, #40]	@ (80010a0 <HAL_Delay+0x44>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	461a      	mov	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4413      	add	r3, r2
 8001080:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001082:	bf00      	nop
 8001084:	f7ff ffde 	bl	8001044 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	429a      	cmp	r2, r3
 8001092:	d8f7      	bhi.n	8001084 <HAL_Delay+0x28>
  {
  }
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000008 	.word	0x20000008

080010a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010ac:	2300      	movs	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e033      	b.n	8001122 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d109      	bne.n	80010d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff fabc 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	f003 0310 	and.w	r3, r3, #16
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d118      	bne.n	8001114 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010ea:	f023 0302 	bic.w	r3, r3, #2
 80010ee:	f043 0202 	orr.w	r2, r3, #2
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 fa4c 	bl	8001594 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001106:	f023 0303 	bic.w	r3, r3, #3
 800110a:	f043 0201 	orr.w	r2, r3, #1
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	641a      	str	r2, [r3, #64]	@ 0x40
 8001112:	e001      	b.n	8001118 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800113e:	2b01      	cmp	r3, #1
 8001140:	d101      	bne.n	8001146 <HAL_ADC_Start+0x1a>
 8001142:	2302      	movs	r3, #2
 8001144:	e0b2      	b.n	80012ac <HAL_ADC_Start+0x180>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	2b01      	cmp	r3, #1
 800115a:	d018      	beq.n	800118e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	689a      	ldr	r2, [r3, #8]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0201 	orr.w	r2, r2, #1
 800116a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800116c:	4b52      	ldr	r3, [pc, #328]	@ (80012b8 <HAL_ADC_Start+0x18c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a52      	ldr	r2, [pc, #328]	@ (80012bc <HAL_ADC_Start+0x190>)
 8001172:	fba2 2303 	umull	r2, r3, r2, r3
 8001176:	0c9a      	lsrs	r2, r3, #18
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001180:	e002      	b.n	8001188 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	3b01      	subs	r3, #1
 8001186:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f9      	bne.n	8001182 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	2b01      	cmp	r3, #1
 800119a:	d17a      	bne.n	8001292 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80011a4:	f023 0301 	bic.w	r3, r3, #1
 80011a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d007      	beq.n	80011ce <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011da:	d106      	bne.n	80011ea <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e0:	f023 0206 	bic.w	r2, r3, #6
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	645a      	str	r2, [r3, #68]	@ 0x44
 80011e8:	e002      	b.n	80011f0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011f8:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <HAL_ADC_Start+0x194>)
 80011fa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001204:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 031f 	and.w	r3, r3, #31
 800120e:	2b00      	cmp	r3, #0
 8001210:	d12a      	bne.n	8001268 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a2b      	ldr	r2, [pc, #172]	@ (80012c4 <HAL_ADC_Start+0x198>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d015      	beq.n	8001248 <HAL_ADC_Start+0x11c>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a29      	ldr	r2, [pc, #164]	@ (80012c8 <HAL_ADC_Start+0x19c>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d105      	bne.n	8001232 <HAL_ADC_Start+0x106>
 8001226:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <HAL_ADC_Start+0x194>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 031f 	and.w	r3, r3, #31
 800122e:	2b00      	cmp	r3, #0
 8001230:	d00a      	beq.n	8001248 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a25      	ldr	r2, [pc, #148]	@ (80012cc <HAL_ADC_Start+0x1a0>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d136      	bne.n	80012aa <HAL_ADC_Start+0x17e>
 800123c:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <HAL_ADC_Start+0x194>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0310 	and.w	r3, r3, #16
 8001244:	2b00      	cmp	r3, #0
 8001246:	d130      	bne.n	80012aa <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d129      	bne.n	80012aa <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	e020      	b.n	80012aa <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a15      	ldr	r2, [pc, #84]	@ (80012c4 <HAL_ADC_Start+0x198>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d11b      	bne.n	80012aa <HAL_ADC_Start+0x17e>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d114      	bne.n	80012aa <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	e00b      	b.n	80012aa <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	f043 0210 	orr.w	r2, r3, #16
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3714      	adds	r7, #20
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	20000000 	.word	0x20000000
 80012bc:	431bde83 	.word	0x431bde83
 80012c0:	40012300 	.word	0x40012300
 80012c4:	40012000 	.word	0x40012000
 80012c8:	40012100 	.word	0x40012100
 80012cc:	40012200 	.word	0x40012200

080012d0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d101      	bne.n	80012e6 <HAL_ADC_Stop+0x16>
 80012e2:	2302      	movs	r3, #2
 80012e4:	e021      	b.n	800132a <HAL_ADC_Stop+0x5a>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2201      	movs	r2, #1
 80012ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f022 0201 	bic.w	r2, r2, #1
 80012fc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d109      	bne.n	8001320 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	f043 0201 	orr.w	r2, r3, #1
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001344:	4618      	mov	r0, r3
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001364:	2b01      	cmp	r3, #1
 8001366:	d101      	bne.n	800136c <HAL_ADC_ConfigChannel+0x1c>
 8001368:	2302      	movs	r3, #2
 800136a:	e105      	b.n	8001578 <HAL_ADC_ConfigChannel+0x228>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2201      	movs	r2, #1
 8001370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b09      	cmp	r3, #9
 800137a:	d925      	bls.n	80013c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68d9      	ldr	r1, [r3, #12]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	b29b      	uxth	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	4613      	mov	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	4413      	add	r3, r2
 8001390:	3b1e      	subs	r3, #30
 8001392:	2207      	movs	r2, #7
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43da      	mvns	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	400a      	ands	r2, r1
 80013a0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	68d9      	ldr	r1, [r3, #12]
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	689a      	ldr	r2, [r3, #8]
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	4603      	mov	r3, r0
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4403      	add	r3, r0
 80013ba:	3b1e      	subs	r3, #30
 80013bc:	409a      	lsls	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	430a      	orrs	r2, r1
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	e022      	b.n	800140e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	6919      	ldr	r1, [r3, #16]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	461a      	mov	r2, r3
 80013d6:	4613      	mov	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	2207      	movs	r2, #7
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	43da      	mvns	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	400a      	ands	r2, r1
 80013ea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6919      	ldr	r1, [r3, #16]
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4618      	mov	r0, r3
 80013fe:	4603      	mov	r3, r0
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4403      	add	r3, r0
 8001404:	409a      	lsls	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	430a      	orrs	r2, r1
 800140c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b06      	cmp	r3, #6
 8001414:	d824      	bhi.n	8001460 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	4613      	mov	r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	3b05      	subs	r3, #5
 8001428:	221f      	movs	r2, #31
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	400a      	ands	r2, r1
 8001436:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	b29b      	uxth	r3, r3
 8001444:	4618      	mov	r0, r3
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	3b05      	subs	r3, #5
 8001452:	fa00 f203 	lsl.w	r2, r0, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	430a      	orrs	r2, r1
 800145c:	635a      	str	r2, [r3, #52]	@ 0x34
 800145e:	e04c      	b.n	80014fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b0c      	cmp	r3, #12
 8001466:	d824      	bhi.n	80014b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	3b23      	subs	r3, #35	@ 0x23
 800147a:	221f      	movs	r2, #31
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	43da      	mvns	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	400a      	ands	r2, r1
 8001488:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	b29b      	uxth	r3, r3
 8001496:	4618      	mov	r0, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	3b23      	subs	r3, #35	@ 0x23
 80014a4:	fa00 f203 	lsl.w	r2, r0, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80014b0:	e023      	b.n	80014fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685a      	ldr	r2, [r3, #4]
 80014bc:	4613      	mov	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	3b41      	subs	r3, #65	@ 0x41
 80014c4:	221f      	movs	r2, #31
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43da      	mvns	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	400a      	ands	r2, r1
 80014d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4618      	mov	r0, r3
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	3b41      	subs	r3, #65	@ 0x41
 80014ee:	fa00 f203 	lsl.w	r2, r0, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014fa:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <HAL_ADC_ConfigChannel+0x234>)
 80014fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a21      	ldr	r2, [pc, #132]	@ (8001588 <HAL_ADC_ConfigChannel+0x238>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d109      	bne.n	800151c <HAL_ADC_ConfigChannel+0x1cc>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b12      	cmp	r3, #18
 800150e:	d105      	bne.n	800151c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a19      	ldr	r2, [pc, #100]	@ (8001588 <HAL_ADC_ConfigChannel+0x238>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d123      	bne.n	800156e <HAL_ADC_ConfigChannel+0x21e>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b10      	cmp	r3, #16
 800152c:	d003      	beq.n	8001536 <HAL_ADC_ConfigChannel+0x1e6>
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b11      	cmp	r3, #17
 8001534:	d11b      	bne.n	800156e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b10      	cmp	r3, #16
 8001548:	d111      	bne.n	800156e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <HAL_ADC_ConfigChannel+0x23c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a10      	ldr	r2, [pc, #64]	@ (8001590 <HAL_ADC_ConfigChannel+0x240>)
 8001550:	fba2 2303 	umull	r2, r3, r2, r3
 8001554:	0c9a      	lsrs	r2, r3, #18
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001560:	e002      	b.n	8001568 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	3b01      	subs	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f9      	bne.n	8001562 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40012300 	.word	0x40012300
 8001588:	40012000 	.word	0x40012000
 800158c:	20000000 	.word	0x20000000
 8001590:	431bde83 	.word	0x431bde83

08001594 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800159c:	4b79      	ldr	r3, [pc, #484]	@ (8001784 <ADC_Init+0x1f0>)
 800159e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	6859      	ldr	r1, [r3, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	021a      	lsls	r2, r3, #8
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	430a      	orrs	r2, r1
 80015dc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80015ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6859      	ldr	r1, [r3, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800160e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6899      	ldr	r1, [r3, #8]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	430a      	orrs	r2, r1
 8001620:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001626:	4a58      	ldr	r2, [pc, #352]	@ (8001788 <ADC_Init+0x1f4>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d022      	beq.n	8001672 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	689a      	ldr	r2, [r3, #8]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800163a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6899      	ldr	r1, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	430a      	orrs	r2, r1
 800164c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800165c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6899      	ldr	r1, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	e00f      	b.n	8001692 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001680:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001690:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f022 0202 	bic.w	r2, r2, #2
 80016a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6899      	ldr	r1, [r3, #8]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7e1b      	ldrb	r3, [r3, #24]
 80016ac:	005a      	lsls	r2, r3, #1
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d01b      	beq.n	80016f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80016ce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80016de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6859      	ldr	r1, [r3, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ea:	3b01      	subs	r3, #1
 80016ec:	035a      	lsls	r2, r3, #13
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	e007      	b.n	8001708 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001706:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001716:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	3b01      	subs	r3, #1
 8001724:	051a      	lsls	r2, r3, #20
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	430a      	orrs	r2, r1
 800172c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800173c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6899      	ldr	r1, [r3, #8]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800174a:	025a      	lsls	r2, r3, #9
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001762:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6899      	ldr	r1, [r3, #8]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	029a      	lsls	r2, r3, #10
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	430a      	orrs	r2, r1
 8001776:	609a      	str	r2, [r3, #8]
}
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	40012300 	.word	0x40012300
 8001788:	0f000001 	.word	0x0f000001

0800178c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <__NVIC_SetPriorityGrouping+0x44>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017a8:	4013      	ands	r3, r2
 80017aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017be:	4a04      	ldr	r2, [pc, #16]	@ (80017d0 <__NVIC_SetPriorityGrouping+0x44>)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	60d3      	str	r3, [r2, #12]
}
 80017c4:	bf00      	nop
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d8:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <__NVIC_GetPriorityGrouping+0x18>)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	0a1b      	lsrs	r3, r3, #8
 80017de:	f003 0307 	and.w	r3, r3, #7
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	db0b      	blt.n	800181a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	f003 021f 	and.w	r2, r3, #31
 8001808:	4907      	ldr	r1, [pc, #28]	@ (8001828 <__NVIC_EnableIRQ+0x38>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	095b      	lsrs	r3, r3, #5
 8001810:	2001      	movs	r0, #1
 8001812:	fa00 f202 	lsl.w	r2, r0, r2
 8001816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	e000e100 	.word	0xe000e100

0800182c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183c:	2b00      	cmp	r3, #0
 800183e:	db0a      	blt.n	8001856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	b2da      	uxtb	r2, r3
 8001844:	490c      	ldr	r1, [pc, #48]	@ (8001878 <__NVIC_SetPriority+0x4c>)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	0112      	lsls	r2, r2, #4
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	440b      	add	r3, r1
 8001850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001854:	e00a      	b.n	800186c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4908      	ldr	r1, [pc, #32]	@ (800187c <__NVIC_SetPriority+0x50>)
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	3b04      	subs	r3, #4
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	440b      	add	r3, r1
 800186a:	761a      	strb	r2, [r3, #24]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	e000e100 	.word	0xe000e100
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001880:	b480      	push	{r7}
 8001882:	b089      	sub	sp, #36	@ 0x24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f1c3 0307 	rsb	r3, r3, #7
 800189a:	2b04      	cmp	r3, #4
 800189c:	bf28      	it	cs
 800189e:	2304      	movcs	r3, #4
 80018a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3304      	adds	r3, #4
 80018a6:	2b06      	cmp	r3, #6
 80018a8:	d902      	bls.n	80018b0 <NVIC_EncodePriority+0x30>
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3b03      	subs	r3, #3
 80018ae:	e000      	b.n	80018b2 <NVIC_EncodePriority+0x32>
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	f04f 32ff 	mov.w	r2, #4294967295
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	43da      	mvns	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	401a      	ands	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c8:	f04f 31ff 	mov.w	r1, #4294967295
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	fa01 f303 	lsl.w	r3, r1, r3
 80018d2:	43d9      	mvns	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d8:	4313      	orrs	r3, r2
         );
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3724      	adds	r7, #36	@ 0x24
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff ff4c 	bl	800178c <__NVIC_SetPriorityGrouping>
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
 8001908:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800190e:	f7ff ff61 	bl	80017d4 <__NVIC_GetPriorityGrouping>
 8001912:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	6978      	ldr	r0, [r7, #20]
 800191a:	f7ff ffb1 	bl	8001880 <NVIC_EncodePriority>
 800191e:	4602      	mov	r2, r0
 8001920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ff80 	bl	800182c <__NVIC_SetPriority>
}
 800192c:	bf00      	nop
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff ff54 	bl	80017f0 <__NVIC_EnableIRQ>
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001950:	b480      	push	{r7}
 8001952:	b089      	sub	sp, #36	@ 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001962:	2300      	movs	r3, #0
 8001964:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	e16b      	b.n	8001c44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800196c:	2201      	movs	r2, #1
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	429a      	cmp	r2, r3
 8001986:	f040 815a 	bne.w	8001c3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	2b01      	cmp	r3, #1
 8001994:	d005      	beq.n	80019a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d130      	bne.n	8001a04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4013      	ands	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d8:	2201      	movs	r2, #1
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	091b      	lsrs	r3, r3, #4
 80019ee:	f003 0201 	and.w	r2, r3, #1
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b03      	cmp	r3, #3
 8001a0e:	d017      	beq.n	8001a40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 0303 	and.w	r3, r3, #3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d123      	bne.n	8001a94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	08da      	lsrs	r2, r3, #3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3208      	adds	r2, #8
 8001a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	220f      	movs	r2, #15
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	08da      	lsrs	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3208      	adds	r2, #8
 8001a8e:	69b9      	ldr	r1, [r7, #24]
 8001a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0203 	and.w	r2, r3, #3
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 80b4 	beq.w	8001c3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b60      	ldr	r3, [pc, #384]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	4a5f      	ldr	r2, [pc, #380]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c5c <HAL_GPIO_Init+0x30c>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001af2:	4a5b      	ldr	r2, [pc, #364]	@ (8001c60 <HAL_GPIO_Init+0x310>)
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	089b      	lsrs	r3, r3, #2
 8001af8:	3302      	adds	r3, #2
 8001afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	220f      	movs	r2, #15
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4013      	ands	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a52      	ldr	r2, [pc, #328]	@ (8001c64 <HAL_GPIO_Init+0x314>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d02b      	beq.n	8001b76 <HAL_GPIO_Init+0x226>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a51      	ldr	r2, [pc, #324]	@ (8001c68 <HAL_GPIO_Init+0x318>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d025      	beq.n	8001b72 <HAL_GPIO_Init+0x222>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a50      	ldr	r2, [pc, #320]	@ (8001c6c <HAL_GPIO_Init+0x31c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d01f      	beq.n	8001b6e <HAL_GPIO_Init+0x21e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <HAL_GPIO_Init+0x320>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d019      	beq.n	8001b6a <HAL_GPIO_Init+0x21a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4e      	ldr	r2, [pc, #312]	@ (8001c74 <HAL_GPIO_Init+0x324>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x216>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4d      	ldr	r2, [pc, #308]	@ (8001c78 <HAL_GPIO_Init+0x328>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x212>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4c      	ldr	r2, [pc, #304]	@ (8001c7c <HAL_GPIO_Init+0x32c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x20e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4b      	ldr	r2, [pc, #300]	@ (8001c80 <HAL_GPIO_Init+0x330>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x20a>
 8001b56:	2307      	movs	r3, #7
 8001b58:	e00e      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b5a:	2308      	movs	r3, #8
 8001b5c:	e00c      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b5e:	2306      	movs	r3, #6
 8001b60:	e00a      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b62:	2305      	movs	r3, #5
 8001b64:	e008      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b66:	2304      	movs	r3, #4
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e004      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_GPIO_Init+0x228>
 8001b76:	2300      	movs	r3, #0
 8001b78:	69fa      	ldr	r2, [r7, #28]
 8001b7a:	f002 0203 	and.w	r2, r2, #3
 8001b7e:	0092      	lsls	r2, r2, #2
 8001b80:	4093      	lsls	r3, r2
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b88:	4935      	ldr	r1, [pc, #212]	@ (8001c60 <HAL_GPIO_Init+0x310>)
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b96:	4b3b      	ldr	r3, [pc, #236]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bba:	4a32      	ldr	r2, [pc, #200]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bc0:	4b30      	ldr	r3, [pc, #192]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d003      	beq.n	8001be4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001be4:	4a27      	ldr	r2, [pc, #156]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bea:	4b26      	ldr	r3, [pc, #152]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c38:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <HAL_GPIO_Init+0x334>)
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3301      	adds	r3, #1
 8001c42:	61fb      	str	r3, [r7, #28]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	2b0f      	cmp	r3, #15
 8001c48:	f67f ae90 	bls.w	800196c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	3724      	adds	r7, #36	@ 0x24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40013800 	.word	0x40013800
 8001c64:	40020000 	.word	0x40020000
 8001c68:	40020400 	.word	0x40020400
 8001c6c:	40020800 	.word	0x40020800
 8001c70:	40020c00 	.word	0x40020c00
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40021400 	.word	0x40021400
 8001c7c:	40021800 	.word	0x40021800
 8001c80:	40021c00 	.word	0x40021c00
 8001c84:	40013c00 	.word	0x40013c00

08001c88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	73fb      	strb	r3, [r7, #15]
 8001ca4:	e001      	b.n	8001caa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	807b      	strh	r3, [r7, #2]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cc8:	787b      	ldrb	r3, [r7, #1]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cce:	887a      	ldrh	r2, [r7, #2]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cd4:	e003      	b.n	8001cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cd6:	887b      	ldrh	r3, [r7, #2]
 8001cd8:	041a      	lsls	r2, r3, #16
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	619a      	str	r2, [r3, #24]
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b085      	sub	sp, #20
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cfc:	887a      	ldrh	r2, [r7, #2]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4013      	ands	r3, r2
 8001d02:	041a      	lsls	r2, r3, #16
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	43d9      	mvns	r1, r3
 8001d08:	887b      	ldrh	r3, [r7, #2]
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	619a      	str	r2, [r3, #24]
}
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e267      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d075      	beq.n	8001e2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d3e:	4b88      	ldr	r3, [pc, #544]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 030c 	and.w	r3, r3, #12
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d00c      	beq.n	8001d64 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d4a:	4b85      	ldr	r3, [pc, #532]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d52:	2b08      	cmp	r3, #8
 8001d54:	d112      	bne.n	8001d7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d56:	4b82      	ldr	r3, [pc, #520]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d62:	d10b      	bne.n	8001d7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d64:	4b7e      	ldr	r3, [pc, #504]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d05b      	beq.n	8001e28 <HAL_RCC_OscConfig+0x108>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d157      	bne.n	8001e28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e242      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d84:	d106      	bne.n	8001d94 <HAL_RCC_OscConfig+0x74>
 8001d86:	4b76      	ldr	r3, [pc, #472]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a75      	ldr	r2, [pc, #468]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e01d      	b.n	8001dd0 <HAL_RCC_OscConfig+0xb0>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x98>
 8001d9e:	4b70      	ldr	r3, [pc, #448]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a6f      	ldr	r2, [pc, #444]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b6d      	ldr	r3, [pc, #436]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a6c      	ldr	r2, [pc, #432]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e00b      	b.n	8001dd0 <HAL_RCC_OscConfig+0xb0>
 8001db8:	4b69      	ldr	r3, [pc, #420]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a68      	ldr	r2, [pc, #416]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	4b66      	ldr	r3, [pc, #408]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a65      	ldr	r2, [pc, #404]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d013      	beq.n	8001e00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd8:	f7ff f934 	bl	8001044 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de0:	f7ff f930 	bl	8001044 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b64      	cmp	r3, #100	@ 0x64
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e207      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df2:	4b5b      	ldr	r3, [pc, #364]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCC_OscConfig+0xc0>
 8001dfe:	e014      	b.n	8001e2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7ff f920 	bl	8001044 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e08:	f7ff f91c 	bl	8001044 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b64      	cmp	r3, #100	@ 0x64
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e1f3      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1a:	4b51      	ldr	r3, [pc, #324]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f0      	bne.n	8001e08 <HAL_RCC_OscConfig+0xe8>
 8001e26:	e000      	b.n	8001e2a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d063      	beq.n	8001efe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e36:	4b4a      	ldr	r3, [pc, #296]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00b      	beq.n	8001e5a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e42:	4b47      	ldr	r3, [pc, #284]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d11c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e4e:	4b44      	ldr	r3, [pc, #272]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d116      	bne.n	8001e88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5a:	4b41      	ldr	r3, [pc, #260]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d005      	beq.n	8001e72 <HAL_RCC_OscConfig+0x152>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d001      	beq.n	8001e72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e1c7      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e72:	4b3b      	ldr	r3, [pc, #236]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	4937      	ldr	r1, [pc, #220]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e86:	e03a      	b.n	8001efe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d020      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e90:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7ff f8d5 	bl	8001044 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9e:	f7ff f8d1 	bl	8001044 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e1a8      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f0      	beq.n	8001e9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebc:	4b28      	ldr	r3, [pc, #160]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	4925      	ldr	r1, [pc, #148]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]
 8001ed0:	e015      	b.n	8001efe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed2:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <HAL_RCC_OscConfig+0x244>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff f8b4 	bl	8001044 <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee0:	f7ff f8b0 	bl	8001044 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e187      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1f0      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d036      	beq.n	8001f78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d016      	beq.n	8001f40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <HAL_RCC_OscConfig+0x248>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f18:	f7ff f894 	bl	8001044 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f20:	f7ff f890 	bl	8001044 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e167      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f32:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <HAL_RCC_OscConfig+0x240>)
 8001f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0f0      	beq.n	8001f20 <HAL_RCC_OscConfig+0x200>
 8001f3e:	e01b      	b.n	8001f78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <HAL_RCC_OscConfig+0x248>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f46:	f7ff f87d 	bl	8001044 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f4c:	e00e      	b.n	8001f6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f4e:	f7ff f879 	bl	8001044 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d907      	bls.n	8001f6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e150      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
 8001f60:	40023800 	.word	0x40023800
 8001f64:	42470000 	.word	0x42470000
 8001f68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f6c:	4b88      	ldr	r3, [pc, #544]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001f6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1ea      	bne.n	8001f4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 8097 	beq.w	80020b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f86:	2300      	movs	r3, #0
 8001f88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8a:	4b81      	ldr	r3, [pc, #516]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10f      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	4b7d      	ldr	r3, [pc, #500]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	4a7c      	ldr	r2, [pc, #496]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fa6:	4b7a      	ldr	r3, [pc, #488]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb6:	4b77      	ldr	r3, [pc, #476]	@ (8002194 <HAL_RCC_OscConfig+0x474>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d118      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc2:	4b74      	ldr	r3, [pc, #464]	@ (8002194 <HAL_RCC_OscConfig+0x474>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a73      	ldr	r2, [pc, #460]	@ (8002194 <HAL_RCC_OscConfig+0x474>)
 8001fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fce:	f7ff f839 	bl	8001044 <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd6:	f7ff f835 	bl	8001044 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e10c      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8002194 <HAL_RCC_OscConfig+0x474>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d106      	bne.n	800200a <HAL_RCC_OscConfig+0x2ea>
 8001ffc:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8001ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002000:	4a63      	ldr	r2, [pc, #396]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6713      	str	r3, [r2, #112]	@ 0x70
 8002008:	e01c      	b.n	8002044 <HAL_RCC_OscConfig+0x324>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b05      	cmp	r3, #5
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x30c>
 8002012:	4b5f      	ldr	r3, [pc, #380]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002016:	4a5e      	ldr	r2, [pc, #376]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002018:	f043 0304 	orr.w	r3, r3, #4
 800201c:	6713      	str	r3, [r2, #112]	@ 0x70
 800201e:	4b5c      	ldr	r3, [pc, #368]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002022:	4a5b      	ldr	r2, [pc, #364]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6713      	str	r3, [r2, #112]	@ 0x70
 800202a:	e00b      	b.n	8002044 <HAL_RCC_OscConfig+0x324>
 800202c:	4b58      	ldr	r3, [pc, #352]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 800202e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002030:	4a57      	ldr	r2, [pc, #348]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002032:	f023 0301 	bic.w	r3, r3, #1
 8002036:	6713      	str	r3, [r2, #112]	@ 0x70
 8002038:	4b55      	ldr	r3, [pc, #340]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 800203a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800203c:	4a54      	ldr	r2, [pc, #336]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 800203e:	f023 0304 	bic.w	r3, r3, #4
 8002042:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d015      	beq.n	8002078 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800204c:	f7fe fffa 	bl	8001044 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002052:	e00a      	b.n	800206a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002054:	f7fe fff6 	bl	8001044 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002062:	4293      	cmp	r3, r2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e0cb      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206a:	4b49      	ldr	r3, [pc, #292]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 800206c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0ee      	beq.n	8002054 <HAL_RCC_OscConfig+0x334>
 8002076:	e014      	b.n	80020a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002078:	f7fe ffe4 	bl	8001044 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207e:	e00a      	b.n	8002096 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002080:	f7fe ffe0 	bl	8001044 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800208e:	4293      	cmp	r3, r2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e0b5      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002096:	4b3e      	ldr	r3, [pc, #248]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1ee      	bne.n	8002080 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020a2:	7dfb      	ldrb	r3, [r7, #23]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d105      	bne.n	80020b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a8:	4b39      	ldr	r3, [pc, #228]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	4a38      	ldr	r2, [pc, #224]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 80020ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 80a1 	beq.w	8002200 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020be:	4b34      	ldr	r3, [pc, #208]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f003 030c 	and.w	r3, r3, #12
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d05c      	beq.n	8002184 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d141      	bne.n	8002156 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d2:	4b31      	ldr	r3, [pc, #196]	@ (8002198 <HAL_RCC_OscConfig+0x478>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7fe ffb4 	bl	8001044 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e0:	f7fe ffb0 	bl	8001044 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e087      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020f2:	4b27      	ldr	r3, [pc, #156]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69da      	ldr	r2, [r3, #28]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210c:	019b      	lsls	r3, r3, #6
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002114:	085b      	lsrs	r3, r3, #1
 8002116:	3b01      	subs	r3, #1
 8002118:	041b      	lsls	r3, r3, #16
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002120:	061b      	lsls	r3, r3, #24
 8002122:	491b      	ldr	r1, [pc, #108]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002124:	4313      	orrs	r3, r2
 8002126:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <HAL_RCC_OscConfig+0x478>)
 800212a:	2201      	movs	r2, #1
 800212c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212e:	f7fe ff89 	bl	8001044 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002136:	f7fe ff85 	bl	8001044 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e05c      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002148:	4b11      	ldr	r3, [pc, #68]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f0      	beq.n	8002136 <HAL_RCC_OscConfig+0x416>
 8002154:	e054      	b.n	8002200 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002156:	4b10      	ldr	r3, [pc, #64]	@ (8002198 <HAL_RCC_OscConfig+0x478>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7fe ff72 	bl	8001044 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002164:	f7fe ff6e 	bl	8001044 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e045      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002176:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <HAL_RCC_OscConfig+0x470>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x444>
 8002182:	e03d      	b.n	8002200 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d107      	bne.n	800219c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e038      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
 8002190:	40023800 	.word	0x40023800
 8002194:	40007000 	.word	0x40007000
 8002198:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800219c:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_RCC_OscConfig+0x4ec>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d028      	beq.n	80021fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d121      	bne.n	80021fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d11a      	bne.n	80021fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021cc:	4013      	ands	r3, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d111      	bne.n	80021fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e2:	085b      	lsrs	r3, r3, #1
 80021e4:	3b01      	subs	r3, #1
 80021e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d107      	bne.n	80021fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800

08002210 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e0cc      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002224:	4b68      	ldr	r3, [pc, #416]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0307 	and.w	r3, r3, #7
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	429a      	cmp	r2, r3
 8002230:	d90c      	bls.n	800224c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002232:	4b65      	ldr	r3, [pc, #404]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223a:	4b63      	ldr	r3, [pc, #396]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0b8      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d020      	beq.n	800229a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002264:	4b59      	ldr	r3, [pc, #356]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	4a58      	ldr	r2, [pc, #352]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800226e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800227c:	4b53      	ldr	r3, [pc, #332]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	4a52      	ldr	r2, [pc, #328]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002286:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002288:	4b50      	ldr	r3, [pc, #320]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	494d      	ldr	r1, [pc, #308]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002296:	4313      	orrs	r3, r2
 8002298:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d044      	beq.n	8002330 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d107      	bne.n	80022be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ae:	4b47      	ldr	r3, [pc, #284]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d119      	bne.n	80022ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e07f      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d003      	beq.n	80022ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d107      	bne.n	80022de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ce:	4b3f      	ldr	r3, [pc, #252]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d109      	bne.n	80022ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e06f      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022de:	4b3b      	ldr	r3, [pc, #236]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e067      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ee:	4b37      	ldr	r3, [pc, #220]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f023 0203 	bic.w	r2, r3, #3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4934      	ldr	r1, [pc, #208]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002300:	f7fe fea0 	bl	8001044 <HAL_GetTick>
 8002304:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002306:	e00a      	b.n	800231e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002308:	f7fe fe9c 	bl	8001044 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002316:	4293      	cmp	r3, r2
 8002318:	d901      	bls.n	800231e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e04f      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231e:	4b2b      	ldr	r3, [pc, #172]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 020c 	and.w	r2, r3, #12
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	429a      	cmp	r2, r3
 800232e:	d1eb      	bne.n	8002308 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002330:	4b25      	ldr	r3, [pc, #148]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d20c      	bcs.n	8002358 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b22      	ldr	r3, [pc, #136]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e032      	b.n	80023be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b00      	cmp	r3, #0
 8002362:	d008      	beq.n	8002376 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002364:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	4916      	ldr	r1, [pc, #88]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	4313      	orrs	r3, r2
 8002374:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d009      	beq.n	8002396 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002382:	4b12      	ldr	r3, [pc, #72]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	490e      	ldr	r1, [pc, #56]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 8002392:	4313      	orrs	r3, r2
 8002394:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002396:	f000 f821 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 800239a:	4602      	mov	r2, r0
 800239c:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <HAL_RCC_ClockConfig+0x1bc>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	091b      	lsrs	r3, r3, #4
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	490a      	ldr	r1, [pc, #40]	@ (80023d0 <HAL_RCC_ClockConfig+0x1c0>)
 80023a8:	5ccb      	ldrb	r3, [r1, r3]
 80023aa:	fa22 f303 	lsr.w	r3, r2, r3
 80023ae:	4a09      	ldr	r2, [pc, #36]	@ (80023d4 <HAL_RCC_ClockConfig+0x1c4>)
 80023b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023b2:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <HAL_RCC_ClockConfig+0x1c8>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe fc1a 	bl	8000bf0 <HAL_InitTick>

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40023c00 	.word	0x40023c00
 80023cc:	40023800 	.word	0x40023800
 80023d0:	08007748 	.word	0x08007748
 80023d4:	20000000 	.word	0x20000000
 80023d8:	20000004 	.word	0x20000004

080023dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023e0:	b090      	sub	sp, #64	@ 0x40
 80023e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023f4:	4b59      	ldr	r3, [pc, #356]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 030c 	and.w	r3, r3, #12
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d00d      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x40>
 8002400:	2b08      	cmp	r3, #8
 8002402:	f200 80a1 	bhi.w	8002548 <HAL_RCC_GetSysClockFreq+0x16c>
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <HAL_RCC_GetSysClockFreq+0x34>
 800240a:	2b04      	cmp	r3, #4
 800240c:	d003      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0x3a>
 800240e:	e09b      	b.n	8002548 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002410:	4b53      	ldr	r3, [pc, #332]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x184>)
 8002412:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002414:	e09b      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002416:	4b53      	ldr	r3, [pc, #332]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x188>)
 8002418:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800241a:	e098      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800241c:	4b4f      	ldr	r3, [pc, #316]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002424:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002426:	4b4d      	ldr	r3, [pc, #308]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d028      	beq.n	8002484 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002432:	4b4a      	ldr	r3, [pc, #296]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	099b      	lsrs	r3, r3, #6
 8002438:	2200      	movs	r2, #0
 800243a:	623b      	str	r3, [r7, #32]
 800243c:	627a      	str	r2, [r7, #36]	@ 0x24
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002444:	2100      	movs	r1, #0
 8002446:	4b47      	ldr	r3, [pc, #284]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x188>)
 8002448:	fb03 f201 	mul.w	r2, r3, r1
 800244c:	2300      	movs	r3, #0
 800244e:	fb00 f303 	mul.w	r3, r0, r3
 8002452:	4413      	add	r3, r2
 8002454:	4a43      	ldr	r2, [pc, #268]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x188>)
 8002456:	fba0 1202 	umull	r1, r2, r0, r2
 800245a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800245c:	460a      	mov	r2, r1
 800245e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002460:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002462:	4413      	add	r3, r2
 8002464:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002468:	2200      	movs	r2, #0
 800246a:	61bb      	str	r3, [r7, #24]
 800246c:	61fa      	str	r2, [r7, #28]
 800246e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002472:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002476:	f7fd fefb 	bl	8000270 <__aeabi_uldivmod>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4613      	mov	r3, r2
 8002480:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002482:	e053      	b.n	800252c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002484:	4b35      	ldr	r3, [pc, #212]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	099b      	lsrs	r3, r3, #6
 800248a:	2200      	movs	r2, #0
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	617a      	str	r2, [r7, #20]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002496:	f04f 0b00 	mov.w	fp, #0
 800249a:	4652      	mov	r2, sl
 800249c:	465b      	mov	r3, fp
 800249e:	f04f 0000 	mov.w	r0, #0
 80024a2:	f04f 0100 	mov.w	r1, #0
 80024a6:	0159      	lsls	r1, r3, #5
 80024a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024ac:	0150      	lsls	r0, r2, #5
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	ebb2 080a 	subs.w	r8, r2, sl
 80024b6:	eb63 090b 	sbc.w	r9, r3, fp
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024ce:	ebb2 0408 	subs.w	r4, r2, r8
 80024d2:	eb63 0509 	sbc.w	r5, r3, r9
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	f04f 0300 	mov.w	r3, #0
 80024de:	00eb      	lsls	r3, r5, #3
 80024e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024e4:	00e2      	lsls	r2, r4, #3
 80024e6:	4614      	mov	r4, r2
 80024e8:	461d      	mov	r5, r3
 80024ea:	eb14 030a 	adds.w	r3, r4, sl
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	eb45 030b 	adc.w	r3, r5, fp
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	f04f 0300 	mov.w	r3, #0
 80024fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002502:	4629      	mov	r1, r5
 8002504:	028b      	lsls	r3, r1, #10
 8002506:	4621      	mov	r1, r4
 8002508:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800250c:	4621      	mov	r1, r4
 800250e:	028a      	lsls	r2, r1, #10
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002516:	2200      	movs	r2, #0
 8002518:	60bb      	str	r3, [r7, #8]
 800251a:	60fa      	str	r2, [r7, #12]
 800251c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002520:	f7fd fea6 	bl	8000270 <__aeabi_uldivmod>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4613      	mov	r3, r2
 800252a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800252c:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <HAL_RCC_GetSysClockFreq+0x180>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	0c1b      	lsrs	r3, r3, #16
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	3301      	adds	r3, #1
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800253c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800253e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002540:	fbb2 f3f3 	udiv	r3, r2, r3
 8002544:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002546:	e002      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002548:	4b05      	ldr	r3, [pc, #20]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x184>)
 800254a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800254c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800254e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002550:	4618      	mov	r0, r3
 8002552:	3740      	adds	r7, #64	@ 0x40
 8002554:	46bd      	mov	sp, r7
 8002556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800
 8002560:	00f42400 	.word	0x00f42400
 8002564:	017d7840 	.word	0x017d7840

08002568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800256c:	4b03      	ldr	r3, [pc, #12]	@ (800257c <HAL_RCC_GetHCLKFreq+0x14>)
 800256e:	681b      	ldr	r3, [r3, #0]
}
 8002570:	4618      	mov	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20000000 	.word	0x20000000

08002580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002584:	f7ff fff0 	bl	8002568 <HAL_RCC_GetHCLKFreq>
 8002588:	4602      	mov	r2, r0
 800258a:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	0a9b      	lsrs	r3, r3, #10
 8002590:	f003 0307 	and.w	r3, r3, #7
 8002594:	4903      	ldr	r1, [pc, #12]	@ (80025a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002596:	5ccb      	ldrb	r3, [r1, r3]
 8002598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800259c:	4618      	mov	r0, r3
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40023800 	.word	0x40023800
 80025a4:	08007758 	.word	0x08007758

080025a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025ac:	f7ff ffdc 	bl	8002568 <HAL_RCC_GetHCLKFreq>
 80025b0:	4602      	mov	r2, r0
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	0b5b      	lsrs	r3, r3, #13
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	4903      	ldr	r1, [pc, #12]	@ (80025cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025be:	5ccb      	ldrb	r3, [r1, r3]
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40023800 	.word	0x40023800
 80025cc:	08007758 	.word	0x08007758

080025d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	220f      	movs	r2, #15
 80025de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80025e0:	4b12      	ldr	r3, [pc, #72]	@ (800262c <HAL_RCC_GetClockConfig+0x5c>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0203 	and.w	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80025ec:	4b0f      	ldr	r3, [pc, #60]	@ (800262c <HAL_RCC_GetClockConfig+0x5c>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <HAL_RCC_GetClockConfig+0x5c>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002604:	4b09      	ldr	r3, [pc, #36]	@ (800262c <HAL_RCC_GetClockConfig+0x5c>)
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	08db      	lsrs	r3, r3, #3
 800260a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002612:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <HAL_RCC_GetClockConfig+0x60>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0207 	and.w	r2, r3, #7
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	601a      	str	r2, [r3, #0]
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800
 8002630:	40023c00 	.word	0x40023c00

08002634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e041      	b.n	80026ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d106      	bne.n	8002660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f839 	bl	80026d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3304      	adds	r3, #4
 8002670:	4619      	mov	r1, r3
 8002672:	4610      	mov	r0, r2
 8002674:	f000 f9c0 	bl	80029f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d001      	beq.n	8002700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e04e      	b.n	800279e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a23      	ldr	r2, [pc, #140]	@ (80027ac <HAL_TIM_Base_Start_IT+0xc4>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d022      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800272a:	d01d      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a1f      	ldr	r2, [pc, #124]	@ (80027b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d018      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1e      	ldr	r2, [pc, #120]	@ (80027b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d013      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a1c      	ldr	r2, [pc, #112]	@ (80027b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d00e      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a1b      	ldr	r2, [pc, #108]	@ (80027bc <HAL_TIM_Base_Start_IT+0xd4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d009      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a19      	ldr	r2, [pc, #100]	@ (80027c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d004      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x80>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a18      	ldr	r2, [pc, #96]	@ (80027c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d111      	bne.n	800278c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2b06      	cmp	r3, #6
 8002778:	d010      	beq.n	800279c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f042 0201 	orr.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278a:	e007      	b.n	800279c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0201 	orr.w	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40010000 	.word	0x40010000
 80027b0:	40000400 	.word	0x40000400
 80027b4:	40000800 	.word	0x40000800
 80027b8:	40000c00 	.word	0x40000c00
 80027bc:	40010400 	.word	0x40010400
 80027c0:	40014000 	.word	0x40014000
 80027c4:	40001800 	.word	0x40001800

080027c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d020      	beq.n	800282c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d01b      	beq.n	800282c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0202 	mvn.w	r2, #2
 80027fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f8d2 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f8c4 	bl	80029a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f8d5 	bl	80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	f003 0304 	and.w	r3, r3, #4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d020      	beq.n	8002878 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01b      	beq.n	8002878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 0204 	mvn.w	r2, #4
 8002848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2202      	movs	r2, #2
 800284e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f8ac 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 8002864:	e005      	b.n	8002872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f89e 	bl	80029a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f8af 	bl	80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d020      	beq.n	80028c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01b      	beq.n	80028c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f06f 0208 	mvn.w	r2, #8
 8002894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2204      	movs	r2, #4
 800289a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f886 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80028b0:	e005      	b.n	80028be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f878 	bl	80029a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f889 	bl	80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0310 	and.w	r3, r3, #16
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d020      	beq.n	8002910 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01b      	beq.n	8002910 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0210 	mvn.w	r2, #16
 80028e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2208      	movs	r2, #8
 80028e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f860 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80028fc:	e005      	b.n	800290a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f852 	bl	80029a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f863 	bl	80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0201 	mvn.w	r2, #1
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe f91a 	bl	8000b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00c      	beq.n	8002958 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f900 	bl	8002b58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00c      	beq.n	800297c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	d007      	beq.n	800297c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f834 	bl	80029e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f003 0320 	and.w	r3, r3, #32
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00c      	beq.n	80029a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f003 0320 	and.w	r3, r3, #32
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f06f 0220 	mvn.w	r2, #32
 8002998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f8d2 	bl	8002b44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029a0:	bf00      	nop
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a43      	ldr	r2, [pc, #268]	@ (8002b18 <TIM_Base_SetConfig+0x120>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <TIM_Base_SetConfig+0x40>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a16:	d00f      	beq.n	8002a38 <TIM_Base_SetConfig+0x40>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a40      	ldr	r2, [pc, #256]	@ (8002b1c <TIM_Base_SetConfig+0x124>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00b      	beq.n	8002a38 <TIM_Base_SetConfig+0x40>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a3f      	ldr	r2, [pc, #252]	@ (8002b20 <TIM_Base_SetConfig+0x128>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <TIM_Base_SetConfig+0x40>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3e      	ldr	r2, [pc, #248]	@ (8002b24 <TIM_Base_SetConfig+0x12c>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d003      	beq.n	8002a38 <TIM_Base_SetConfig+0x40>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a3d      	ldr	r2, [pc, #244]	@ (8002b28 <TIM_Base_SetConfig+0x130>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d108      	bne.n	8002a4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a32      	ldr	r2, [pc, #200]	@ (8002b18 <TIM_Base_SetConfig+0x120>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d02b      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a58:	d027      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a2f      	ldr	r2, [pc, #188]	@ (8002b1c <TIM_Base_SetConfig+0x124>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d023      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a2e      	ldr	r2, [pc, #184]	@ (8002b20 <TIM_Base_SetConfig+0x128>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d01f      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b24 <TIM_Base_SetConfig+0x12c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d01b      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a2c      	ldr	r2, [pc, #176]	@ (8002b28 <TIM_Base_SetConfig+0x130>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d017      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8002b2c <TIM_Base_SetConfig+0x134>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d013      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a2a      	ldr	r2, [pc, #168]	@ (8002b30 <TIM_Base_SetConfig+0x138>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d00f      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a29      	ldr	r2, [pc, #164]	@ (8002b34 <TIM_Base_SetConfig+0x13c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00b      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a28      	ldr	r2, [pc, #160]	@ (8002b38 <TIM_Base_SetConfig+0x140>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d007      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a27      	ldr	r2, [pc, #156]	@ (8002b3c <TIM_Base_SetConfig+0x144>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d003      	beq.n	8002aaa <TIM_Base_SetConfig+0xb2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a26      	ldr	r2, [pc, #152]	@ (8002b40 <TIM_Base_SetConfig+0x148>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d108      	bne.n	8002abc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b18 <TIM_Base_SetConfig+0x120>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d003      	beq.n	8002aea <TIM_Base_SetConfig+0xf2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a10      	ldr	r2, [pc, #64]	@ (8002b28 <TIM_Base_SetConfig+0x130>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d103      	bne.n	8002af2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	691a      	ldr	r2, [r3, #16]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f043 0204 	orr.w	r2, r3, #4
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	601a      	str	r2, [r3, #0]
}
 8002b0a:	bf00      	nop
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40010000 	.word	0x40010000
 8002b1c:	40000400 	.word	0x40000400
 8002b20:	40000800 	.word	0x40000800
 8002b24:	40000c00 	.word	0x40000c00
 8002b28:	40010400 	.word	0x40010400
 8002b2c:	40014000 	.word	0x40014000
 8002b30:	40014400 	.word	0x40014400
 8002b34:	40014800 	.word	0x40014800
 8002b38:	40001800 	.word	0x40001800
 8002b3c:	40001c00 	.word	0x40001c00
 8002b40:	40002000 	.word	0x40002000

08002b44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e042      	b.n	8002c04 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe f9ae 	bl	8000ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2224      	movs	r2, #36	@ 0x24
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f973 	bl	8002e9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002be4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2220      	movs	r2, #32
 8002bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08a      	sub	sp, #40	@ 0x28
 8002c10:	af02      	add	r7, sp, #8
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b20      	cmp	r3, #32
 8002c2a:	d175      	bne.n	8002d18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <HAL_UART_Transmit+0x2c>
 8002c32:	88fb      	ldrh	r3, [r7, #6]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e06e      	b.n	8002d1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2221      	movs	r2, #33	@ 0x21
 8002c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c4a:	f7fe f9fb 	bl	8001044 <HAL_GetTick>
 8002c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	88fa      	ldrh	r2, [r7, #6]
 8002c54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	88fa      	ldrh	r2, [r7, #6]
 8002c5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c64:	d108      	bne.n	8002c78 <HAL_UART_Transmit+0x6c>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d104      	bne.n	8002c78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	61bb      	str	r3, [r7, #24]
 8002c76:	e003      	b.n	8002c80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c80:	e02e      	b.n	8002ce0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2180      	movs	r1, #128	@ 0x80
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f848 	bl	8002d22 <UART_WaitOnFlagUntilTimeout>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e03a      	b.n	8002d1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10b      	bne.n	8002cc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	881b      	ldrh	r3, [r3, #0]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	3302      	adds	r3, #2
 8002cbe:	61bb      	str	r3, [r7, #24]
 8002cc0:	e007      	b.n	8002cd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	781a      	ldrb	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1cb      	bne.n	8002c82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2140      	movs	r1, #64	@ 0x40
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 f814 	bl	8002d22 <UART_WaitOnFlagUntilTimeout>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2220      	movs	r2, #32
 8002d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e006      	b.n	8002d1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d14:	2300      	movs	r3, #0
 8002d16:	e000      	b.n	8002d1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d18:	2302      	movs	r3, #2
  }
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	603b      	str	r3, [r7, #0]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d32:	e03b      	b.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3a:	d037      	beq.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3c:	f7fe f982 	bl	8001044 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	6a3a      	ldr	r2, [r7, #32]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d302      	bcc.n	8002d52 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e03a      	b.n	8002dcc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d023      	beq.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b80      	cmp	r3, #128	@ 0x80
 8002d68:	d020      	beq.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b40      	cmp	r3, #64	@ 0x40
 8002d6e:	d01d      	beq.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d116      	bne.n	8002dac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f81d 	bl	8002dd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2208      	movs	r2, #8
 8002d9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e00f      	b.n	8002dcc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	4013      	ands	r3, r2
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	bf0c      	ite	eq
 8002dbc:	2301      	moveq	r3, #1
 8002dbe:	2300      	movne	r3, #0
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d0b4      	beq.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b095      	sub	sp, #84	@ 0x54
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	330c      	adds	r3, #12
 8002de2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002de6:	e853 3f00 	ldrex	r3, [r3]
 8002dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8002dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e04:	e841 2300 	strex	r3, r2, [r1]
 8002e08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e5      	bne.n	8002ddc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	3314      	adds	r3, #20
 8002e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e18:	6a3b      	ldr	r3, [r7, #32]
 8002e1a:	e853 3f00 	ldrex	r3, [r3]
 8002e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f023 0301 	bic.w	r3, r3, #1
 8002e26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	3314      	adds	r3, #20
 8002e2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e38:	e841 2300 	strex	r3, r2, [r1]
 8002e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1e5      	bne.n	8002e10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d119      	bne.n	8002e80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	330c      	adds	r3, #12
 8002e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	e853 3f00 	ldrex	r3, [r3]
 8002e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f023 0310 	bic.w	r3, r3, #16
 8002e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	330c      	adds	r3, #12
 8002e6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e6c:	61ba      	str	r2, [r7, #24]
 8002e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e70:	6979      	ldr	r1, [r7, #20]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	e841 2300 	strex	r3, r2, [r1]
 8002e78:	613b      	str	r3, [r7, #16]
   return(result);
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1e5      	bne.n	8002e4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e8e:	bf00      	nop
 8002e90:	3754      	adds	r7, #84	@ 0x54
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea0:	b0c0      	sub	sp, #256	@ 0x100
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb8:	68d9      	ldr	r1, [r3, #12]
 8002eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	ea40 0301 	orr.w	r3, r0, r1
 8002ec4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002ef4:	f021 010c 	bic.w	r1, r1, #12
 8002ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f02:	430b      	orrs	r3, r1
 8002f04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f16:	6999      	ldr	r1, [r3, #24]
 8002f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	ea40 0301 	orr.w	r3, r0, r1
 8002f22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4b8f      	ldr	r3, [pc, #572]	@ (8003168 <UART_SetConfig+0x2cc>)
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d005      	beq.n	8002f3c <UART_SetConfig+0xa0>
 8002f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4b8d      	ldr	r3, [pc, #564]	@ (800316c <UART_SetConfig+0x2d0>)
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d104      	bne.n	8002f46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f3c:	f7ff fb34 	bl	80025a8 <HAL_RCC_GetPCLK2Freq>
 8002f40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f44:	e003      	b.n	8002f4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f46:	f7ff fb1b 	bl	8002580 <HAL_RCC_GetPCLK1Freq>
 8002f4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f58:	f040 810c 	bne.w	8003174 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f60:	2200      	movs	r2, #0
 8002f62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f6e:	4622      	mov	r2, r4
 8002f70:	462b      	mov	r3, r5
 8002f72:	1891      	adds	r1, r2, r2
 8002f74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f76:	415b      	adcs	r3, r3
 8002f78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f7e:	4621      	mov	r1, r4
 8002f80:	eb12 0801 	adds.w	r8, r2, r1
 8002f84:	4629      	mov	r1, r5
 8002f86:	eb43 0901 	adc.w	r9, r3, r1
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f9e:	4690      	mov	r8, r2
 8002fa0:	4699      	mov	r9, r3
 8002fa2:	4623      	mov	r3, r4
 8002fa4:	eb18 0303 	adds.w	r3, r8, r3
 8002fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fac:	462b      	mov	r3, r5
 8002fae:	eb49 0303 	adc.w	r3, r9, r3
 8002fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002fc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002fca:	460b      	mov	r3, r1
 8002fcc:	18db      	adds	r3, r3, r3
 8002fce:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	eb42 0303 	adc.w	r3, r2, r3
 8002fd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002fdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002fe0:	f7fd f946 	bl	8000270 <__aeabi_uldivmod>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	4b61      	ldr	r3, [pc, #388]	@ (8003170 <UART_SetConfig+0x2d4>)
 8002fea:	fba3 2302 	umull	r2, r3, r3, r2
 8002fee:	095b      	lsrs	r3, r3, #5
 8002ff0:	011c      	lsls	r4, r3, #4
 8002ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ffc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003000:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003004:	4642      	mov	r2, r8
 8003006:	464b      	mov	r3, r9
 8003008:	1891      	adds	r1, r2, r2
 800300a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800300c:	415b      	adcs	r3, r3
 800300e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003010:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003014:	4641      	mov	r1, r8
 8003016:	eb12 0a01 	adds.w	sl, r2, r1
 800301a:	4649      	mov	r1, r9
 800301c:	eb43 0b01 	adc.w	fp, r3, r1
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800302c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003030:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003034:	4692      	mov	sl, r2
 8003036:	469b      	mov	fp, r3
 8003038:	4643      	mov	r3, r8
 800303a:	eb1a 0303 	adds.w	r3, sl, r3
 800303e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003042:	464b      	mov	r3, r9
 8003044:	eb4b 0303 	adc.w	r3, fp, r3
 8003048:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800304c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003058:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800305c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003060:	460b      	mov	r3, r1
 8003062:	18db      	adds	r3, r3, r3
 8003064:	643b      	str	r3, [r7, #64]	@ 0x40
 8003066:	4613      	mov	r3, r2
 8003068:	eb42 0303 	adc.w	r3, r2, r3
 800306c:	647b      	str	r3, [r7, #68]	@ 0x44
 800306e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003072:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003076:	f7fd f8fb 	bl	8000270 <__aeabi_uldivmod>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4611      	mov	r1, r2
 8003080:	4b3b      	ldr	r3, [pc, #236]	@ (8003170 <UART_SetConfig+0x2d4>)
 8003082:	fba3 2301 	umull	r2, r3, r3, r1
 8003086:	095b      	lsrs	r3, r3, #5
 8003088:	2264      	movs	r2, #100	@ 0x64
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	1acb      	subs	r3, r1, r3
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003096:	4b36      	ldr	r3, [pc, #216]	@ (8003170 <UART_SetConfig+0x2d4>)
 8003098:	fba3 2302 	umull	r2, r3, r3, r2
 800309c:	095b      	lsrs	r3, r3, #5
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030a4:	441c      	add	r4, r3
 80030a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030b8:	4642      	mov	r2, r8
 80030ba:	464b      	mov	r3, r9
 80030bc:	1891      	adds	r1, r2, r2
 80030be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030c0:	415b      	adcs	r3, r3
 80030c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80030c8:	4641      	mov	r1, r8
 80030ca:	1851      	adds	r1, r2, r1
 80030cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80030ce:	4649      	mov	r1, r9
 80030d0:	414b      	adcs	r3, r1
 80030d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	f04f 0300 	mov.w	r3, #0
 80030dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80030e0:	4659      	mov	r1, fp
 80030e2:	00cb      	lsls	r3, r1, #3
 80030e4:	4651      	mov	r1, sl
 80030e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030ea:	4651      	mov	r1, sl
 80030ec:	00ca      	lsls	r2, r1, #3
 80030ee:	4610      	mov	r0, r2
 80030f0:	4619      	mov	r1, r3
 80030f2:	4603      	mov	r3, r0
 80030f4:	4642      	mov	r2, r8
 80030f6:	189b      	adds	r3, r3, r2
 80030f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80030fc:	464b      	mov	r3, r9
 80030fe:	460a      	mov	r2, r1
 8003100:	eb42 0303 	adc.w	r3, r2, r3
 8003104:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003114:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003118:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800311c:	460b      	mov	r3, r1
 800311e:	18db      	adds	r3, r3, r3
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003122:	4613      	mov	r3, r2
 8003124:	eb42 0303 	adc.w	r3, r2, r3
 8003128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800312a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800312e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003132:	f7fd f89d 	bl	8000270 <__aeabi_uldivmod>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4b0d      	ldr	r3, [pc, #52]	@ (8003170 <UART_SetConfig+0x2d4>)
 800313c:	fba3 1302 	umull	r1, r3, r3, r2
 8003140:	095b      	lsrs	r3, r3, #5
 8003142:	2164      	movs	r1, #100	@ 0x64
 8003144:	fb01 f303 	mul.w	r3, r1, r3
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	3332      	adds	r3, #50	@ 0x32
 800314e:	4a08      	ldr	r2, [pc, #32]	@ (8003170 <UART_SetConfig+0x2d4>)
 8003150:	fba2 2303 	umull	r2, r3, r2, r3
 8003154:	095b      	lsrs	r3, r3, #5
 8003156:	f003 0207 	and.w	r2, r3, #7
 800315a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4422      	add	r2, r4
 8003162:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003164:	e106      	b.n	8003374 <UART_SetConfig+0x4d8>
 8003166:	bf00      	nop
 8003168:	40011000 	.word	0x40011000
 800316c:	40011400 	.word	0x40011400
 8003170:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003178:	2200      	movs	r2, #0
 800317a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800317e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003182:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003186:	4642      	mov	r2, r8
 8003188:	464b      	mov	r3, r9
 800318a:	1891      	adds	r1, r2, r2
 800318c:	6239      	str	r1, [r7, #32]
 800318e:	415b      	adcs	r3, r3
 8003190:	627b      	str	r3, [r7, #36]	@ 0x24
 8003192:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003196:	4641      	mov	r1, r8
 8003198:	1854      	adds	r4, r2, r1
 800319a:	4649      	mov	r1, r9
 800319c:	eb43 0501 	adc.w	r5, r3, r1
 80031a0:	f04f 0200 	mov.w	r2, #0
 80031a4:	f04f 0300 	mov.w	r3, #0
 80031a8:	00eb      	lsls	r3, r5, #3
 80031aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ae:	00e2      	lsls	r2, r4, #3
 80031b0:	4614      	mov	r4, r2
 80031b2:	461d      	mov	r5, r3
 80031b4:	4643      	mov	r3, r8
 80031b6:	18e3      	adds	r3, r4, r3
 80031b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031bc:	464b      	mov	r3, r9
 80031be:	eb45 0303 	adc.w	r3, r5, r3
 80031c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	f04f 0300 	mov.w	r3, #0
 80031de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80031e2:	4629      	mov	r1, r5
 80031e4:	008b      	lsls	r3, r1, #2
 80031e6:	4621      	mov	r1, r4
 80031e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031ec:	4621      	mov	r1, r4
 80031ee:	008a      	lsls	r2, r1, #2
 80031f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80031f4:	f7fd f83c 	bl	8000270 <__aeabi_uldivmod>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4b60      	ldr	r3, [pc, #384]	@ (8003380 <UART_SetConfig+0x4e4>)
 80031fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	011c      	lsls	r4, r3, #4
 8003206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320a:	2200      	movs	r2, #0
 800320c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003210:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003214:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003218:	4642      	mov	r2, r8
 800321a:	464b      	mov	r3, r9
 800321c:	1891      	adds	r1, r2, r2
 800321e:	61b9      	str	r1, [r7, #24]
 8003220:	415b      	adcs	r3, r3
 8003222:	61fb      	str	r3, [r7, #28]
 8003224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003228:	4641      	mov	r1, r8
 800322a:	1851      	adds	r1, r2, r1
 800322c:	6139      	str	r1, [r7, #16]
 800322e:	4649      	mov	r1, r9
 8003230:	414b      	adcs	r3, r1
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003240:	4659      	mov	r1, fp
 8003242:	00cb      	lsls	r3, r1, #3
 8003244:	4651      	mov	r1, sl
 8003246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800324a:	4651      	mov	r1, sl
 800324c:	00ca      	lsls	r2, r1, #3
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	4603      	mov	r3, r0
 8003254:	4642      	mov	r2, r8
 8003256:	189b      	adds	r3, r3, r2
 8003258:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800325c:	464b      	mov	r3, r9
 800325e:	460a      	mov	r2, r1
 8003260:	eb42 0303 	adc.w	r3, r2, r3
 8003264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003272:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003274:	f04f 0200 	mov.w	r2, #0
 8003278:	f04f 0300 	mov.w	r3, #0
 800327c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003280:	4649      	mov	r1, r9
 8003282:	008b      	lsls	r3, r1, #2
 8003284:	4641      	mov	r1, r8
 8003286:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800328a:	4641      	mov	r1, r8
 800328c:	008a      	lsls	r2, r1, #2
 800328e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003292:	f7fc ffed 	bl	8000270 <__aeabi_uldivmod>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	4611      	mov	r1, r2
 800329c:	4b38      	ldr	r3, [pc, #224]	@ (8003380 <UART_SetConfig+0x4e4>)
 800329e:	fba3 2301 	umull	r2, r3, r3, r1
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	2264      	movs	r2, #100	@ 0x64
 80032a6:	fb02 f303 	mul.w	r3, r2, r3
 80032aa:	1acb      	subs	r3, r1, r3
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	3332      	adds	r3, #50	@ 0x32
 80032b0:	4a33      	ldr	r2, [pc, #204]	@ (8003380 <UART_SetConfig+0x4e4>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	095b      	lsrs	r3, r3, #5
 80032b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032bc:	441c      	add	r4, r3
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80032c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80032c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80032cc:	4642      	mov	r2, r8
 80032ce:	464b      	mov	r3, r9
 80032d0:	1891      	adds	r1, r2, r2
 80032d2:	60b9      	str	r1, [r7, #8]
 80032d4:	415b      	adcs	r3, r3
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032dc:	4641      	mov	r1, r8
 80032de:	1851      	adds	r1, r2, r1
 80032e0:	6039      	str	r1, [r7, #0]
 80032e2:	4649      	mov	r1, r9
 80032e4:	414b      	adcs	r3, r1
 80032e6:	607b      	str	r3, [r7, #4]
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	f04f 0300 	mov.w	r3, #0
 80032f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032f4:	4659      	mov	r1, fp
 80032f6:	00cb      	lsls	r3, r1, #3
 80032f8:	4651      	mov	r1, sl
 80032fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032fe:	4651      	mov	r1, sl
 8003300:	00ca      	lsls	r2, r1, #3
 8003302:	4610      	mov	r0, r2
 8003304:	4619      	mov	r1, r3
 8003306:	4603      	mov	r3, r0
 8003308:	4642      	mov	r2, r8
 800330a:	189b      	adds	r3, r3, r2
 800330c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800330e:	464b      	mov	r3, r9
 8003310:	460a      	mov	r2, r1
 8003312:	eb42 0303 	adc.w	r3, r2, r3
 8003316:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	663b      	str	r3, [r7, #96]	@ 0x60
 8003322:	667a      	str	r2, [r7, #100]	@ 0x64
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003330:	4649      	mov	r1, r9
 8003332:	008b      	lsls	r3, r1, #2
 8003334:	4641      	mov	r1, r8
 8003336:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800333a:	4641      	mov	r1, r8
 800333c:	008a      	lsls	r2, r1, #2
 800333e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003342:	f7fc ff95 	bl	8000270 <__aeabi_uldivmod>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <UART_SetConfig+0x4e4>)
 800334c:	fba3 1302 	umull	r1, r3, r3, r2
 8003350:	095b      	lsrs	r3, r3, #5
 8003352:	2164      	movs	r1, #100	@ 0x64
 8003354:	fb01 f303 	mul.w	r3, r1, r3
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	3332      	adds	r3, #50	@ 0x32
 800335e:	4a08      	ldr	r2, [pc, #32]	@ (8003380 <UART_SetConfig+0x4e4>)
 8003360:	fba2 2303 	umull	r2, r3, r2, r3
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	f003 020f 	and.w	r2, r3, #15
 800336a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4422      	add	r2, r4
 8003372:	609a      	str	r2, [r3, #8]
}
 8003374:	bf00      	nop
 8003376:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800337a:	46bd      	mov	sp, r7
 800337c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003380:	51eb851f 	.word	0x51eb851f

08003384 <ScanPressedKey>:
#include	"keyled.h"

//4,
//timeoutmstimeout=0
KEYS ScanPressedKey(uint32_t timeout)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
	KEYS key=KEY_NONE;
 800338c:	2300      	movs	r3, #0
 800338e:	75fb      	strb	r3, [r7, #23]
	uint32_t  tickstart = HAL_GetTick();	//
 8003390:	f7fd fe58 	bl	8001044 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]
	const uint32_t  btnDelay=10;			//
 8003396:	230a      	movs	r3, #10
 8003398:	60fb      	str	r3, [r7, #12]
	GPIO_PinState keyState;

	while(1)
	{
#ifdef	KeyLeft_Pin		 //KeyLeftKeyLeft
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,,LED1
 800339a:	2180      	movs	r1, #128	@ 0x80
 800339c:	482a      	ldr	r0, [pc, #168]	@ (8003448 <ScanPressedKey+0xc4>)
 800339e:	f7fe fc73 	bl	8001c88 <HAL_GPIO_ReadPin>
 80033a2:	4603      	mov	r3, r0
 80033a4:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 80033a6:	7afb      	ldrb	r3, [r7, #11]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10d      	bne.n	80033c8 <ScanPressedKey+0x44>
		{
			HAL_Delay(btnDelay);  //
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7fd fe55 	bl	800105c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //
 80033b2:	2180      	movs	r1, #128	@ 0x80
 80033b4:	4824      	ldr	r0, [pc, #144]	@ (8003448 <ScanPressedKey+0xc4>)
 80033b6:	f7fe fc67 	bl	8001c88 <HAL_GPIO_ReadPin>
 80033ba:	4603      	mov	r3, r0
 80033bc:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80033be:	7afb      	ldrb	r3, [r7, #11]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <ScanPressedKey+0x44>
				return	KEY_LEFT;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e03b      	b.n	8003440 <ScanPressedKey+0xbc>
		}
#endif

#ifdef	KeyRight_Pin 	//KeyRightKeyRight
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); //PA0=KeyRight,,LED0
 80033c8:	2140      	movs	r1, #64	@ 0x40
 80033ca:	481f      	ldr	r0, [pc, #124]	@ (8003448 <ScanPressedKey+0xc4>)
 80033cc:	f7fe fc5c 	bl	8001c88 <HAL_GPIO_ReadPin>
 80033d0:	4603      	mov	r3, r0
 80033d2:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 80033d4:	7afb      	ldrb	r3, [r7, #11]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10d      	bne.n	80033f6 <ScanPressedKey+0x72>
		{
			HAL_Delay(btnDelay); //
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7fd fe3e 	bl	800105c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);//
 80033e0:	2140      	movs	r1, #64	@ 0x40
 80033e2:	4819      	ldr	r0, [pc, #100]	@ (8003448 <ScanPressedKey+0xc4>)
 80033e4:	f7fe fc50 	bl	8001c88 <HAL_GPIO_ReadPin>
 80033e8:	4603      	mov	r3, r0
 80033ea:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80033ec:	7afb      	ldrb	r3, [r7, #11]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <ScanPressedKey+0x72>
				return	KEY_RIGHT;
 80033f2:	2302      	movs	r3, #2
 80033f4:	e024      	b.n	8003440 <ScanPressedKey+0xbc>
		}
#endif

#ifdef	KeyDown_Pin		//KeyDownKeyDown
		keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin); //PA1=KeyDown,
 80033f6:	2108      	movs	r1, #8
 80033f8:	4814      	ldr	r0, [pc, #80]	@ (800344c <ScanPressedKey+0xc8>)
 80033fa:	f7fe fc45 	bl	8001c88 <HAL_GPIO_ReadPin>
 80033fe:	4603      	mov	r3, r0
 8003400:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 8003402:	7afb      	ldrb	r3, [r7, #11]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10d      	bne.n	8003424 <ScanPressedKey+0xa0>
		{
			HAL_Delay(btnDelay); //
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f7fd fe27 	bl	800105c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin);//
 800340e:	2108      	movs	r1, #8
 8003410:	480e      	ldr	r0, [pc, #56]	@ (800344c <ScanPressedKey+0xc8>)
 8003412:	f7fe fc39 	bl	8001c88 <HAL_GPIO_ReadPin>
 8003416:	4603      	mov	r3, r0
 8003418:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 800341a:	7afb      	ldrb	r3, [r7, #11]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <ScanPressedKey+0xa0>
				return	KEY_DOWN;
 8003420:	2304      	movs	r3, #4
 8003422:	e00d      	b.n	8003440 <ScanPressedKey+0xbc>
			if (keyState == GPIO_PIN_RESET)
				return	KEY_UP;
		}
#endif

		if (timeout != KEY_WAIT_ALWAYS)  //timeout
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0b7      	beq.n	800339a <ScanPressedKey+0x16>
		{
			if ((HAL_GetTick() - tickstart) > timeout)
 800342a:	f7fd fe0b 	bl	8001044 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	429a      	cmp	r2, r3
 8003438:	d300      	bcc.n	800343c <ScanPressedKey+0xb8>
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,,LED1
 800343a:	e7ae      	b.n	800339a <ScanPressedKey+0x16>
				break;
 800343c:	bf00      	nop
		}
	}

	return	key;
 800343e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021400 	.word	0x40021400
 800344c:	40020c00 	.word	0x40020c00

08003450 <__NVIC_SetPriority>:
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	4603      	mov	r3, r0
 8003458:	6039      	str	r1, [r7, #0]
 800345a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800345c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003460:	2b00      	cmp	r3, #0
 8003462:	db0a      	blt.n	800347a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	b2da      	uxtb	r2, r3
 8003468:	490c      	ldr	r1, [pc, #48]	@ (800349c <__NVIC_SetPriority+0x4c>)
 800346a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346e:	0112      	lsls	r2, r2, #4
 8003470:	b2d2      	uxtb	r2, r2
 8003472:	440b      	add	r3, r1
 8003474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003478:	e00a      	b.n	8003490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	b2da      	uxtb	r2, r3
 800347e:	4908      	ldr	r1, [pc, #32]	@ (80034a0 <__NVIC_SetPriority+0x50>)
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	3b04      	subs	r3, #4
 8003488:	0112      	lsls	r2, r2, #4
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	440b      	add	r3, r1
 800348e:	761a      	strb	r2, [r3, #24]
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000e100 	.word	0xe000e100
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80034a8:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <SysTick_Handler+0x1c>)
 80034aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80034ac:	f001 ff9c 	bl	80053e8 <xTaskGetSchedulerState>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d001      	beq.n	80034ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80034b6:	f002 fdaf 	bl	8006018 <xPortSysTickHandler>
  }
}
 80034ba:	bf00      	nop
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	e000e010 	.word	0xe000e010

080034c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80034c8:	2100      	movs	r1, #0
 80034ca:	f06f 0004 	mvn.w	r0, #4
 80034ce:	f7ff ffbf 	bl	8003450 <__NVIC_SetPriority>
#endif
}
 80034d2:	bf00      	nop
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034de:	f3ef 8305 	mrs	r3, IPSR
 80034e2:	603b      	str	r3, [r7, #0]
  return(result);
 80034e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80034ea:	f06f 0305 	mvn.w	r3, #5
 80034ee:	607b      	str	r3, [r7, #4]
 80034f0:	e00c      	b.n	800350c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80034f2:	4b0a      	ldr	r3, [pc, #40]	@ (800351c <osKernelInitialize+0x44>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d105      	bne.n	8003506 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80034fa:	4b08      	ldr	r3, [pc, #32]	@ (800351c <osKernelInitialize+0x44>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003500:	2300      	movs	r3, #0
 8003502:	607b      	str	r3, [r7, #4]
 8003504:	e002      	b.n	800350c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003506:	f04f 33ff 	mov.w	r3, #4294967295
 800350a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800350c:	687b      	ldr	r3, [r7, #4]
}
 800350e:	4618      	mov	r0, r3
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	20000178 	.word	0x20000178

08003520 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003526:	f3ef 8305 	mrs	r3, IPSR
 800352a:	603b      	str	r3, [r7, #0]
  return(result);
 800352c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003532:	f06f 0305 	mvn.w	r3, #5
 8003536:	607b      	str	r3, [r7, #4]
 8003538:	e010      	b.n	800355c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800353a:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <osKernelStart+0x48>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d109      	bne.n	8003556 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003542:	f7ff ffbf 	bl	80034c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <osKernelStart+0x48>)
 8003548:	2202      	movs	r2, #2
 800354a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800354c:	f001 fa46 	bl	80049dc <vTaskStartScheduler>
      stat = osOK;
 8003550:	2300      	movs	r3, #0
 8003552:	607b      	str	r3, [r7, #4]
 8003554:	e002      	b.n	800355c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003556:	f04f 33ff 	mov.w	r3, #4294967295
 800355a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800355c:	687b      	ldr	r3, [r7, #4]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000178 	.word	0x20000178

0800356c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800356c:	b580      	push	{r7, lr}
 800356e:	b08e      	sub	sp, #56	@ 0x38
 8003570:	af04      	add	r7, sp, #16
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003578:	2300      	movs	r3, #0
 800357a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800357c:	f3ef 8305 	mrs	r3, IPSR
 8003580:	617b      	str	r3, [r7, #20]
  return(result);
 8003582:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003584:	2b00      	cmp	r3, #0
 8003586:	d17e      	bne.n	8003686 <osThreadNew+0x11a>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d07b      	beq.n	8003686 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800358e:	2380      	movs	r3, #128	@ 0x80
 8003590:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003592:	2318      	movs	r3, #24
 8003594:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003596:	2300      	movs	r3, #0
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800359a:	f04f 33ff 	mov.w	r3, #4294967295
 800359e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d045      	beq.n	8003632 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <osThreadNew+0x48>
        name = attr->name;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <osThreadNew+0x6e>
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b38      	cmp	r3, #56	@ 0x38
 80035cc:	d805      	bhi.n	80035da <osThreadNew+0x6e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <osThreadNew+0x72>
        return (NULL);
 80035da:	2300      	movs	r3, #0
 80035dc:	e054      	b.n	8003688 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	089b      	lsrs	r3, r3, #2
 80035ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00e      	beq.n	8003614 <osThreadNew+0xa8>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80035fc:	d90a      	bls.n	8003614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003602:	2b00      	cmp	r3, #0
 8003604:	d006      	beq.n	8003614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <osThreadNew+0xa8>
        mem = 1;
 800360e:	2301      	movs	r3, #1
 8003610:	61bb      	str	r3, [r7, #24]
 8003612:	e010      	b.n	8003636 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d10c      	bne.n	8003636 <osThreadNew+0xca>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d108      	bne.n	8003636 <osThreadNew+0xca>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d104      	bne.n	8003636 <osThreadNew+0xca>
          mem = 0;
 800362c:	2300      	movs	r3, #0
 800362e:	61bb      	str	r3, [r7, #24]
 8003630:	e001      	b.n	8003636 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d110      	bne.n	800365e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003644:	9202      	str	r2, [sp, #8]
 8003646:	9301      	str	r3, [sp, #4]
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	6a3a      	ldr	r2, [r7, #32]
 8003650:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 ffce 	bl	80045f4 <xTaskCreateStatic>
 8003658:	4603      	mov	r3, r0
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	e013      	b.n	8003686 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d110      	bne.n	8003686 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	b29a      	uxth	r2, r3
 8003668:	f107 0310 	add.w	r3, r7, #16
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f001 f81c 	bl	80046b4 <xTaskCreate>
 800367c:	4603      	mov	r3, r0
 800367e:	2b01      	cmp	r3, #1
 8003680:	d001      	beq.n	8003686 <osThreadNew+0x11a>
            hTask = NULL;
 8003682:	2300      	movs	r3, #0
 8003684:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003686:	693b      	ldr	r3, [r7, #16]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	@ 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800369c:	f3ef 8305 	mrs	r3, IPSR
 80036a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80036a2:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d12d      	bne.n	8003704 <osEventFlagsNew+0x74>
    mem = -1;
 80036a8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ac:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d015      	beq.n	80036e0 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d006      	beq.n	80036ca <osEventFlagsNew+0x3a>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	2b1f      	cmp	r3, #31
 80036c2:	d902      	bls.n	80036ca <osEventFlagsNew+0x3a>
        mem = 1;
 80036c4:	2301      	movs	r3, #1
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	e00c      	b.n	80036e4 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d108      	bne.n	80036e4 <osEventFlagsNew+0x54>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d104      	bne.n	80036e4 <osEventFlagsNew+0x54>
          mem = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	e001      	b.n	80036e4 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80036e0:	2300      	movs	r3, #0
 80036e2:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d106      	bne.n	80036f8 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f842 	bl	8003778 <xEventGroupCreateStatic>
 80036f4:	6178      	str	r0, [r7, #20]
 80036f6:	e005      	b.n	8003704 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d102      	bne.n	8003704 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80036fe:	f000 f874 	bl	80037ea <xEventGroupCreate>
 8003702:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8003704:	697b      	ldr	r3, [r7, #20]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3718      	adds	r7, #24
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
	...

08003710 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4a07      	ldr	r2, [pc, #28]	@ (800373c <vApplicationGetIdleTaskMemory+0x2c>)
 8003720:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	4a06      	ldr	r2, [pc, #24]	@ (8003740 <vApplicationGetIdleTaskMemory+0x30>)
 8003726:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	601a      	str	r2, [r3, #0]
}
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	2000017c 	.word	0x2000017c
 8003740:	20000224 	.word	0x20000224

08003744 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4a07      	ldr	r2, [pc, #28]	@ (8003770 <vApplicationGetTimerTaskMemory+0x2c>)
 8003754:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	4a06      	ldr	r2, [pc, #24]	@ (8003774 <vApplicationGetTimerTaskMemory+0x30>)
 800375a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003762:	601a      	str	r2, [r3, #0]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	20000424 	.word	0x20000424
 8003774:	200004cc 	.word	0x200004cc

08003778 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10b      	bne.n	800379e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	e7fd      	b.n	800379a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800379e:	2320      	movs	r3, #32
 80037a0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b20      	cmp	r3, #32
 80037a6:	d00b      	beq.n	80037c0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80037a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ac:	f383 8811 	msr	BASEPRI, r3
 80037b0:	f3bf 8f6f 	isb	sy
 80037b4:	f3bf 8f4f 	dsb	sy
 80037b8:	60fb      	str	r3, [r7, #12]
}
 80037ba:	bf00      	nop
 80037bc:	bf00      	nop
 80037be:	e7fd      	b.n	80037bc <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 f95f 	bl	8003a98 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2201      	movs	r2, #1
 80037de:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80037e0:	697b      	ldr	r3, [r7, #20]
	}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b082      	sub	sp, #8
 80037ee:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80037f0:	2020      	movs	r0, #32
 80037f2:	f002 fca3 	bl	800613c <pvPortMalloc>
 80037f6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3304      	adds	r3, #4
 8003808:	4618      	mov	r0, r3
 800380a:	f000 f945 	bl	8003a98 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8003814:	687b      	ldr	r3, [r7, #4]
	}
 8003816:	4618      	mov	r0, r3
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
	...

08003820 <xEventGroupSync>:

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08c      	sub	sp, #48	@ 0x30
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = xEventGroup;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8003832:	2300      	movs	r3, #0
 8003834:	627b      	str	r3, [r7, #36]	@ 0x24

	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800383c:	d30b      	bcc.n	8003856 <xEventGroupSync+0x36>
	__asm volatile
 800383e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003842:	f383 8811 	msr	BASEPRI, r3
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	f3bf 8f4f 	dsb	sy
 800384e:	61bb      	str	r3, [r7, #24]
}
 8003850:	bf00      	nop
 8003852:	bf00      	nop
 8003854:	e7fd      	b.n	8003852 <xEventGroupSync+0x32>
	configASSERT( uxBitsToWaitFor != 0 );
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <xEventGroupSync+0x54>
	__asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	617b      	str	r3, [r7, #20]
}
 800386e:	bf00      	nop
 8003870:	bf00      	nop
 8003872:	e7fd      	b.n	8003870 <xEventGroupSync+0x50>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003874:	f001 fdb8 	bl	80053e8 <xTaskGetSchedulerState>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d102      	bne.n	8003884 <xEventGroupSync+0x64>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <xEventGroupSync+0x68>
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <xEventGroupSync+0x6a>
 8003888:	2300      	movs	r3, #0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10b      	bne.n	80038a6 <xEventGroupSync+0x86>
	__asm volatile
 800388e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003892:	f383 8811 	msr	BASEPRI, r3
 8003896:	f3bf 8f6f 	isb	sy
 800389a:	f3bf 8f4f 	dsb	sy
 800389e:	613b      	str	r3, [r7, #16]
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	e7fd      	b.n	80038a2 <xEventGroupSync+0x82>
	}
	#endif

	vTaskSuspendAll();
 80038a6:	f001 f909 	bl	8004abc <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
 80038aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	623b      	str	r3, [r7, #32]

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f864 	bl	8003980 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	431a      	orrs	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4013      	ands	r3, r2
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d10d      	bne.n	80038e4 <xEventGroupSync+0xc4>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
 80038c8:	6a3a      	ldr	r2, [r7, #32]
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80038d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	401a      	ands	r2, r3
 80038da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038dc:	601a      	str	r2, [r3, #0]

			xTicksToWait = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	603b      	str	r3, [r7, #0]
 80038e2:	e013      	b.n	800390c <xEventGroupSync+0xec>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00b      	beq.n	8003902 <xEventGroupSync+0xe2>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
 80038ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ec:	1d18      	adds	r0, r3, #4
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	4619      	mov	r1, r3
 80038f8:	f001 fae2 	bl	8004ec0 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003900:	e004      	b.n	800390c <xEventGroupSync+0xec>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8003902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	62fb      	str	r3, [r7, #44]	@ 0x2c
				xTimeoutOccurred = pdTRUE;
 8003908:	2301      	movs	r3, #1
 800390a:	627b      	str	r3, [r7, #36]	@ 0x24
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800390c:	f001 f8e4 	bl	8004ad8 <xTaskResumeAll>
 8003910:	61f8      	str	r0, [r7, #28]

	if( xTicksToWait != ( TickType_t ) 0 )
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d02c      	beq.n	8003972 <xEventGroupSync+0x152>
	{
		if( xAlreadyYielded == pdFALSE )
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d107      	bne.n	800392e <xEventGroupSync+0x10e>
		{
			portYIELD_WITHIN_API();
 800391e:	4b17      	ldr	r3, [pc, #92]	@ (800397c <xEventGroupSync+0x15c>)
 8003920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800392e:	f001 fde9 	bl	8005504 <uxTaskResetEventItemValue>
 8003932:	62f8      	str	r0, [r7, #44]	@ 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8003934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d115      	bne.n	800396a <xEventGroupSync+0x14a>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
 800393e:	f002 fadb 	bl	8005ef8 <vPortEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
 8003942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8003948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4013      	ands	r3, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	429a      	cmp	r2, r3
 8003952:	d106      	bne.n	8003962 <xEventGroupSync+0x142>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8003954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	43db      	mvns	r3, r3
 800395c:	401a      	ands	r2, r3
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8003962:	f002 fafb 	bl	8005f5c <vPortExitCritical>

			xTimeoutOccurred = pdTRUE;
 8003966:	2301      	movs	r3, #1
 8003968:	627b      	str	r3, [r7, #36]	@ 0x24
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800396a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003970:	62fb      	str	r3, [r7, #44]	@ 0x2c
	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8003972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003974:	4618      	mov	r0, r3
 8003976:	3730      	adds	r7, #48	@ 0x30
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	e000ed04 	.word	0xe000ed04

08003980 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08e      	sub	sp, #56	@ 0x38
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800398a:	2300      	movs	r3, #0
 800398c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8003992:	2300      	movs	r3, #0
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10b      	bne.n	80039b4 <xEventGroupSetBits+0x34>
	__asm volatile
 800399c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a0:	f383 8811 	msr	BASEPRI, r3
 80039a4:	f3bf 8f6f 	isb	sy
 80039a8:	f3bf 8f4f 	dsb	sy
 80039ac:	613b      	str	r3, [r7, #16]
}
 80039ae:	bf00      	nop
 80039b0:	bf00      	nop
 80039b2:	e7fd      	b.n	80039b0 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039ba:	d30b      	bcc.n	80039d4 <xEventGroupSetBits+0x54>
	__asm volatile
 80039bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c0:	f383 8811 	msr	BASEPRI, r3
 80039c4:	f3bf 8f6f 	isb	sy
 80039c8:	f3bf 8f4f 	dsb	sy
 80039cc:	60fb      	str	r3, [r7, #12]
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	e7fd      	b.n	80039d0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80039d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d6:	3304      	adds	r3, #4
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039dc:	3308      	adds	r3, #8
 80039de:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80039e0:	f001 f86c 	bl	8004abc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80039ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f4:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80039f6:	e03c      	b.n	8003a72 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80039f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80039fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8003a04:	2300      	movs	r3, #0
 8003a06:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003a0e:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003a16:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d108      	bne.n	8003a34 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8003a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00b      	beq.n	8003a46 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a32:	e008      	b.n	8003a46 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8003a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d101      	bne.n	8003a46 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8003a42:	2301      	movs	r3, #1
 8003a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8003a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d010      	beq.n	8003a6e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8003a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8003a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a66:	4619      	mov	r1, r3
 8003a68:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a6a:	f001 faf7 	bl	800505c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8003a72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d1be      	bne.n	80039f8 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8003a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a80:	43db      	mvns	r3, r3
 8003a82:	401a      	ands	r2, r3
 8003a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a86:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8003a88:	f001 f826 	bl	8004ad8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8003a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3738      	adds	r7, #56	@ 0x38
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f103 0208 	add.w	r2, r3, #8
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f04f 32ff 	mov.w	r2, #4294967295
 8003ab0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f103 0208 	add.w	r2, r3, #8
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f103 0208 	add.w	r2, r3, #8
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003af2:	b480      	push	{r7}
 8003af4:	b085      	sub	sp, #20
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	1c5a      	adds	r2, r3, #1
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	601a      	str	r2, [r3, #0]
}
 8003b2e:	bf00      	nop
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b085      	sub	sp, #20
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
 8003b42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b50:	d103      	bne.n	8003b5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	e00c      	b.n	8003b74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3308      	adds	r3, #8
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	e002      	b.n	8003b68 <vListInsert+0x2e>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d2f6      	bcs.n	8003b62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	1c5a      	adds	r2, r3, #1
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	601a      	str	r2, [r3, #0]
}
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6892      	ldr	r2, [r2, #8]
 8003bc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6852      	ldr	r2, [r2, #4]
 8003bcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d103      	bne.n	8003be0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	1e5a      	subs	r2, r3, #1
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10b      	bne.n	8003c2c <xQueueGenericReset+0x2c>
	__asm volatile
 8003c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	f3bf 8f6f 	isb	sy
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	60bb      	str	r3, [r7, #8]
}
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	e7fd      	b.n	8003c28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c2c:	f002 f964 	bl	8005ef8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c38:	68f9      	ldr	r1, [r7, #12]
 8003c3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c3c:	fb01 f303 	mul.w	r3, r1, r3
 8003c40:	441a      	add	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	68f9      	ldr	r1, [r7, #12]
 8003c60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c62:	fb01 f303 	mul.w	r3, r1, r3
 8003c66:	441a      	add	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	22ff      	movs	r2, #255	@ 0xff
 8003c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	22ff      	movs	r2, #255	@ 0xff
 8003c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d114      	bne.n	8003cac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d01a      	beq.n	8003cc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	3310      	adds	r3, #16
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f001 f980 	bl	8004f94 <xTaskRemoveFromEventList>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d012      	beq.n	8003cc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd0 <xQueueGenericReset+0xd0>)
 8003c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	f3bf 8f4f 	dsb	sy
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	e009      	b.n	8003cc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3310      	adds	r3, #16
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fef1 	bl	8003a98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	3324      	adds	r3, #36	@ 0x24
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff feec 	bl	8003a98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003cc0:	f002 f94c 	bl	8005f5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003cc4:	2301      	movs	r3, #1
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	e000ed04 	.word	0xe000ed04

08003cd4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b08e      	sub	sp, #56	@ 0x38
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d10b      	bne.n	8003d00 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cec:	f383 8811 	msr	BASEPRI, r3
 8003cf0:	f3bf 8f6f 	isb	sy
 8003cf4:	f3bf 8f4f 	dsb	sy
 8003cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003cfa:	bf00      	nop
 8003cfc:	bf00      	nop
 8003cfe:	e7fd      	b.n	8003cfc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10b      	bne.n	8003d1e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d0a:	f383 8811 	msr	BASEPRI, r3
 8003d0e:	f3bf 8f6f 	isb	sy
 8003d12:	f3bf 8f4f 	dsb	sy
 8003d16:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d18:	bf00      	nop
 8003d1a:	bf00      	nop
 8003d1c:	e7fd      	b.n	8003d1a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d002      	beq.n	8003d2a <xQueueGenericCreateStatic+0x56>
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d001      	beq.n	8003d2e <xQueueGenericCreateStatic+0x5a>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e000      	b.n	8003d30 <xQueueGenericCreateStatic+0x5c>
 8003d2e:	2300      	movs	r3, #0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10b      	bne.n	8003d4c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d38:	f383 8811 	msr	BASEPRI, r3
 8003d3c:	f3bf 8f6f 	isb	sy
 8003d40:	f3bf 8f4f 	dsb	sy
 8003d44:	623b      	str	r3, [r7, #32]
}
 8003d46:	bf00      	nop
 8003d48:	bf00      	nop
 8003d4a:	e7fd      	b.n	8003d48 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <xQueueGenericCreateStatic+0x84>
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <xQueueGenericCreateStatic+0x88>
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e000      	b.n	8003d5e <xQueueGenericCreateStatic+0x8a>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10b      	bne.n	8003d7a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d66:	f383 8811 	msr	BASEPRI, r3
 8003d6a:	f3bf 8f6f 	isb	sy
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	61fb      	str	r3, [r7, #28]
}
 8003d74:	bf00      	nop
 8003d76:	bf00      	nop
 8003d78:	e7fd      	b.n	8003d76 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d7a:	2350      	movs	r3, #80	@ 0x50
 8003d7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b50      	cmp	r3, #80	@ 0x50
 8003d82:	d00b      	beq.n	8003d9c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d88:	f383 8811 	msr	BASEPRI, r3
 8003d8c:	f3bf 8f6f 	isb	sy
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	61bb      	str	r3, [r7, #24]
}
 8003d96:	bf00      	nop
 8003d98:	bf00      	nop
 8003d9a:	e7fd      	b.n	8003d98 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003d9c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00d      	beq.n	8003dc4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003db0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	4613      	mov	r3, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	68b9      	ldr	r1, [r7, #8]
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 f805 	bl	8003dce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3730      	adds	r7, #48	@ 0x30
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b084      	sub	sp, #16
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	60f8      	str	r0, [r7, #12]
 8003dd6:	60b9      	str	r1, [r7, #8]
 8003dd8:	607a      	str	r2, [r7, #4]
 8003dda:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d103      	bne.n	8003dea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	e002      	b.n	8003df0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	69b8      	ldr	r0, [r7, #24]
 8003e00:	f7ff fefe 	bl	8003c00 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003e0c:	bf00      	nop
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b08e      	sub	sp, #56	@ 0x38
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e22:	2300      	movs	r3, #0
 8003e24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10b      	bne.n	8003e48 <xQueueGenericSend+0x34>
	__asm volatile
 8003e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e34:	f383 8811 	msr	BASEPRI, r3
 8003e38:	f3bf 8f6f 	isb	sy
 8003e3c:	f3bf 8f4f 	dsb	sy
 8003e40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e42:	bf00      	nop
 8003e44:	bf00      	nop
 8003e46:	e7fd      	b.n	8003e44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <xQueueGenericSend+0x42>
 8003e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <xQueueGenericSend+0x46>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <xQueueGenericSend+0x48>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10b      	bne.n	8003e78 <xQueueGenericSend+0x64>
	__asm volatile
 8003e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e64:	f383 8811 	msr	BASEPRI, r3
 8003e68:	f3bf 8f6f 	isb	sy
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e72:	bf00      	nop
 8003e74:	bf00      	nop
 8003e76:	e7fd      	b.n	8003e74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d103      	bne.n	8003e86 <xQueueGenericSend+0x72>
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d101      	bne.n	8003e8a <xQueueGenericSend+0x76>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <xQueueGenericSend+0x78>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10b      	bne.n	8003ea8 <xQueueGenericSend+0x94>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	623b      	str	r3, [r7, #32]
}
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ea8:	f001 fa9e 	bl	80053e8 <xTaskGetSchedulerState>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d102      	bne.n	8003eb8 <xQueueGenericSend+0xa4>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <xQueueGenericSend+0xa8>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e000      	b.n	8003ebe <xQueueGenericSend+0xaa>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10b      	bne.n	8003eda <xQueueGenericSend+0xc6>
	__asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	61fb      	str	r3, [r7, #28]
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	e7fd      	b.n	8003ed6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003eda:	f002 f80d 	bl	8005ef8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d302      	bcc.n	8003ef0 <xQueueGenericSend+0xdc>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d129      	bne.n	8003f44 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ef6:	f000 fa0f 	bl	8004318 <prvCopyDataToQueue>
 8003efa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d010      	beq.n	8003f26 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	3324      	adds	r3, #36	@ 0x24
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f001 f843 	bl	8004f94 <xTaskRemoveFromEventList>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d013      	beq.n	8003f3c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f14:	4b3f      	ldr	r3, [pc, #252]	@ (8004014 <xQueueGenericSend+0x200>)
 8003f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	f3bf 8f6f 	isb	sy
 8003f24:	e00a      	b.n	8003f3c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d007      	beq.n	8003f3c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f2c:	4b39      	ldr	r3, [pc, #228]	@ (8004014 <xQueueGenericSend+0x200>)
 8003f2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f3c:	f002 f80e 	bl	8005f5c <vPortExitCritical>
				return pdPASS;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e063      	b.n	800400c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d103      	bne.n	8003f52 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f4a:	f002 f807 	bl	8005f5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	e05c      	b.n	800400c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d106      	bne.n	8003f66 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f58:	f107 0314 	add.w	r3, r7, #20
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f001 f8e1 	bl	8005124 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f62:	2301      	movs	r3, #1
 8003f64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f66:	f001 fff9 	bl	8005f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f6a:	f000 fda7 	bl	8004abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f6e:	f001 ffc3 	bl	8005ef8 <vPortEnterCritical>
 8003f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f78:	b25b      	sxtb	r3, r3
 8003f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7e:	d103      	bne.n	8003f88 <xQueueGenericSend+0x174>
 8003f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f8e:	b25b      	sxtb	r3, r3
 8003f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f94:	d103      	bne.n	8003f9e <xQueueGenericSend+0x18a>
 8003f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f9e:	f001 ffdd 	bl	8005f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003fa2:	1d3a      	adds	r2, r7, #4
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4611      	mov	r1, r2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f001 f8d0 	bl	8005150 <xTaskCheckForTimeOut>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d124      	bne.n	8004000 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003fb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fb8:	f000 faa6 	bl	8004508 <prvIsQueueFull>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d018      	beq.n	8003ff4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc4:	3310      	adds	r3, #16
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	4611      	mov	r1, r2
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 ff52 	bl	8004e74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003fd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fd2:	f000 fa31 	bl	8004438 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003fd6:	f000 fd7f 	bl	8004ad8 <xTaskResumeAll>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f47f af7c 	bne.w	8003eda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8004014 <xQueueGenericSend+0x200>)
 8003fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe8:	601a      	str	r2, [r3, #0]
 8003fea:	f3bf 8f4f 	dsb	sy
 8003fee:	f3bf 8f6f 	isb	sy
 8003ff2:	e772      	b.n	8003eda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ff6:	f000 fa1f 	bl	8004438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ffa:	f000 fd6d 	bl	8004ad8 <xTaskResumeAll>
 8003ffe:	e76c      	b.n	8003eda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004000:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004002:	f000 fa19 	bl	8004438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004006:	f000 fd67 	bl	8004ad8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800400a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800400c:	4618      	mov	r0, r3
 800400e:	3738      	adds	r7, #56	@ 0x38
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	e000ed04 	.word	0xe000ed04

08004018 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b090      	sub	sp, #64	@ 0x40
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
 8004024:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10b      	bne.n	8004048 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004034:	f383 8811 	msr	BASEPRI, r3
 8004038:	f3bf 8f6f 	isb	sy
 800403c:	f3bf 8f4f 	dsb	sy
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004042:	bf00      	nop
 8004044:	bf00      	nop
 8004046:	e7fd      	b.n	8004044 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d103      	bne.n	8004056 <xQueueGenericSendFromISR+0x3e>
 800404e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <xQueueGenericSendFromISR+0x42>
 8004056:	2301      	movs	r3, #1
 8004058:	e000      	b.n	800405c <xQueueGenericSendFromISR+0x44>
 800405a:	2300      	movs	r3, #0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10b      	bne.n	8004078 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004072:	bf00      	nop
 8004074:	bf00      	nop
 8004076:	e7fd      	b.n	8004074 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b02      	cmp	r3, #2
 800407c:	d103      	bne.n	8004086 <xQueueGenericSendFromISR+0x6e>
 800407e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004082:	2b01      	cmp	r3, #1
 8004084:	d101      	bne.n	800408a <xQueueGenericSendFromISR+0x72>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <xQueueGenericSendFromISR+0x74>
 800408a:	2300      	movs	r3, #0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10b      	bne.n	80040a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	623b      	str	r3, [r7, #32]
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040a8:	f002 f806 	bl	80060b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80040ac:	f3ef 8211 	mrs	r2, BASEPRI
 80040b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b4:	f383 8811 	msr	BASEPRI, r3
 80040b8:	f3bf 8f6f 	isb	sy
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	61fa      	str	r2, [r7, #28]
 80040c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80040c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80040c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d302      	bcc.n	80040da <xQueueGenericSendFromISR+0xc2>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d12f      	bne.n	800413a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	68b9      	ldr	r1, [r7, #8]
 80040ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80040f0:	f000 f912 	bl	8004318 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80040f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80040f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fc:	d112      	bne.n	8004124 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004102:	2b00      	cmp	r3, #0
 8004104:	d016      	beq.n	8004134 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004108:	3324      	adds	r3, #36	@ 0x24
 800410a:	4618      	mov	r0, r3
 800410c:	f000 ff42 	bl	8004f94 <xTaskRemoveFromEventList>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00e      	beq.n	8004134 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00b      	beq.n	8004134 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	e007      	b.n	8004134 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004124:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004128:	3301      	adds	r3, #1
 800412a:	b2db      	uxtb	r3, r3
 800412c:	b25a      	sxtb	r2, r3
 800412e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004134:	2301      	movs	r3, #1
 8004136:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004138:	e001      	b.n	800413e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800413a:	2300      	movs	r3, #0
 800413c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800413e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004140:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004148:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800414a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800414c:	4618      	mov	r0, r3
 800414e:	3740      	adds	r7, #64	@ 0x40
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b08c      	sub	sp, #48	@ 0x30
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004160:	2300      	movs	r3, #0
 8004162:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10b      	bne.n	8004186 <xQueueReceive+0x32>
	__asm volatile
 800416e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	623b      	str	r3, [r7, #32]
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	e7fd      	b.n	8004182 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d103      	bne.n	8004194 <xQueueReceive+0x40>
 800418c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800418e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <xQueueReceive+0x44>
 8004194:	2301      	movs	r3, #1
 8004196:	e000      	b.n	800419a <xQueueReceive+0x46>
 8004198:	2300      	movs	r3, #0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10b      	bne.n	80041b6 <xQueueReceive+0x62>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	61fb      	str	r3, [r7, #28]
}
 80041b0:	bf00      	nop
 80041b2:	bf00      	nop
 80041b4:	e7fd      	b.n	80041b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041b6:	f001 f917 	bl	80053e8 <xTaskGetSchedulerState>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d102      	bne.n	80041c6 <xQueueReceive+0x72>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <xQueueReceive+0x76>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <xQueueReceive+0x78>
 80041ca:	2300      	movs	r3, #0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10b      	bne.n	80041e8 <xQueueReceive+0x94>
	__asm volatile
 80041d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	61bb      	str	r3, [r7, #24]
}
 80041e2:	bf00      	nop
 80041e4:	bf00      	nop
 80041e6:	e7fd      	b.n	80041e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80041e8:	f001 fe86 	bl	8005ef8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d01f      	beq.n	8004238 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041fc:	f000 f8f6 	bl	80043ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004202:	1e5a      	subs	r2, r3, #1
 8004204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004206:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00f      	beq.n	8004230 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004212:	3310      	adds	r3, #16
 8004214:	4618      	mov	r0, r3
 8004216:	f000 febd 	bl	8004f94 <xTaskRemoveFromEventList>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d007      	beq.n	8004230 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004220:	4b3c      	ldr	r3, [pc, #240]	@ (8004314 <xQueueReceive+0x1c0>)
 8004222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004230:	f001 fe94 	bl	8005f5c <vPortExitCritical>
				return pdPASS;
 8004234:	2301      	movs	r3, #1
 8004236:	e069      	b.n	800430c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d103      	bne.n	8004246 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800423e:	f001 fe8d 	bl	8005f5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004242:	2300      	movs	r3, #0
 8004244:	e062      	b.n	800430c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004248:	2b00      	cmp	r3, #0
 800424a:	d106      	bne.n	800425a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800424c:	f107 0310 	add.w	r3, r7, #16
 8004250:	4618      	mov	r0, r3
 8004252:	f000 ff67 	bl	8005124 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004256:	2301      	movs	r3, #1
 8004258:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800425a:	f001 fe7f 	bl	8005f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800425e:	f000 fc2d 	bl	8004abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004262:	f001 fe49 	bl	8005ef8 <vPortEnterCritical>
 8004266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004268:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800426c:	b25b      	sxtb	r3, r3
 800426e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004272:	d103      	bne.n	800427c <xQueueReceive+0x128>
 8004274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800427c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004282:	b25b      	sxtb	r3, r3
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d103      	bne.n	8004292 <xQueueReceive+0x13e>
 800428a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004292:	f001 fe63 	bl	8005f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004296:	1d3a      	adds	r2, r7, #4
 8004298:	f107 0310 	add.w	r3, r7, #16
 800429c:	4611      	mov	r1, r2
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 ff56 	bl	8005150 <xTaskCheckForTimeOut>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d123      	bne.n	80042f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042ac:	f000 f916 	bl	80044dc <prvIsQueueEmpty>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d017      	beq.n	80042e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b8:	3324      	adds	r3, #36	@ 0x24
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	4611      	mov	r1, r2
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fdd8 	bl	8004e74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80042c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042c6:	f000 f8b7 	bl	8004438 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80042ca:	f000 fc05 	bl	8004ad8 <xTaskResumeAll>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d189      	bne.n	80041e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80042d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004314 <xQueueReceive+0x1c0>)
 80042d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	e780      	b.n	80041e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80042e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042e8:	f000 f8a6 	bl	8004438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042ec:	f000 fbf4 	bl	8004ad8 <xTaskResumeAll>
 80042f0:	e77a      	b.n	80041e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80042f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042f4:	f000 f8a0 	bl	8004438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042f8:	f000 fbee 	bl	8004ad8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042fe:	f000 f8ed 	bl	80044dc <prvIsQueueEmpty>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	f43f af6f 	beq.w	80041e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800430a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800430c:	4618      	mov	r0, r3
 800430e:	3730      	adds	r7, #48	@ 0x30
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	e000ed04 	.word	0xe000ed04

08004318 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004324:	2300      	movs	r3, #0
 8004326:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10d      	bne.n	8004352 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d14d      	bne.n	80043da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	4618      	mov	r0, r3
 8004344:	f001 f86e 	bl	8005424 <xTaskPriorityDisinherit>
 8004348:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	609a      	str	r2, [r3, #8]
 8004350:	e043      	b.n	80043da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d119      	bne.n	800438c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6858      	ldr	r0, [r3, #4]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004360:	461a      	mov	r2, r3
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	f002 fbbb 	bl	8006ade <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	441a      	add	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	d32b      	bcc.n	80043da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	e026      	b.n	80043da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	68d8      	ldr	r0, [r3, #12]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004394:	461a      	mov	r2, r3
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	f002 fba1 	bl	8006ade <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a4:	425b      	negs	r3, r3
 80043a6:	441a      	add	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d207      	bcs.n	80043c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	425b      	negs	r3, r3
 80043c2:	441a      	add	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d105      	bne.n	80043da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80043e2:	697b      	ldr	r3, [r7, #20]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d018      	beq.n	8004430 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	441a      	add	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	429a      	cmp	r2, r3
 8004416:	d303      	bcc.n	8004420 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68d9      	ldr	r1, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004428:	461a      	mov	r2, r3
 800442a:	6838      	ldr	r0, [r7, #0]
 800442c:	f002 fb57 	bl	8006ade <memcpy>
	}
}
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004440:	f001 fd5a 	bl	8005ef8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800444a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800444c:	e011      	b.n	8004472 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	2b00      	cmp	r3, #0
 8004454:	d012      	beq.n	800447c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3324      	adds	r3, #36	@ 0x24
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fd9a 	bl	8004f94 <xTaskRemoveFromEventList>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d001      	beq.n	800446a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004466:	f000 fed7 	bl	8005218 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800446a:	7bfb      	ldrb	r3, [r7, #15]
 800446c:	3b01      	subs	r3, #1
 800446e:	b2db      	uxtb	r3, r3
 8004470:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004476:	2b00      	cmp	r3, #0
 8004478:	dce9      	bgt.n	800444e <prvUnlockQueue+0x16>
 800447a:	e000      	b.n	800447e <prvUnlockQueue+0x46>
					break;
 800447c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	22ff      	movs	r2, #255	@ 0xff
 8004482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004486:	f001 fd69 	bl	8005f5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800448a:	f001 fd35 	bl	8005ef8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004494:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004496:	e011      	b.n	80044bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d012      	beq.n	80044c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3310      	adds	r3, #16
 80044a4:	4618      	mov	r0, r3
 80044a6:	f000 fd75 	bl	8004f94 <xTaskRemoveFromEventList>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80044b0:	f000 feb2 	bl	8005218 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80044b4:	7bbb      	ldrb	r3, [r7, #14]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	dce9      	bgt.n	8004498 <prvUnlockQueue+0x60>
 80044c4:	e000      	b.n	80044c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80044c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	22ff      	movs	r2, #255	@ 0xff
 80044cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80044d0:	f001 fd44 	bl	8005f5c <vPortExitCritical>
}
 80044d4:	bf00      	nop
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044e4:	f001 fd08 	bl	8005ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d102      	bne.n	80044f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80044f0:	2301      	movs	r3, #1
 80044f2:	60fb      	str	r3, [r7, #12]
 80044f4:	e001      	b.n	80044fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80044fa:	f001 fd2f 	bl	8005f5c <vPortExitCritical>

	return xReturn;
 80044fe:	68fb      	ldr	r3, [r7, #12]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004510:	f001 fcf2 	bl	8005ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800451c:	429a      	cmp	r2, r3
 800451e:	d102      	bne.n	8004526 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004520:	2301      	movs	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	e001      	b.n	800452a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004526:	2300      	movs	r3, #0
 8004528:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800452a:	f001 fd17 	bl	8005f5c <vPortExitCritical>

	return xReturn;
 800452e:	68fb      	ldr	r3, [r7, #12]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
 8004546:	e014      	b.n	8004572 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004548:	4a0f      	ldr	r2, [pc, #60]	@ (8004588 <vQueueAddToRegistry+0x50>)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10b      	bne.n	800456c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004554:	490c      	ldr	r1, [pc, #48]	@ (8004588 <vQueueAddToRegistry+0x50>)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800455e:	4a0a      	ldr	r2, [pc, #40]	@ (8004588 <vQueueAddToRegistry+0x50>)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	4413      	add	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800456a:	e006      	b.n	800457a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	3301      	adds	r3, #1
 8004570:	60fb      	str	r3, [r7, #12]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b07      	cmp	r3, #7
 8004576:	d9e7      	bls.n	8004548 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	200008cc 	.word	0x200008cc

0800458c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800459c:	f001 fcac 	bl	8005ef8 <vPortEnterCritical>
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045a6:	b25b      	sxtb	r3, r3
 80045a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ac:	d103      	bne.n	80045b6 <vQueueWaitForMessageRestricted+0x2a>
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045bc:	b25b      	sxtb	r3, r3
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c2:	d103      	bne.n	80045cc <vQueueWaitForMessageRestricted+0x40>
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045cc:	f001 fcc6 	bl	8005f5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d106      	bne.n	80045e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	3324      	adds	r3, #36	@ 0x24
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68b9      	ldr	r1, [r7, #8]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fcab 	bl	8004f3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80045e6:	6978      	ldr	r0, [r7, #20]
 80045e8:	f7ff ff26 	bl	8004438 <prvUnlockQueue>
	}
 80045ec:	bf00      	nop
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08e      	sub	sp, #56	@ 0x38
 80045f8:	af04      	add	r7, sp, #16
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10b      	bne.n	8004620 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	623b      	str	r3, [r7, #32]
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10b      	bne.n	800463e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462a:	f383 8811 	msr	BASEPRI, r3
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	61fb      	str	r3, [r7, #28]
}
 8004638:	bf00      	nop
 800463a:	bf00      	nop
 800463c:	e7fd      	b.n	800463a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800463e:	23a8      	movs	r3, #168	@ 0xa8
 8004640:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	2ba8      	cmp	r3, #168	@ 0xa8
 8004646:	d00b      	beq.n	8004660 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	61bb      	str	r3, [r7, #24]
}
 800465a:	bf00      	nop
 800465c:	bf00      	nop
 800465e:	e7fd      	b.n	800465c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004660:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01e      	beq.n	80046a6 <xTaskCreateStatic+0xb2>
 8004668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800466a:	2b00      	cmp	r3, #0
 800466c:	d01b      	beq.n	80046a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800466e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004670:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004676:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	2202      	movs	r2, #2
 800467c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004680:	2300      	movs	r3, #0
 8004682:	9303      	str	r3, [sp, #12]
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	9302      	str	r3, [sp, #8]
 8004688:	f107 0314 	add.w	r3, r7, #20
 800468c:	9301      	str	r3, [sp, #4]
 800468e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 f851 	bl	8004740 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800469e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80046a0:	f000 f8f6 	bl	8004890 <prvAddNewTaskToReadyList>
 80046a4:	e001      	b.n	80046aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80046a6:	2300      	movs	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80046aa:	697b      	ldr	r3, [r7, #20]
	}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3728      	adds	r7, #40	@ 0x28
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08c      	sub	sp, #48	@ 0x30
 80046b8:	af04      	add	r7, sp, #16
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f001 fd37 	bl	800613c <pvPortMalloc>
 80046ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00e      	beq.n	80046f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80046d6:	20a8      	movs	r0, #168	@ 0xa8
 80046d8:	f001 fd30 	bl	800613c <pvPortMalloc>
 80046dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80046ea:	e005      	b.n	80046f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046ec:	6978      	ldr	r0, [r7, #20]
 80046ee:	f001 fdf3 	bl	80062d8 <vPortFree>
 80046f2:	e001      	b.n	80046f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d017      	beq.n	800472e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004706:	88fa      	ldrh	r2, [r7, #6]
 8004708:	2300      	movs	r3, #0
 800470a:	9303      	str	r3, [sp, #12]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	9302      	str	r3, [sp, #8]
 8004710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004712:	9301      	str	r3, [sp, #4]
 8004714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 f80f 	bl	8004740 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004722:	69f8      	ldr	r0, [r7, #28]
 8004724:	f000 f8b4 	bl	8004890 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004728:	2301      	movs	r3, #1
 800472a:	61bb      	str	r3, [r7, #24]
 800472c:	e002      	b.n	8004734 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800472e:	f04f 33ff 	mov.w	r3, #4294967295
 8004732:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004734:	69bb      	ldr	r3, [r7, #24]
	}
 8004736:	4618      	mov	r0, r3
 8004738:	3720      	adds	r7, #32
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b088      	sub	sp, #32
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004750:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	461a      	mov	r2, r3
 8004758:	21a5      	movs	r1, #165	@ 0xa5
 800475a:	f002 f8e7 	bl	800692c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800475e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004760:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004768:	3b01      	subs	r3, #1
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	f023 0307 	bic.w	r3, r3, #7
 8004776:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00b      	beq.n	800479a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	617b      	str	r3, [r7, #20]
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop
 8004798:	e7fd      	b.n	8004796 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01f      	beq.n	80047e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047a0:	2300      	movs	r3, #0
 80047a2:	61fb      	str	r3, [r7, #28]
 80047a4:	e012      	b.n	80047cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	4413      	add	r3, r2
 80047ac:	7819      	ldrb	r1, [r3, #0]
 80047ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	4413      	add	r3, r2
 80047b4:	3334      	adds	r3, #52	@ 0x34
 80047b6:	460a      	mov	r2, r1
 80047b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	4413      	add	r3, r2
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d006      	beq.n	80047d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3301      	adds	r3, #1
 80047ca:	61fb      	str	r3, [r7, #28]
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	2b0f      	cmp	r3, #15
 80047d0:	d9e9      	bls.n	80047a6 <prvInitialiseNewTask+0x66>
 80047d2:	e000      	b.n	80047d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80047d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047de:	e003      	b.n	80047e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80047e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ea:	2b37      	cmp	r3, #55	@ 0x37
 80047ec:	d901      	bls.n	80047f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047ee:	2337      	movs	r3, #55	@ 0x37
 80047f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80047f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80047fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004800:	2200      	movs	r2, #0
 8004802:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	3304      	adds	r3, #4
 8004808:	4618      	mov	r0, r3
 800480a:	f7ff f965 	bl	8003ad8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	3318      	adds	r3, #24
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff f960 	bl	8003ad8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800481c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800481e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004820:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004826:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800482c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800482e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004830:	2200      	movs	r2, #0
 8004832:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004838:	2200      	movs	r2, #0
 800483a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800483e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004840:	3354      	adds	r3, #84	@ 0x54
 8004842:	224c      	movs	r2, #76	@ 0x4c
 8004844:	2100      	movs	r1, #0
 8004846:	4618      	mov	r0, r3
 8004848:	f002 f870 	bl	800692c <memset>
 800484c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484e:	4a0d      	ldr	r2, [pc, #52]	@ (8004884 <prvInitialiseNewTask+0x144>)
 8004850:	659a      	str	r2, [r3, #88]	@ 0x58
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	4a0c      	ldr	r2, [pc, #48]	@ (8004888 <prvInitialiseNewTask+0x148>)
 8004856:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800485a:	4a0c      	ldr	r2, [pc, #48]	@ (800488c <prvInitialiseNewTask+0x14c>)
 800485c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	68f9      	ldr	r1, [r7, #12]
 8004862:	69b8      	ldr	r0, [r7, #24]
 8004864:	f001 fa14 	bl	8005c90 <pxPortInitialiseStack>
 8004868:	4602      	mov	r2, r0
 800486a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800486e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004878:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800487a:	bf00      	nop
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20004b60 	.word	0x20004b60
 8004888:	20004bc8 	.word	0x20004bc8
 800488c:	20004c30 	.word	0x20004c30

08004890 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004898:	f001 fb2e 	bl	8005ef8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800489c:	4b2d      	ldr	r3, [pc, #180]	@ (8004954 <prvAddNewTaskToReadyList+0xc4>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	3301      	adds	r3, #1
 80048a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004954 <prvAddNewTaskToReadyList+0xc4>)
 80048a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80048a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004958 <prvAddNewTaskToReadyList+0xc8>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d109      	bne.n	80048c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80048ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004958 <prvAddNewTaskToReadyList+0xc8>)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80048b4:	4b27      	ldr	r3, [pc, #156]	@ (8004954 <prvAddNewTaskToReadyList+0xc4>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d110      	bne.n	80048de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80048bc:	f000 fcd0 	bl	8005260 <prvInitialiseTaskLists>
 80048c0:	e00d      	b.n	80048de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80048c2:	4b26      	ldr	r3, [pc, #152]	@ (800495c <prvAddNewTaskToReadyList+0xcc>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d109      	bne.n	80048de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80048ca:	4b23      	ldr	r3, [pc, #140]	@ (8004958 <prvAddNewTaskToReadyList+0xc8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d802      	bhi.n	80048de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80048d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004958 <prvAddNewTaskToReadyList+0xc8>)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80048de:	4b20      	ldr	r3, [pc, #128]	@ (8004960 <prvAddNewTaskToReadyList+0xd0>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3301      	adds	r3, #1
 80048e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004960 <prvAddNewTaskToReadyList+0xd0>)
 80048e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80048e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004960 <prvAddNewTaskToReadyList+0xd0>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <prvAddNewTaskToReadyList+0xd4>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d903      	bls.n	8004904 <prvAddNewTaskToReadyList+0x74>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	4a18      	ldr	r2, [pc, #96]	@ (8004964 <prvAddNewTaskToReadyList+0xd4>)
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4a15      	ldr	r2, [pc, #84]	@ (8004968 <prvAddNewTaskToReadyList+0xd8>)
 8004912:	441a      	add	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	3304      	adds	r3, #4
 8004918:	4619      	mov	r1, r3
 800491a:	4610      	mov	r0, r2
 800491c:	f7ff f8e9 	bl	8003af2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004920:	f001 fb1c 	bl	8005f5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004924:	4b0d      	ldr	r3, [pc, #52]	@ (800495c <prvAddNewTaskToReadyList+0xcc>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00e      	beq.n	800494a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800492c:	4b0a      	ldr	r3, [pc, #40]	@ (8004958 <prvAddNewTaskToReadyList+0xc8>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004936:	429a      	cmp	r2, r3
 8004938:	d207      	bcs.n	800494a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800493a:	4b0c      	ldr	r3, [pc, #48]	@ (800496c <prvAddNewTaskToReadyList+0xdc>)
 800493c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20000de0 	.word	0x20000de0
 8004958:	2000090c 	.word	0x2000090c
 800495c:	20000dec 	.word	0x20000dec
 8004960:	20000dfc 	.word	0x20000dfc
 8004964:	20000de8 	.word	0x20000de8
 8004968:	20000910 	.word	0x20000910
 800496c:	e000ed04 	.word	0xe000ed04

08004970 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d018      	beq.n	80049b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004982:	4b14      	ldr	r3, [pc, #80]	@ (80049d4 <vTaskDelay+0x64>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00b      	beq.n	80049a2 <vTaskDelay+0x32>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	60bb      	str	r3, [r7, #8]
}
 800499c:	bf00      	nop
 800499e:	bf00      	nop
 80049a0:	e7fd      	b.n	800499e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80049a2:	f000 f88b 	bl	8004abc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80049a6:	2100      	movs	r1, #0
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fdc3 	bl	8005534 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80049ae:	f000 f893 	bl	8004ad8 <xTaskResumeAll>
 80049b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d107      	bne.n	80049ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80049ba:	4b07      	ldr	r3, [pc, #28]	@ (80049d8 <vTaskDelay+0x68>)
 80049bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049ca:	bf00      	nop
 80049cc:	3710      	adds	r7, #16
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000e08 	.word	0x20000e08
 80049d8:	e000ed04 	.word	0xe000ed04

080049dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b08a      	sub	sp, #40	@ 0x28
 80049e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049e2:	2300      	movs	r3, #0
 80049e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049e6:	2300      	movs	r3, #0
 80049e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049ea:	463a      	mov	r2, r7
 80049ec:	1d39      	adds	r1, r7, #4
 80049ee:	f107 0308 	add.w	r3, r7, #8
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe fe8c 	bl	8003710 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049f8:	6839      	ldr	r1, [r7, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	9202      	str	r2, [sp, #8]
 8004a00:	9301      	str	r3, [sp, #4]
 8004a02:	2300      	movs	r3, #0
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	2300      	movs	r3, #0
 8004a08:	460a      	mov	r2, r1
 8004a0a:	4924      	ldr	r1, [pc, #144]	@ (8004a9c <vTaskStartScheduler+0xc0>)
 8004a0c:	4824      	ldr	r0, [pc, #144]	@ (8004aa0 <vTaskStartScheduler+0xc4>)
 8004a0e:	f7ff fdf1 	bl	80045f4 <xTaskCreateStatic>
 8004a12:	4603      	mov	r3, r0
 8004a14:	4a23      	ldr	r2, [pc, #140]	@ (8004aa4 <vTaskStartScheduler+0xc8>)
 8004a16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004a18:	4b22      	ldr	r3, [pc, #136]	@ (8004aa4 <vTaskStartScheduler+0xc8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004a20:	2301      	movs	r3, #1
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	e001      	b.n	8004a2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d102      	bne.n	8004a36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004a30:	f000 fdd4 	bl	80055dc <xTimerCreateTimerTask>
 8004a34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d11b      	bne.n	8004a74 <vTaskStartScheduler+0x98>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	613b      	str	r3, [r7, #16]
}
 8004a4e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a50:	4b15      	ldr	r3, [pc, #84]	@ (8004aa8 <vTaskStartScheduler+0xcc>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3354      	adds	r3, #84	@ 0x54
 8004a56:	4a15      	ldr	r2, [pc, #84]	@ (8004aac <vTaskStartScheduler+0xd0>)
 8004a58:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a5a:	4b15      	ldr	r3, [pc, #84]	@ (8004ab0 <vTaskStartScheduler+0xd4>)
 8004a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a62:	4b14      	ldr	r3, [pc, #80]	@ (8004ab4 <vTaskStartScheduler+0xd8>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004a68:	4b13      	ldr	r3, [pc, #76]	@ (8004ab8 <vTaskStartScheduler+0xdc>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a6e:	f001 f99f 	bl	8005db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a72:	e00f      	b.n	8004a94 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d10b      	bne.n	8004a94 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a80:	f383 8811 	msr	BASEPRI, r3
 8004a84:	f3bf 8f6f 	isb	sy
 8004a88:	f3bf 8f4f 	dsb	sy
 8004a8c:	60fb      	str	r3, [r7, #12]
}
 8004a8e:	bf00      	nop
 8004a90:	bf00      	nop
 8004a92:	e7fd      	b.n	8004a90 <vTaskStartScheduler+0xb4>
}
 8004a94:	bf00      	nop
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	080076b4 	.word	0x080076b4
 8004aa0:	08005231 	.word	0x08005231
 8004aa4:	20000e04 	.word	0x20000e04
 8004aa8:	2000090c 	.word	0x2000090c
 8004aac:	2000001c 	.word	0x2000001c
 8004ab0:	20000e00 	.word	0x20000e00
 8004ab4:	20000dec 	.word	0x20000dec
 8004ab8:	20000de4 	.word	0x20000de4

08004abc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ac0:	4b04      	ldr	r3, [pc, #16]	@ (8004ad4 <vTaskSuspendAll+0x18>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	4a03      	ldr	r2, [pc, #12]	@ (8004ad4 <vTaskSuspendAll+0x18>)
 8004ac8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004aca:	bf00      	nop
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	20000e08 	.word	0x20000e08

08004ad8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004ae6:	4b42      	ldr	r3, [pc, #264]	@ (8004bf0 <xTaskResumeAll+0x118>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10b      	bne.n	8004b06 <xTaskResumeAll+0x2e>
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	603b      	str	r3, [r7, #0]
}
 8004b00:	bf00      	nop
 8004b02:	bf00      	nop
 8004b04:	e7fd      	b.n	8004b02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004b06:	f001 f9f7 	bl	8005ef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004b0a:	4b39      	ldr	r3, [pc, #228]	@ (8004bf0 <xTaskResumeAll+0x118>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	4a37      	ldr	r2, [pc, #220]	@ (8004bf0 <xTaskResumeAll+0x118>)
 8004b12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b14:	4b36      	ldr	r3, [pc, #216]	@ (8004bf0 <xTaskResumeAll+0x118>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d162      	bne.n	8004be2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b1c:	4b35      	ldr	r3, [pc, #212]	@ (8004bf4 <xTaskResumeAll+0x11c>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d05e      	beq.n	8004be2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b24:	e02f      	b.n	8004b86 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b26:	4b34      	ldr	r3, [pc, #208]	@ (8004bf8 <xTaskResumeAll+0x120>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3318      	adds	r3, #24
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff f83a 	bl	8003bac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff f835 	bl	8003bac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b46:	4b2d      	ldr	r3, [pc, #180]	@ (8004bfc <xTaskResumeAll+0x124>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d903      	bls.n	8004b56 <xTaskResumeAll+0x7e>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b52:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <xTaskResumeAll+0x124>)
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4a27      	ldr	r2, [pc, #156]	@ (8004c00 <xTaskResumeAll+0x128>)
 8004b64:	441a      	add	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	f7fe ffc0 	bl	8003af2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b76:	4b23      	ldr	r3, [pc, #140]	@ (8004c04 <xTaskResumeAll+0x12c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d302      	bcc.n	8004b86 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004b80:	4b21      	ldr	r3, [pc, #132]	@ (8004c08 <xTaskResumeAll+0x130>)
 8004b82:	2201      	movs	r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b86:	4b1c      	ldr	r3, [pc, #112]	@ (8004bf8 <xTaskResumeAll+0x120>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1cb      	bne.n	8004b26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b94:	f000 fc08 	bl	80053a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004b98:	4b1c      	ldr	r3, [pc, #112]	@ (8004c0c <xTaskResumeAll+0x134>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d010      	beq.n	8004bc6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ba4:	f000 f846 	bl	8004c34 <xTaskIncrementTick>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004bae:	4b16      	ldr	r3, [pc, #88]	@ (8004c08 <xTaskResumeAll+0x130>)
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f1      	bne.n	8004ba4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004bc0:	4b12      	ldr	r3, [pc, #72]	@ (8004c0c <xTaskResumeAll+0x134>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004bc6:	4b10      	ldr	r3, [pc, #64]	@ (8004c08 <xTaskResumeAll+0x130>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d009      	beq.n	8004be2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8004c10 <xTaskResumeAll+0x138>)
 8004bd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	f3bf 8f4f 	dsb	sy
 8004bde:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004be2:	f001 f9bb 	bl	8005f5c <vPortExitCritical>

	return xAlreadyYielded;
 8004be6:	68bb      	ldr	r3, [r7, #8]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	20000e08 	.word	0x20000e08
 8004bf4:	20000de0 	.word	0x20000de0
 8004bf8:	20000da0 	.word	0x20000da0
 8004bfc:	20000de8 	.word	0x20000de8
 8004c00:	20000910 	.word	0x20000910
 8004c04:	2000090c 	.word	0x2000090c
 8004c08:	20000df4 	.word	0x20000df4
 8004c0c:	20000df0 	.word	0x20000df0
 8004c10:	e000ed04 	.word	0xe000ed04

08004c14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004c1a:	4b05      	ldr	r3, [pc, #20]	@ (8004c30 <xTaskGetTickCount+0x1c>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004c20:	687b      	ldr	r3, [r7, #4]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	20000de4 	.word	0x20000de4

08004c34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004d7c <xTaskIncrementTick+0x148>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f040 8090 	bne.w	8004d68 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c48:	4b4d      	ldr	r3, [pc, #308]	@ (8004d80 <xTaskIncrementTick+0x14c>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004c50:	4a4b      	ldr	r2, [pc, #300]	@ (8004d80 <xTaskIncrementTick+0x14c>)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d121      	bne.n	8004ca0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004c5c:	4b49      	ldr	r3, [pc, #292]	@ (8004d84 <xTaskIncrementTick+0x150>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00b      	beq.n	8004c7e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	603b      	str	r3, [r7, #0]
}
 8004c78:	bf00      	nop
 8004c7a:	bf00      	nop
 8004c7c:	e7fd      	b.n	8004c7a <xTaskIncrementTick+0x46>
 8004c7e:	4b41      	ldr	r3, [pc, #260]	@ (8004d84 <xTaskIncrementTick+0x150>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	60fb      	str	r3, [r7, #12]
 8004c84:	4b40      	ldr	r3, [pc, #256]	@ (8004d88 <xTaskIncrementTick+0x154>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a3e      	ldr	r2, [pc, #248]	@ (8004d84 <xTaskIncrementTick+0x150>)
 8004c8a:	6013      	str	r3, [r2, #0]
 8004c8c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d88 <xTaskIncrementTick+0x154>)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6013      	str	r3, [r2, #0]
 8004c92:	4b3e      	ldr	r3, [pc, #248]	@ (8004d8c <xTaskIncrementTick+0x158>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3301      	adds	r3, #1
 8004c98:	4a3c      	ldr	r2, [pc, #240]	@ (8004d8c <xTaskIncrementTick+0x158>)
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	f000 fb84 	bl	80053a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8004d90 <xTaskIncrementTick+0x15c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d349      	bcc.n	8004d3e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004caa:	4b36      	ldr	r3, [pc, #216]	@ (8004d84 <xTaskIncrementTick+0x150>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d104      	bne.n	8004cbe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cb4:	4b36      	ldr	r3, [pc, #216]	@ (8004d90 <xTaskIncrementTick+0x15c>)
 8004cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8004cba:	601a      	str	r2, [r3, #0]
					break;
 8004cbc:	e03f      	b.n	8004d3e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cbe:	4b31      	ldr	r3, [pc, #196]	@ (8004d84 <xTaskIncrementTick+0x150>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d203      	bcs.n	8004cde <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8004d90 <xTaskIncrementTick+0x15c>)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004cdc:	e02f      	b.n	8004d3e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fe ff62 	bl	8003bac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d004      	beq.n	8004cfa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	3318      	adds	r3, #24
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7fe ff59 	bl	8003bac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cfe:	4b25      	ldr	r3, [pc, #148]	@ (8004d94 <xTaskIncrementTick+0x160>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d903      	bls.n	8004d0e <xTaskIncrementTick+0xda>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0a:	4a22      	ldr	r2, [pc, #136]	@ (8004d94 <xTaskIncrementTick+0x160>)
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d12:	4613      	mov	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	4413      	add	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004d98 <xTaskIncrementTick+0x164>)
 8004d1c:	441a      	add	r2, r3
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	3304      	adds	r3, #4
 8004d22:	4619      	mov	r1, r3
 8004d24:	4610      	mov	r0, r2
 8004d26:	f7fe fee4 	bl	8003af2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004d9c <xTaskIncrementTick+0x168>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d3b8      	bcc.n	8004caa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d3c:	e7b5      	b.n	8004caa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004d3e:	4b17      	ldr	r3, [pc, #92]	@ (8004d9c <xTaskIncrementTick+0x168>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d44:	4914      	ldr	r1, [pc, #80]	@ (8004d98 <xTaskIncrementTick+0x164>)
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	440b      	add	r3, r1
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d901      	bls.n	8004d5a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004d56:	2301      	movs	r3, #1
 8004d58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004d5a:	4b11      	ldr	r3, [pc, #68]	@ (8004da0 <xTaskIncrementTick+0x16c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d007      	beq.n	8004d72 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004d62:	2301      	movs	r3, #1
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	e004      	b.n	8004d72 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004d68:	4b0e      	ldr	r3, [pc, #56]	@ (8004da4 <xTaskIncrementTick+0x170>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004da4 <xTaskIncrementTick+0x170>)
 8004d70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004d72:	697b      	ldr	r3, [r7, #20]
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3718      	adds	r7, #24
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	20000e08 	.word	0x20000e08
 8004d80:	20000de4 	.word	0x20000de4
 8004d84:	20000d98 	.word	0x20000d98
 8004d88:	20000d9c 	.word	0x20000d9c
 8004d8c:	20000df8 	.word	0x20000df8
 8004d90:	20000e00 	.word	0x20000e00
 8004d94:	20000de8 	.word	0x20000de8
 8004d98:	20000910 	.word	0x20000910
 8004d9c:	2000090c 	.word	0x2000090c
 8004da0:	20000df4 	.word	0x20000df4
 8004da4:	20000df0 	.word	0x20000df0

08004da8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004dae:	4b2b      	ldr	r3, [pc, #172]	@ (8004e5c <vTaskSwitchContext+0xb4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004db6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e60 <vTaskSwitchContext+0xb8>)
 8004db8:	2201      	movs	r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004dbc:	e047      	b.n	8004e4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004dbe:	4b28      	ldr	r3, [pc, #160]	@ (8004e60 <vTaskSwitchContext+0xb8>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dc4:	4b27      	ldr	r3, [pc, #156]	@ (8004e64 <vTaskSwitchContext+0xbc>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	e011      	b.n	8004df0 <vTaskSwitchContext+0x48>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10b      	bne.n	8004dea <vTaskSwitchContext+0x42>
	__asm volatile
 8004dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd6:	f383 8811 	msr	BASEPRI, r3
 8004dda:	f3bf 8f6f 	isb	sy
 8004dde:	f3bf 8f4f 	dsb	sy
 8004de2:	607b      	str	r3, [r7, #4]
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop
 8004de8:	e7fd      	b.n	8004de6 <vTaskSwitchContext+0x3e>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	3b01      	subs	r3, #1
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	491d      	ldr	r1, [pc, #116]	@ (8004e68 <vTaskSwitchContext+0xc0>)
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4613      	mov	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0e3      	beq.n	8004dcc <vTaskSwitchContext+0x24>
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4613      	mov	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	4413      	add	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4a16      	ldr	r2, [pc, #88]	@ (8004e68 <vTaskSwitchContext+0xc0>)
 8004e10:	4413      	add	r3, r2
 8004e12:	60bb      	str	r3, [r7, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	605a      	str	r2, [r3, #4]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	3308      	adds	r3, #8
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d104      	bne.n	8004e34 <vTaskSwitchContext+0x8c>
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	605a      	str	r2, [r3, #4]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e6c <vTaskSwitchContext+0xc4>)
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	4a09      	ldr	r2, [pc, #36]	@ (8004e64 <vTaskSwitchContext+0xbc>)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <vTaskSwitchContext+0xc4>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3354      	adds	r3, #84	@ 0x54
 8004e4a:	4a09      	ldr	r2, [pc, #36]	@ (8004e70 <vTaskSwitchContext+0xc8>)
 8004e4c:	6013      	str	r3, [r2, #0]
}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	20000e08 	.word	0x20000e08
 8004e60:	20000df4 	.word	0x20000df4
 8004e64:	20000de8 	.word	0x20000de8
 8004e68:	20000910 	.word	0x20000910
 8004e6c:	2000090c 	.word	0x2000090c
 8004e70:	2000001c 	.word	0x2000001c

08004e74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	60fb      	str	r3, [r7, #12]
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e9c:	4b07      	ldr	r3, [pc, #28]	@ (8004ebc <vTaskPlaceOnEventList+0x48>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	3318      	adds	r3, #24
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f7fe fe48 	bl	8003b3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004eaa:	2101      	movs	r1, #1
 8004eac:	6838      	ldr	r0, [r7, #0]
 8004eae:	f000 fb41 	bl	8005534 <prvAddCurrentTaskToDelayedList>
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	2000090c 	.word	0x2000090c

08004ec0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8004ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed6:	f383 8811 	msr	BASEPRI, r3
 8004eda:	f3bf 8f6f 	isb	sy
 8004ede:	f3bf 8f4f 	dsb	sy
 8004ee2:	617b      	str	r3, [r7, #20]
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop
 8004ee8:	e7fd      	b.n	8004ee6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <vTaskPlaceOnUnorderedEventList+0x74>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10b      	bne.n	8004f0a <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	613b      	str	r3, [r7, #16]
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	e7fd      	b.n	8004f06 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8004f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f38 <vTaskPlaceOnUnorderedEventList+0x78>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004f14:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f16:	4b08      	ldr	r3, [pc, #32]	@ (8004f38 <vTaskPlaceOnUnorderedEventList+0x78>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3318      	adds	r3, #24
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f7fe fde7 	bl	8003af2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f24:	2101      	movs	r1, #1
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fb04 	bl	8005534 <prvAddCurrentTaskToDelayedList>
}
 8004f2c:	bf00      	nop
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	20000e08 	.word	0x20000e08
 8004f38:	2000090c 	.word	0x2000090c

08004f3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	617b      	str	r3, [r7, #20]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f66:	4b0a      	ldr	r3, [pc, #40]	@ (8004f90 <vTaskPlaceOnEventListRestricted+0x54>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	3318      	adds	r3, #24
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f7fe fdbf 	bl	8003af2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d002      	beq.n	8004f80 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f7e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	68b8      	ldr	r0, [r7, #8]
 8004f84:	f000 fad6 	bl	8005534 <prvAddCurrentTaskToDelayedList>
	}
 8004f88:	bf00      	nop
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	2000090c 	.word	0x2000090c

08004f94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10b      	bne.n	8004fc2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fae:	f383 8811 	msr	BASEPRI, r3
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	f3bf 8f4f 	dsb	sy
 8004fba:	60fb      	str	r3, [r7, #12]
}
 8004fbc:	bf00      	nop
 8004fbe:	bf00      	nop
 8004fc0:	e7fd      	b.n	8004fbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	3318      	adds	r3, #24
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe fdf0 	bl	8003bac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8005044 <xTaskRemoveFromEventList+0xb0>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d11d      	bne.n	8005010 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	3304      	adds	r3, #4
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7fe fde7 	bl	8003bac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fe2:	4b19      	ldr	r3, [pc, #100]	@ (8005048 <xTaskRemoveFromEventList+0xb4>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d903      	bls.n	8004ff2 <xTaskRemoveFromEventList+0x5e>
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	4a16      	ldr	r2, [pc, #88]	@ (8005048 <xTaskRemoveFromEventList+0xb4>)
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	4413      	add	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4a13      	ldr	r2, [pc, #76]	@ (800504c <xTaskRemoveFromEventList+0xb8>)
 8005000:	441a      	add	r2, r3
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	3304      	adds	r3, #4
 8005006:	4619      	mov	r1, r3
 8005008:	4610      	mov	r0, r2
 800500a:	f7fe fd72 	bl	8003af2 <vListInsertEnd>
 800500e:	e005      	b.n	800501c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	3318      	adds	r3, #24
 8005014:	4619      	mov	r1, r3
 8005016:	480e      	ldr	r0, [pc, #56]	@ (8005050 <xTaskRemoveFromEventList+0xbc>)
 8005018:	f7fe fd6b 	bl	8003af2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005020:	4b0c      	ldr	r3, [pc, #48]	@ (8005054 <xTaskRemoveFromEventList+0xc0>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005026:	429a      	cmp	r2, r3
 8005028:	d905      	bls.n	8005036 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800502a:	2301      	movs	r3, #1
 800502c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800502e:	4b0a      	ldr	r3, [pc, #40]	@ (8005058 <xTaskRemoveFromEventList+0xc4>)
 8005030:	2201      	movs	r2, #1
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	e001      	b.n	800503a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800503a:	697b      	ldr	r3, [r7, #20]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	20000e08 	.word	0x20000e08
 8005048:	20000de8 	.word	0x20000de8
 800504c:	20000910 	.word	0x20000910
 8005050:	20000da0 	.word	0x20000da0
 8005054:	2000090c 	.word	0x2000090c
 8005058:	20000df4 	.word	0x20000df4

0800505c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005066:	4b2a      	ldr	r3, [pc, #168]	@ (8005110 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10b      	bne.n	8005086 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	613b      	str	r3, [r7, #16]
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	e7fd      	b.n	8005082 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	60fb      	str	r3, [r7, #12]
}
 80050ae:	bf00      	nop
 80050b0:	bf00      	nop
 80050b2:	e7fd      	b.n	80050b0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7fe fd79 	bl	8003bac <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	3304      	adds	r3, #4
 80050be:	4618      	mov	r0, r3
 80050c0:	f7fe fd74 	bl	8003bac <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c8:	4b12      	ldr	r3, [pc, #72]	@ (8005114 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d903      	bls.n	80050d8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	4a0f      	ldr	r2, [pc, #60]	@ (8005114 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80050d6:	6013      	str	r3, [r2, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050dc:	4613      	mov	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005118 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80050e6:	441a      	add	r2, r3
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	3304      	adds	r3, #4
 80050ec:	4619      	mov	r1, r3
 80050ee:	4610      	mov	r0, r2
 80050f0:	f7fe fcff 	bl	8003af2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f8:	4b08      	ldr	r3, [pc, #32]	@ (800511c <vTaskRemoveFromUnorderedEventList+0xc0>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fe:	429a      	cmp	r2, r3
 8005100:	d902      	bls.n	8005108 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8005102:	4b07      	ldr	r3, [pc, #28]	@ (8005120 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8005104:	2201      	movs	r2, #1
 8005106:	601a      	str	r2, [r3, #0]
	}
}
 8005108:	bf00      	nop
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000e08 	.word	0x20000e08
 8005114:	20000de8 	.word	0x20000de8
 8005118:	20000910 	.word	0x20000910
 800511c:	2000090c 	.word	0x2000090c
 8005120:	20000df4 	.word	0x20000df4

08005124 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800512c:	4b06      	ldr	r3, [pc, #24]	@ (8005148 <vTaskInternalSetTimeOutState+0x24>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005134:	4b05      	ldr	r3, [pc, #20]	@ (800514c <vTaskInternalSetTimeOutState+0x28>)
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	605a      	str	r2, [r3, #4]
}
 800513c:	bf00      	nop
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	20000df8 	.word	0x20000df8
 800514c:	20000de4 	.word	0x20000de4

08005150 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	613b      	str	r3, [r7, #16]
}
 8005172:	bf00      	nop
 8005174:	bf00      	nop
 8005176:	e7fd      	b.n	8005174 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	60fb      	str	r3, [r7, #12]
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	e7fd      	b.n	8005192 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005196:	f000 feaf 	bl	8005ef8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800519a:	4b1d      	ldr	r3, [pc, #116]	@ (8005210 <xTaskCheckForTimeOut+0xc0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b2:	d102      	bne.n	80051ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051b4:	2300      	movs	r3, #0
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	e023      	b.n	8005202 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	4b15      	ldr	r3, [pc, #84]	@ (8005214 <xTaskCheckForTimeOut+0xc4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d007      	beq.n	80051d6 <xTaskCheckForTimeOut+0x86>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d302      	bcc.n	80051d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051d0:	2301      	movs	r3, #1
 80051d2:	61fb      	str	r3, [r7, #28]
 80051d4:	e015      	b.n	8005202 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d20b      	bcs.n	80051f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	1ad2      	subs	r2, r2, r3
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7ff ff99 	bl	8005124 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051f2:	2300      	movs	r3, #0
 80051f4:	61fb      	str	r3, [r7, #28]
 80051f6:	e004      	b.n	8005202 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	2200      	movs	r2, #0
 80051fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80051fe:	2301      	movs	r3, #1
 8005200:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005202:	f000 feab 	bl	8005f5c <vPortExitCritical>

	return xReturn;
 8005206:	69fb      	ldr	r3, [r7, #28]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3720      	adds	r7, #32
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	20000de4 	.word	0x20000de4
 8005214:	20000df8 	.word	0x20000df8

08005218 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800521c:	4b03      	ldr	r3, [pc, #12]	@ (800522c <vTaskMissedYield+0x14>)
 800521e:	2201      	movs	r2, #1
 8005220:	601a      	str	r2, [r3, #0]
}
 8005222:	bf00      	nop
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	20000df4 	.word	0x20000df4

08005230 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005238:	f000 f852 	bl	80052e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800523c:	4b06      	ldr	r3, [pc, #24]	@ (8005258 <prvIdleTask+0x28>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d9f9      	bls.n	8005238 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005244:	4b05      	ldr	r3, [pc, #20]	@ (800525c <prvIdleTask+0x2c>)
 8005246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005254:	e7f0      	b.n	8005238 <prvIdleTask+0x8>
 8005256:	bf00      	nop
 8005258:	20000910 	.word	0x20000910
 800525c:	e000ed04 	.word	0xe000ed04

08005260 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005266:	2300      	movs	r3, #0
 8005268:	607b      	str	r3, [r7, #4]
 800526a:	e00c      	b.n	8005286 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4413      	add	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4a12      	ldr	r2, [pc, #72]	@ (80052c0 <prvInitialiseTaskLists+0x60>)
 8005278:	4413      	add	r3, r2
 800527a:	4618      	mov	r0, r3
 800527c:	f7fe fc0c 	bl	8003a98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3301      	adds	r3, #1
 8005284:	607b      	str	r3, [r7, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b37      	cmp	r3, #55	@ 0x37
 800528a:	d9ef      	bls.n	800526c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800528c:	480d      	ldr	r0, [pc, #52]	@ (80052c4 <prvInitialiseTaskLists+0x64>)
 800528e:	f7fe fc03 	bl	8003a98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005292:	480d      	ldr	r0, [pc, #52]	@ (80052c8 <prvInitialiseTaskLists+0x68>)
 8005294:	f7fe fc00 	bl	8003a98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005298:	480c      	ldr	r0, [pc, #48]	@ (80052cc <prvInitialiseTaskLists+0x6c>)
 800529a:	f7fe fbfd 	bl	8003a98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800529e:	480c      	ldr	r0, [pc, #48]	@ (80052d0 <prvInitialiseTaskLists+0x70>)
 80052a0:	f7fe fbfa 	bl	8003a98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052a4:	480b      	ldr	r0, [pc, #44]	@ (80052d4 <prvInitialiseTaskLists+0x74>)
 80052a6:	f7fe fbf7 	bl	8003a98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052aa:	4b0b      	ldr	r3, [pc, #44]	@ (80052d8 <prvInitialiseTaskLists+0x78>)
 80052ac:	4a05      	ldr	r2, [pc, #20]	@ (80052c4 <prvInitialiseTaskLists+0x64>)
 80052ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052b0:	4b0a      	ldr	r3, [pc, #40]	@ (80052dc <prvInitialiseTaskLists+0x7c>)
 80052b2:	4a05      	ldr	r2, [pc, #20]	@ (80052c8 <prvInitialiseTaskLists+0x68>)
 80052b4:	601a      	str	r2, [r3, #0]
}
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000910 	.word	0x20000910
 80052c4:	20000d70 	.word	0x20000d70
 80052c8:	20000d84 	.word	0x20000d84
 80052cc:	20000da0 	.word	0x20000da0
 80052d0:	20000db4 	.word	0x20000db4
 80052d4:	20000dcc 	.word	0x20000dcc
 80052d8:	20000d98 	.word	0x20000d98
 80052dc:	20000d9c 	.word	0x20000d9c

080052e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052e6:	e019      	b.n	800531c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052e8:	f000 fe06 	bl	8005ef8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ec:	4b10      	ldr	r3, [pc, #64]	@ (8005330 <prvCheckTasksWaitingTermination+0x50>)
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7fe fc57 	bl	8003bac <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005334 <prvCheckTasksWaitingTermination+0x54>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	3b01      	subs	r3, #1
 8005304:	4a0b      	ldr	r2, [pc, #44]	@ (8005334 <prvCheckTasksWaitingTermination+0x54>)
 8005306:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005308:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <prvCheckTasksWaitingTermination+0x58>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3b01      	subs	r3, #1
 800530e:	4a0a      	ldr	r2, [pc, #40]	@ (8005338 <prvCheckTasksWaitingTermination+0x58>)
 8005310:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005312:	f000 fe23 	bl	8005f5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f810 	bl	800533c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800531c:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <prvCheckTasksWaitingTermination+0x58>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e1      	bne.n	80052e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	20000db4 	.word	0x20000db4
 8005334:	20000de0 	.word	0x20000de0
 8005338:	20000dc8 	.word	0x20000dc8

0800533c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3354      	adds	r3, #84	@ 0x54
 8005348:	4618      	mov	r0, r3
 800534a:	f001 fb07 	bl	800695c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005354:	2b00      	cmp	r3, #0
 8005356:	d108      	bne.n	800536a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535c:	4618      	mov	r0, r3
 800535e:	f000 ffbb 	bl	80062d8 <vPortFree>
				vPortFree( pxTCB );
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 ffb8 	bl	80062d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005368:	e019      	b.n	800539e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005370:	2b01      	cmp	r3, #1
 8005372:	d103      	bne.n	800537c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 ffaf 	bl	80062d8 <vPortFree>
	}
 800537a:	e010      	b.n	800539e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005382:	2b02      	cmp	r3, #2
 8005384:	d00b      	beq.n	800539e <prvDeleteTCB+0x62>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	60fb      	str	r3, [r7, #12]
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <prvDeleteTCB+0x5e>
	}
 800539e:	bf00      	nop
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
	...

080053a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <prvResetNextTaskUnblockTime+0x38>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053b8:	4b0a      	ldr	r3, [pc, #40]	@ (80053e4 <prvResetNextTaskUnblockTime+0x3c>)
 80053ba:	f04f 32ff 	mov.w	r2, #4294967295
 80053be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053c0:	e008      	b.n	80053d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053c2:	4b07      	ldr	r3, [pc, #28]	@ (80053e0 <prvResetNextTaskUnblockTime+0x38>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	4a04      	ldr	r2, [pc, #16]	@ (80053e4 <prvResetNextTaskUnblockTime+0x3c>)
 80053d2:	6013      	str	r3, [r2, #0]
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	20000d98 	.word	0x20000d98
 80053e4:	20000e00 	.word	0x20000e00

080053e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053ee:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <xTaskGetSchedulerState+0x34>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d102      	bne.n	80053fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053f6:	2301      	movs	r3, #1
 80053f8:	607b      	str	r3, [r7, #4]
 80053fa:	e008      	b.n	800540e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053fc:	4b08      	ldr	r3, [pc, #32]	@ (8005420 <xTaskGetSchedulerState+0x38>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d102      	bne.n	800540a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005404:	2302      	movs	r3, #2
 8005406:	607b      	str	r3, [r7, #4]
 8005408:	e001      	b.n	800540e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800540a:	2300      	movs	r3, #0
 800540c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800540e:	687b      	ldr	r3, [r7, #4]
	}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	20000dec 	.word	0x20000dec
 8005420:	20000e08 	.word	0x20000e08

08005424 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005430:	2300      	movs	r3, #0
 8005432:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d058      	beq.n	80054ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800543a:	4b2f      	ldr	r3, [pc, #188]	@ (80054f8 <xTaskPriorityDisinherit+0xd4>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	429a      	cmp	r2, r3
 8005442:	d00b      	beq.n	800545c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	60fb      	str	r3, [r7, #12]
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10b      	bne.n	800547c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	60bb      	str	r3, [r7, #8]
}
 8005476:	bf00      	nop
 8005478:	bf00      	nop
 800547a:	e7fd      	b.n	8005478 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005480:	1e5a      	subs	r2, r3, #1
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548e:	429a      	cmp	r2, r3
 8005490:	d02c      	beq.n	80054ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005496:	2b00      	cmp	r3, #0
 8005498:	d128      	bne.n	80054ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3304      	adds	r3, #4
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fe fb84 	bl	8003bac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054bc:	4b0f      	ldr	r3, [pc, #60]	@ (80054fc <xTaskPriorityDisinherit+0xd8>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d903      	bls.n	80054cc <xTaskPriorityDisinherit+0xa8>
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c8:	4a0c      	ldr	r2, [pc, #48]	@ (80054fc <xTaskPriorityDisinherit+0xd8>)
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d0:	4613      	mov	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4413      	add	r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4a09      	ldr	r2, [pc, #36]	@ (8005500 <xTaskPriorityDisinherit+0xdc>)
 80054da:	441a      	add	r2, r3
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	3304      	adds	r3, #4
 80054e0:	4619      	mov	r1, r3
 80054e2:	4610      	mov	r0, r2
 80054e4:	f7fe fb05 	bl	8003af2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80054e8:	2301      	movs	r3, #1
 80054ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054ec:	697b      	ldr	r3, [r7, #20]
	}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	2000090c 	.word	0x2000090c
 80054fc:	20000de8 	.word	0x20000de8
 8005500:	20000910 	.word	0x20000910

08005504 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800550a:	4b09      	ldr	r3, [pc, #36]	@ (8005530 <uxTaskResetEventItemValue+0x2c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005512:	4b07      	ldr	r3, [pc, #28]	@ (8005530 <uxTaskResetEventItemValue+0x2c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005518:	4b05      	ldr	r3, [pc, #20]	@ (8005530 <uxTaskResetEventItemValue+0x2c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8005520:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8005522:	687b      	ldr	r3, [r7, #4]
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	2000090c 	.word	0x2000090c

08005534 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800553e:	4b21      	ldr	r3, [pc, #132]	@ (80055c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005544:	4b20      	ldr	r3, [pc, #128]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3304      	adds	r3, #4
 800554a:	4618      	mov	r0, r3
 800554c:	f7fe fb2e 	bl	8003bac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005556:	d10a      	bne.n	800556e <prvAddCurrentTaskToDelayedList+0x3a>
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d007      	beq.n	800556e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800555e:	4b1a      	ldr	r3, [pc, #104]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3304      	adds	r3, #4
 8005564:	4619      	mov	r1, r3
 8005566:	4819      	ldr	r0, [pc, #100]	@ (80055cc <prvAddCurrentTaskToDelayedList+0x98>)
 8005568:	f7fe fac3 	bl	8003af2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800556c:	e026      	b.n	80055bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4413      	add	r3, r2
 8005574:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005576:	4b14      	ldr	r3, [pc, #80]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	429a      	cmp	r2, r3
 8005584:	d209      	bcs.n	800559a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005586:	4b12      	ldr	r3, [pc, #72]	@ (80055d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	4b0f      	ldr	r3, [pc, #60]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3304      	adds	r3, #4
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f7fe fad1 	bl	8003b3a <vListInsert>
}
 8005598:	e010      	b.n	80055bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800559a:	4b0e      	ldr	r3, [pc, #56]	@ (80055d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	4b0a      	ldr	r3, [pc, #40]	@ (80055c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3304      	adds	r3, #4
 80055a4:	4619      	mov	r1, r3
 80055a6:	4610      	mov	r0, r2
 80055a8:	f7fe fac7 	bl	8003b3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80055ac:	4b0a      	ldr	r3, [pc, #40]	@ (80055d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d202      	bcs.n	80055bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80055b6:	4a08      	ldr	r2, [pc, #32]	@ (80055d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	6013      	str	r3, [r2, #0]
}
 80055bc:	bf00      	nop
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	20000de4 	.word	0x20000de4
 80055c8:	2000090c 	.word	0x2000090c
 80055cc:	20000dcc 	.word	0x20000dcc
 80055d0:	20000d9c 	.word	0x20000d9c
 80055d4:	20000d98 	.word	0x20000d98
 80055d8:	20000e00 	.word	0x20000e00

080055dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	@ 0x28
 80055e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80055e6:	f000 fb13 	bl	8005c10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80055ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005660 <xTimerCreateTimerTask+0x84>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d021      	beq.n	8005636 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80055f6:	2300      	movs	r3, #0
 80055f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80055fa:	1d3a      	adds	r2, r7, #4
 80055fc:	f107 0108 	add.w	r1, r7, #8
 8005600:	f107 030c 	add.w	r3, r7, #12
 8005604:	4618      	mov	r0, r3
 8005606:	f7fe f89d 	bl	8003744 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800560a:	6879      	ldr	r1, [r7, #4]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	9202      	str	r2, [sp, #8]
 8005612:	9301      	str	r3, [sp, #4]
 8005614:	2302      	movs	r3, #2
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	2300      	movs	r3, #0
 800561a:	460a      	mov	r2, r1
 800561c:	4911      	ldr	r1, [pc, #68]	@ (8005664 <xTimerCreateTimerTask+0x88>)
 800561e:	4812      	ldr	r0, [pc, #72]	@ (8005668 <xTimerCreateTimerTask+0x8c>)
 8005620:	f7fe ffe8 	bl	80045f4 <xTaskCreateStatic>
 8005624:	4603      	mov	r3, r0
 8005626:	4a11      	ldr	r2, [pc, #68]	@ (800566c <xTimerCreateTimerTask+0x90>)
 8005628:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800562a:	4b10      	ldr	r3, [pc, #64]	@ (800566c <xTimerCreateTimerTask+0x90>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005632:	2301      	movs	r3, #1
 8005634:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d10b      	bne.n	8005654 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	613b      	str	r3, [r7, #16]
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	e7fd      	b.n	8005650 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005654:	697b      	ldr	r3, [r7, #20]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	20000e3c 	.word	0x20000e3c
 8005664:	080076bc 	.word	0x080076bc
 8005668:	080057a9 	.word	0x080057a9
 800566c:	20000e40 	.word	0x20000e40

08005670 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b08a      	sub	sp, #40	@ 0x28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
 800567c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800567e:	2300      	movs	r3, #0
 8005680:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10b      	bne.n	80056a0 <xTimerGenericCommand+0x30>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	623b      	str	r3, [r7, #32]
}
 800569a:	bf00      	nop
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80056a0:	4b19      	ldr	r3, [pc, #100]	@ (8005708 <xTimerGenericCommand+0x98>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d02a      	beq.n	80056fe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	2b05      	cmp	r3, #5
 80056b8:	dc18      	bgt.n	80056ec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80056ba:	f7ff fe95 	bl	80053e8 <xTaskGetSchedulerState>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d109      	bne.n	80056d8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80056c4:	4b10      	ldr	r3, [pc, #64]	@ (8005708 <xTimerGenericCommand+0x98>)
 80056c6:	6818      	ldr	r0, [r3, #0]
 80056c8:	f107 0110 	add.w	r1, r7, #16
 80056cc:	2300      	movs	r3, #0
 80056ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d0:	f7fe fba0 	bl	8003e14 <xQueueGenericSend>
 80056d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80056d6:	e012      	b.n	80056fe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80056d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005708 <xTimerGenericCommand+0x98>)
 80056da:	6818      	ldr	r0, [r3, #0]
 80056dc:	f107 0110 	add.w	r1, r7, #16
 80056e0:	2300      	movs	r3, #0
 80056e2:	2200      	movs	r2, #0
 80056e4:	f7fe fb96 	bl	8003e14 <xQueueGenericSend>
 80056e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80056ea:	e008      	b.n	80056fe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80056ec:	4b06      	ldr	r3, [pc, #24]	@ (8005708 <xTimerGenericCommand+0x98>)
 80056ee:	6818      	ldr	r0, [r3, #0]
 80056f0:	f107 0110 	add.w	r1, r7, #16
 80056f4:	2300      	movs	r3, #0
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	f7fe fc8e 	bl	8004018 <xQueueGenericSendFromISR>
 80056fc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80056fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005700:	4618      	mov	r0, r3
 8005702:	3728      	adds	r7, #40	@ 0x28
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	20000e3c 	.word	0x20000e3c

0800570c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af02      	add	r7, sp, #8
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005716:	4b23      	ldr	r3, [pc, #140]	@ (80057a4 <prvProcessExpiredTimer+0x98>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	3304      	adds	r3, #4
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe fa41 	bl	8003bac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005730:	f003 0304 	and.w	r3, r3, #4
 8005734:	2b00      	cmp	r3, #0
 8005736:	d023      	beq.n	8005780 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	699a      	ldr	r2, [r3, #24]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	18d1      	adds	r1, r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	6978      	ldr	r0, [r7, #20]
 8005746:	f000 f8d5 	bl	80058f4 <prvInsertTimerInActiveList>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d020      	beq.n	8005792 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005750:	2300      	movs	r3, #0
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	2300      	movs	r3, #0
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	2100      	movs	r1, #0
 800575a:	6978      	ldr	r0, [r7, #20]
 800575c:	f7ff ff88 	bl	8005670 <xTimerGenericCommand>
 8005760:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d114      	bne.n	8005792 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	60fb      	str	r3, [r7, #12]
}
 800577a:	bf00      	nop
 800577c:	bf00      	nop
 800577e:	e7fd      	b.n	800577c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005786:	f023 0301 	bic.w	r3, r3, #1
 800578a:	b2da      	uxtb	r2, r3
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	6978      	ldr	r0, [r7, #20]
 8005798:	4798      	blx	r3
}
 800579a:	bf00      	nop
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000e34 	.word	0x20000e34

080057a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057b0:	f107 0308 	add.w	r3, r7, #8
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 f859 	bl	800586c <prvGetNextExpireTime>
 80057ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	4619      	mov	r1, r3
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f805 	bl	80057d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80057c6:	f000 f8d7 	bl	8005978 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057ca:	bf00      	nop
 80057cc:	e7f0      	b.n	80057b0 <prvTimerTask+0x8>
	...

080057d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b084      	sub	sp, #16
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80057da:	f7ff f96f 	bl	8004abc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057de:	f107 0308 	add.w	r3, r7, #8
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 f866 	bl	80058b4 <prvSampleTimeNow>
 80057e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d130      	bne.n	8005852 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10a      	bne.n	800580c <prvProcessTimerOrBlockTask+0x3c>
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d806      	bhi.n	800580c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80057fe:	f7ff f96b 	bl	8004ad8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005802:	68f9      	ldr	r1, [r7, #12]
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7ff ff81 	bl	800570c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800580a:	e024      	b.n	8005856 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d008      	beq.n	8005824 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005812:	4b13      	ldr	r3, [pc, #76]	@ (8005860 <prvProcessTimerOrBlockTask+0x90>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <prvProcessTimerOrBlockTask+0x50>
 800581c:	2301      	movs	r3, #1
 800581e:	e000      	b.n	8005822 <prvProcessTimerOrBlockTask+0x52>
 8005820:	2300      	movs	r3, #0
 8005822:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005824:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <prvProcessTimerOrBlockTask+0x94>)
 8005826:	6818      	ldr	r0, [r3, #0]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	4619      	mov	r1, r3
 8005832:	f7fe feab 	bl	800458c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005836:	f7ff f94f 	bl	8004ad8 <xTaskResumeAll>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10a      	bne.n	8005856 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005840:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <prvProcessTimerOrBlockTask+0x98>)
 8005842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	f3bf 8f4f 	dsb	sy
 800584c:	f3bf 8f6f 	isb	sy
}
 8005850:	e001      	b.n	8005856 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005852:	f7ff f941 	bl	8004ad8 <xTaskResumeAll>
}
 8005856:	bf00      	nop
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	20000e38 	.word	0x20000e38
 8005864:	20000e3c 	.word	0x20000e3c
 8005868:	e000ed04 	.word	0xe000ed04

0800586c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005874:	4b0e      	ldr	r3, [pc, #56]	@ (80058b0 <prvGetNextExpireTime+0x44>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <prvGetNextExpireTime+0x16>
 800587e:	2201      	movs	r2, #1
 8005880:	e000      	b.n	8005884 <prvGetNextExpireTime+0x18>
 8005882:	2200      	movs	r2, #0
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d105      	bne.n	800589c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005890:	4b07      	ldr	r3, [pc, #28]	@ (80058b0 <prvGetNextExpireTime+0x44>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	e001      	b.n	80058a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80058a0:	68fb      	ldr	r3, [r7, #12]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000e34 	.word	0x20000e34

080058b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80058bc:	f7ff f9aa 	bl	8004c14 <xTaskGetTickCount>
 80058c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80058c2:	4b0b      	ldr	r3, [pc, #44]	@ (80058f0 <prvSampleTimeNow+0x3c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d205      	bcs.n	80058d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80058cc:	f000 f93a 	bl	8005b44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	e002      	b.n	80058de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80058de:	4a04      	ldr	r2, [pc, #16]	@ (80058f0 <prvSampleTimeNow+0x3c>)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80058e4:	68fb      	ldr	r3, [r7, #12]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	20000e44 	.word	0x20000e44

080058f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005902:	2300      	movs	r3, #0
 8005904:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	429a      	cmp	r2, r3
 8005918:	d812      	bhi.n	8005940 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	429a      	cmp	r2, r3
 8005926:	d302      	bcc.n	800592e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005928:	2301      	movs	r3, #1
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	e01b      	b.n	8005966 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800592e:	4b10      	ldr	r3, [pc, #64]	@ (8005970 <prvInsertTimerInActiveList+0x7c>)
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	3304      	adds	r3, #4
 8005936:	4619      	mov	r1, r3
 8005938:	4610      	mov	r0, r2
 800593a:	f7fe f8fe 	bl	8003b3a <vListInsert>
 800593e:	e012      	b.n	8005966 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	429a      	cmp	r2, r3
 8005946:	d206      	bcs.n	8005956 <prvInsertTimerInActiveList+0x62>
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	429a      	cmp	r2, r3
 800594e:	d302      	bcc.n	8005956 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005950:	2301      	movs	r3, #1
 8005952:	617b      	str	r3, [r7, #20]
 8005954:	e007      	b.n	8005966 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005956:	4b07      	ldr	r3, [pc, #28]	@ (8005974 <prvInsertTimerInActiveList+0x80>)
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3304      	adds	r3, #4
 800595e:	4619      	mov	r1, r3
 8005960:	4610      	mov	r0, r2
 8005962:	f7fe f8ea 	bl	8003b3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005966:	697b      	ldr	r3, [r7, #20]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20000e38 	.word	0x20000e38
 8005974:	20000e34 	.word	0x20000e34

08005978 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08e      	sub	sp, #56	@ 0x38
 800597c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800597e:	e0ce      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	da19      	bge.n	80059ba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005986:	1d3b      	adds	r3, r7, #4
 8005988:	3304      	adds	r3, #4
 800598a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800598c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10b      	bne.n	80059aa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	61fb      	str	r3, [r7, #28]
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	e7fd      	b.n	80059a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80059aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059b0:	6850      	ldr	r0, [r2, #4]
 80059b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059b4:	6892      	ldr	r2, [r2, #8]
 80059b6:	4611      	mov	r1, r2
 80059b8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f2c0 80ae 	blt.w	8005b1e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80059c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d004      	beq.n	80059d8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d0:	3304      	adds	r3, #4
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fe f8ea 	bl	8003bac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059d8:	463b      	mov	r3, r7
 80059da:	4618      	mov	r0, r3
 80059dc:	f7ff ff6a 	bl	80058b4 <prvSampleTimeNow>
 80059e0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b09      	cmp	r3, #9
 80059e6:	f200 8097 	bhi.w	8005b18 <prvProcessReceivedCommands+0x1a0>
 80059ea:	a201      	add	r2, pc, #4	@ (adr r2, 80059f0 <prvProcessReceivedCommands+0x78>)
 80059ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f0:	08005a19 	.word	0x08005a19
 80059f4:	08005a19 	.word	0x08005a19
 80059f8:	08005a19 	.word	0x08005a19
 80059fc:	08005a8f 	.word	0x08005a8f
 8005a00:	08005aa3 	.word	0x08005aa3
 8005a04:	08005aef 	.word	0x08005aef
 8005a08:	08005a19 	.word	0x08005a19
 8005a0c:	08005a19 	.word	0x08005a19
 8005a10:	08005a8f 	.word	0x08005a8f
 8005a14:	08005aa3 	.word	0x08005aa3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	18d1      	adds	r1, r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a38:	f7ff ff5c 	bl	80058f4 <prvInsertTimerInActiveList>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d06c      	beq.n	8005b1c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a50:	f003 0304 	and.w	r3, r3, #4
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d061      	beq.n	8005b1c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	441a      	add	r2, r3
 8005a60:	2300      	movs	r3, #0
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	2100      	movs	r1, #0
 8005a68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a6a:	f7ff fe01 	bl	8005670 <xTimerGenericCommand>
 8005a6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d152      	bne.n	8005b1c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	61bb      	str	r3, [r7, #24]
}
 8005a88:	bf00      	nop
 8005a8a:	bf00      	nop
 8005a8c:	e7fd      	b.n	8005a8a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a94:	f023 0301 	bic.w	r3, r3, #1
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005aa0:	e03d      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005aa8:	f043 0301 	orr.w	r3, r3, #1
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10b      	bne.n	8005ada <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	617b      	str	r3, [r7, #20]
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop
 8005ad8:	e7fd      	b.n	8005ad6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005adc:	699a      	ldr	r2, [r3, #24]
 8005ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae0:	18d1      	adds	r1, r2, r3
 8005ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ae8:	f7ff ff04 	bl	80058f4 <prvInsertTimerInActiveList>
					break;
 8005aec:	e017      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005af4:	f003 0302 	and.w	r3, r3, #2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005afc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005afe:	f000 fbeb 	bl	80062d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005b02:	e00c      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b0a:	f023 0301 	bic.w	r3, r3, #1
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005b16:	e002      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005b18:	bf00      	nop
 8005b1a:	e000      	b.n	8005b1e <prvProcessReceivedCommands+0x1a6>
					break;
 8005b1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b1e:	4b08      	ldr	r3, [pc, #32]	@ (8005b40 <prvProcessReceivedCommands+0x1c8>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	1d39      	adds	r1, r7, #4
 8005b24:	2200      	movs	r2, #0
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fe fb14 	bl	8004154 <xQueueReceive>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f47f af26 	bne.w	8005980 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	3730      	adds	r7, #48	@ 0x30
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	20000e3c 	.word	0x20000e3c

08005b44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b4a:	e049      	b.n	8005be0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b56:	4b2c      	ldr	r3, [pc, #176]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	3304      	adds	r3, #4
 8005b64:	4618      	mov	r0, r3
 8005b66:	f7fe f821 	bl	8003bac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d02f      	beq.n	8005be0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d90e      	bls.n	8005bb0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	4610      	mov	r0, r2
 8005baa:	f7fd ffc6 	bl	8003b3a <vListInsert>
 8005bae:	e017      	b.n	8005be0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	2100      	movs	r1, #0
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f7ff fd58 	bl	8005670 <xTimerGenericCommand>
 8005bc0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10b      	bne.n	8005be0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	603b      	str	r3, [r7, #0]
}
 8005bda:	bf00      	nop
 8005bdc:	bf00      	nop
 8005bde:	e7fd      	b.n	8005bdc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005be0:	4b09      	ldr	r3, [pc, #36]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1b0      	bne.n	8005b4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005bea:	4b07      	ldr	r3, [pc, #28]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005bf0:	4b06      	ldr	r3, [pc, #24]	@ (8005c0c <prvSwitchTimerLists+0xc8>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a04      	ldr	r2, [pc, #16]	@ (8005c08 <prvSwitchTimerLists+0xc4>)
 8005bf6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005bf8:	4a04      	ldr	r2, [pc, #16]	@ (8005c0c <prvSwitchTimerLists+0xc8>)
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	6013      	str	r3, [r2, #0]
}
 8005bfe:	bf00      	nop
 8005c00:	3718      	adds	r7, #24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000e34 	.word	0x20000e34
 8005c0c:	20000e38 	.word	0x20000e38

08005c10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005c16:	f000 f96f 	bl	8005ef8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005c1a:	4b15      	ldr	r3, [pc, #84]	@ (8005c70 <prvCheckForValidListAndQueue+0x60>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d120      	bne.n	8005c64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005c22:	4814      	ldr	r0, [pc, #80]	@ (8005c74 <prvCheckForValidListAndQueue+0x64>)
 8005c24:	f7fd ff38 	bl	8003a98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005c28:	4813      	ldr	r0, [pc, #76]	@ (8005c78 <prvCheckForValidListAndQueue+0x68>)
 8005c2a:	f7fd ff35 	bl	8003a98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005c2e:	4b13      	ldr	r3, [pc, #76]	@ (8005c7c <prvCheckForValidListAndQueue+0x6c>)
 8005c30:	4a10      	ldr	r2, [pc, #64]	@ (8005c74 <prvCheckForValidListAndQueue+0x64>)
 8005c32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005c34:	4b12      	ldr	r3, [pc, #72]	@ (8005c80 <prvCheckForValidListAndQueue+0x70>)
 8005c36:	4a10      	ldr	r2, [pc, #64]	@ (8005c78 <prvCheckForValidListAndQueue+0x68>)
 8005c38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	4b11      	ldr	r3, [pc, #68]	@ (8005c84 <prvCheckForValidListAndQueue+0x74>)
 8005c40:	4a11      	ldr	r2, [pc, #68]	@ (8005c88 <prvCheckForValidListAndQueue+0x78>)
 8005c42:	2110      	movs	r1, #16
 8005c44:	200a      	movs	r0, #10
 8005c46:	f7fe f845 	bl	8003cd4 <xQueueGenericCreateStatic>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	4a08      	ldr	r2, [pc, #32]	@ (8005c70 <prvCheckForValidListAndQueue+0x60>)
 8005c4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005c50:	4b07      	ldr	r3, [pc, #28]	@ (8005c70 <prvCheckForValidListAndQueue+0x60>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d005      	beq.n	8005c64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005c58:	4b05      	ldr	r3, [pc, #20]	@ (8005c70 <prvCheckForValidListAndQueue+0x60>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	490b      	ldr	r1, [pc, #44]	@ (8005c8c <prvCheckForValidListAndQueue+0x7c>)
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7fe fc6a 	bl	8004538 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c64:	f000 f97a 	bl	8005f5c <vPortExitCritical>
}
 8005c68:	bf00      	nop
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	20000e3c 	.word	0x20000e3c
 8005c74:	20000e0c 	.word	0x20000e0c
 8005c78:	20000e20 	.word	0x20000e20
 8005c7c:	20000e34 	.word	0x20000e34
 8005c80:	20000e38 	.word	0x20000e38
 8005c84:	20000ee8 	.word	0x20000ee8
 8005c88:	20000e48 	.word	0x20000e48
 8005c8c:	080076c4 	.word	0x080076c4

08005c90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	3b04      	subs	r3, #4
 8005ca0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005ca8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	3b04      	subs	r3, #4
 8005cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f023 0201 	bic.w	r2, r3, #1
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	3b04      	subs	r3, #4
 8005cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf4 <pxPortInitialiseStack+0x64>)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	3b14      	subs	r3, #20
 8005cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3b04      	subs	r3, #4
 8005cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f06f 0202 	mvn.w	r2, #2
 8005cde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	3b20      	subs	r3, #32
 8005ce4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	08005cf9 	.word	0x08005cf9

08005cf8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d02:	4b13      	ldr	r3, [pc, #76]	@ (8005d50 <prvTaskExitError+0x58>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0a:	d00b      	beq.n	8005d24 <prvTaskExitError+0x2c>
	__asm volatile
 8005d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d10:	f383 8811 	msr	BASEPRI, r3
 8005d14:	f3bf 8f6f 	isb	sy
 8005d18:	f3bf 8f4f 	dsb	sy
 8005d1c:	60fb      	str	r3, [r7, #12]
}
 8005d1e:	bf00      	nop
 8005d20:	bf00      	nop
 8005d22:	e7fd      	b.n	8005d20 <prvTaskExitError+0x28>
	__asm volatile
 8005d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	60bb      	str	r3, [r7, #8]
}
 8005d36:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d38:	bf00      	nop
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d0fc      	beq.n	8005d3a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	2000000c 	.word	0x2000000c
	...

08005d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d60:	4b07      	ldr	r3, [pc, #28]	@ (8005d80 <pxCurrentTCBConst2>)
 8005d62:	6819      	ldr	r1, [r3, #0]
 8005d64:	6808      	ldr	r0, [r1, #0]
 8005d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6a:	f380 8809 	msr	PSP, r0
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f04f 0000 	mov.w	r0, #0
 8005d76:	f380 8811 	msr	BASEPRI, r0
 8005d7a:	4770      	bx	lr
 8005d7c:	f3af 8000 	nop.w

08005d80 <pxCurrentTCBConst2>:
 8005d80:	2000090c 	.word	0x2000090c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d84:	bf00      	nop
 8005d86:	bf00      	nop

08005d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d88:	4808      	ldr	r0, [pc, #32]	@ (8005dac <prvPortStartFirstTask+0x24>)
 8005d8a:	6800      	ldr	r0, [r0, #0]
 8005d8c:	6800      	ldr	r0, [r0, #0]
 8005d8e:	f380 8808 	msr	MSP, r0
 8005d92:	f04f 0000 	mov.w	r0, #0
 8005d96:	f380 8814 	msr	CONTROL, r0
 8005d9a:	b662      	cpsie	i
 8005d9c:	b661      	cpsie	f
 8005d9e:	f3bf 8f4f 	dsb	sy
 8005da2:	f3bf 8f6f 	isb	sy
 8005da6:	df00      	svc	0
 8005da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005daa:	bf00      	nop
 8005dac:	e000ed08 	.word	0xe000ed08

08005db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005db6:	4b47      	ldr	r3, [pc, #284]	@ (8005ed4 <xPortStartScheduler+0x124>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a47      	ldr	r2, [pc, #284]	@ (8005ed8 <xPortStartScheduler+0x128>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d10b      	bne.n	8005dd8 <xPortStartScheduler+0x28>
	__asm volatile
 8005dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc4:	f383 8811 	msr	BASEPRI, r3
 8005dc8:	f3bf 8f6f 	isb	sy
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	60fb      	str	r3, [r7, #12]
}
 8005dd2:	bf00      	nop
 8005dd4:	bf00      	nop
 8005dd6:	e7fd      	b.n	8005dd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005dd8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ed4 <xPortStartScheduler+0x124>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a3f      	ldr	r2, [pc, #252]	@ (8005edc <xPortStartScheduler+0x12c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d10b      	bne.n	8005dfa <xPortStartScheduler+0x4a>
	__asm volatile
 8005de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de6:	f383 8811 	msr	BASEPRI, r3
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	f3bf 8f4f 	dsb	sy
 8005df2:	613b      	str	r3, [r7, #16]
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop
 8005df8:	e7fd      	b.n	8005df6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dfa:	4b39      	ldr	r3, [pc, #228]	@ (8005ee0 <xPortStartScheduler+0x130>)
 8005dfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	22ff      	movs	r2, #255	@ 0xff
 8005e0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	4b31      	ldr	r3, [pc, #196]	@ (8005ee4 <xPortStartScheduler+0x134>)
 8005e20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e22:	4b31      	ldr	r3, [pc, #196]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e24:	2207      	movs	r2, #7
 8005e26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e28:	e009      	b.n	8005e3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	4a2d      	ldr	r2, [pc, #180]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	005b      	lsls	r3, r3, #1
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e3e:	78fb      	ldrb	r3, [r7, #3]
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e46:	2b80      	cmp	r3, #128	@ 0x80
 8005e48:	d0ef      	beq.n	8005e2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e4a:	4b27      	ldr	r3, [pc, #156]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f1c3 0307 	rsb	r3, r3, #7
 8005e52:	2b04      	cmp	r3, #4
 8005e54:	d00b      	beq.n	8005e6e <xPortStartScheduler+0xbe>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	60bb      	str	r3, [r7, #8]
}
 8005e68:	bf00      	nop
 8005e6a:	bf00      	nop
 8005e6c:	e7fd      	b.n	8005e6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	021b      	lsls	r3, r3, #8
 8005e74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e80:	4a19      	ldr	r2, [pc, #100]	@ (8005ee8 <xPortStartScheduler+0x138>)
 8005e82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	b2da      	uxtb	r2, r3
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e8c:	4b17      	ldr	r3, [pc, #92]	@ (8005eec <xPortStartScheduler+0x13c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a16      	ldr	r2, [pc, #88]	@ (8005eec <xPortStartScheduler+0x13c>)
 8005e92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e98:	4b14      	ldr	r3, [pc, #80]	@ (8005eec <xPortStartScheduler+0x13c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a13      	ldr	r2, [pc, #76]	@ (8005eec <xPortStartScheduler+0x13c>)
 8005e9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005ea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ea4:	f000 f8da 	bl	800605c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ea8:	4b11      	ldr	r3, [pc, #68]	@ (8005ef0 <xPortStartScheduler+0x140>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005eae:	f000 f8f9 	bl	80060a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005eb2:	4b10      	ldr	r3, [pc, #64]	@ (8005ef4 <xPortStartScheduler+0x144>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8005ef4 <xPortStartScheduler+0x144>)
 8005eb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005ebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005ebe:	f7ff ff63 	bl	8005d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ec2:	f7fe ff71 	bl	8004da8 <vTaskSwitchContext>
	prvTaskExitError();
 8005ec6:	f7ff ff17 	bl	8005cf8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	e000ed00 	.word	0xe000ed00
 8005ed8:	410fc271 	.word	0x410fc271
 8005edc:	410fc270 	.word	0x410fc270
 8005ee0:	e000e400 	.word	0xe000e400
 8005ee4:	20000f38 	.word	0x20000f38
 8005ee8:	20000f3c 	.word	0x20000f3c
 8005eec:	e000ed20 	.word	0xe000ed20
 8005ef0:	2000000c 	.word	0x2000000c
 8005ef4:	e000ef34 	.word	0xe000ef34

08005ef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
	__asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f02:	f383 8811 	msr	BASEPRI, r3
 8005f06:	f3bf 8f6f 	isb	sy
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	607b      	str	r3, [r7, #4]
}
 8005f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f12:	4b10      	ldr	r3, [pc, #64]	@ (8005f54 <vPortEnterCritical+0x5c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	3301      	adds	r3, #1
 8005f18:	4a0e      	ldr	r2, [pc, #56]	@ (8005f54 <vPortEnterCritical+0x5c>)
 8005f1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f54 <vPortEnterCritical+0x5c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d110      	bne.n	8005f46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f24:	4b0c      	ldr	r3, [pc, #48]	@ (8005f58 <vPortEnterCritical+0x60>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00b      	beq.n	8005f46 <vPortEnterCritical+0x4e>
	__asm volatile
 8005f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	603b      	str	r3, [r7, #0]
}
 8005f40:	bf00      	nop
 8005f42:	bf00      	nop
 8005f44:	e7fd      	b.n	8005f42 <vPortEnterCritical+0x4a>
	}
}
 8005f46:	bf00      	nop
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	2000000c 	.word	0x2000000c
 8005f58:	e000ed04 	.word	0xe000ed04

08005f5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f62:	4b12      	ldr	r3, [pc, #72]	@ (8005fac <vPortExitCritical+0x50>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10b      	bne.n	8005f82 <vPortExitCritical+0x26>
	__asm volatile
 8005f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	607b      	str	r3, [r7, #4]
}
 8005f7c:	bf00      	nop
 8005f7e:	bf00      	nop
 8005f80:	e7fd      	b.n	8005f7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f82:	4b0a      	ldr	r3, [pc, #40]	@ (8005fac <vPortExitCritical+0x50>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	4a08      	ldr	r2, [pc, #32]	@ (8005fac <vPortExitCritical+0x50>)
 8005f8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f8c:	4b07      	ldr	r3, [pc, #28]	@ (8005fac <vPortExitCritical+0x50>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d105      	bne.n	8005fa0 <vPortExitCritical+0x44>
 8005f94:	2300      	movs	r3, #0
 8005f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	f383 8811 	msr	BASEPRI, r3
}
 8005f9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr
 8005fac:	2000000c 	.word	0x2000000c

08005fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005fb0:	f3ef 8009 	mrs	r0, PSP
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	4b15      	ldr	r3, [pc, #84]	@ (8006010 <pxCurrentTCBConst>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	f01e 0f10 	tst.w	lr, #16
 8005fc0:	bf08      	it	eq
 8005fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fca:	6010      	str	r0, [r2, #0]
 8005fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fd4:	f380 8811 	msr	BASEPRI, r0
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	f3bf 8f6f 	isb	sy
 8005fe0:	f7fe fee2 	bl	8004da8 <vTaskSwitchContext>
 8005fe4:	f04f 0000 	mov.w	r0, #0
 8005fe8:	f380 8811 	msr	BASEPRI, r0
 8005fec:	bc09      	pop	{r0, r3}
 8005fee:	6819      	ldr	r1, [r3, #0]
 8005ff0:	6808      	ldr	r0, [r1, #0]
 8005ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff6:	f01e 0f10 	tst.w	lr, #16
 8005ffa:	bf08      	it	eq
 8005ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006000:	f380 8809 	msr	PSP, r0
 8006004:	f3bf 8f6f 	isb	sy
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	f3af 8000 	nop.w

08006010 <pxCurrentTCBConst>:
 8006010:	2000090c 	.word	0x2000090c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006014:	bf00      	nop
 8006016:	bf00      	nop

08006018 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
	__asm volatile
 800601e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006022:	f383 8811 	msr	BASEPRI, r3
 8006026:	f3bf 8f6f 	isb	sy
 800602a:	f3bf 8f4f 	dsb	sy
 800602e:	607b      	str	r3, [r7, #4]
}
 8006030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006032:	f7fe fdff 	bl	8004c34 <xTaskIncrementTick>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800603c:	4b06      	ldr	r3, [pc, #24]	@ (8006058 <xPortSysTickHandler+0x40>)
 800603e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	2300      	movs	r3, #0
 8006046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	f383 8811 	msr	BASEPRI, r3
}
 800604e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006050:	bf00      	nop
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	e000ed04 	.word	0xe000ed04

0800605c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006060:	4b0b      	ldr	r3, [pc, #44]	@ (8006090 <vPortSetupTimerInterrupt+0x34>)
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006066:	4b0b      	ldr	r3, [pc, #44]	@ (8006094 <vPortSetupTimerInterrupt+0x38>)
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800606c:	4b0a      	ldr	r3, [pc, #40]	@ (8006098 <vPortSetupTimerInterrupt+0x3c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a0a      	ldr	r2, [pc, #40]	@ (800609c <vPortSetupTimerInterrupt+0x40>)
 8006072:	fba2 2303 	umull	r2, r3, r2, r3
 8006076:	099b      	lsrs	r3, r3, #6
 8006078:	4a09      	ldr	r2, [pc, #36]	@ (80060a0 <vPortSetupTimerInterrupt+0x44>)
 800607a:	3b01      	subs	r3, #1
 800607c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800607e:	4b04      	ldr	r3, [pc, #16]	@ (8006090 <vPortSetupTimerInterrupt+0x34>)
 8006080:	2207      	movs	r2, #7
 8006082:	601a      	str	r2, [r3, #0]
}
 8006084:	bf00      	nop
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	e000e010 	.word	0xe000e010
 8006094:	e000e018 	.word	0xe000e018
 8006098:	20000000 	.word	0x20000000
 800609c:	10624dd3 	.word	0x10624dd3
 80060a0:	e000e014 	.word	0xe000e014

080060a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80060a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80060b4 <vPortEnableVFP+0x10>
 80060a8:	6801      	ldr	r1, [r0, #0]
 80060aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80060ae:	6001      	str	r1, [r0, #0]
 80060b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80060b2:	bf00      	nop
 80060b4:	e000ed88 	.word	0xe000ed88

080060b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80060be:	f3ef 8305 	mrs	r3, IPSR
 80060c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b0f      	cmp	r3, #15
 80060c8:	d915      	bls.n	80060f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060ca:	4a18      	ldr	r2, [pc, #96]	@ (800612c <vPortValidateInterruptPriority+0x74>)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4413      	add	r3, r2
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060d4:	4b16      	ldr	r3, [pc, #88]	@ (8006130 <vPortValidateInterruptPriority+0x78>)
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	7afa      	ldrb	r2, [r7, #11]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d20b      	bcs.n	80060f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80060de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e2:	f383 8811 	msr	BASEPRI, r3
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	607b      	str	r3, [r7, #4]
}
 80060f0:	bf00      	nop
 80060f2:	bf00      	nop
 80060f4:	e7fd      	b.n	80060f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006134 <vPortValidateInterruptPriority+0x7c>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006138 <vPortValidateInterruptPriority+0x80>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d90b      	bls.n	800611e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	603b      	str	r3, [r7, #0]
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	e7fd      	b.n	800611a <vPortValidateInterruptPriority+0x62>
	}
 800611e:	bf00      	nop
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	e000e3f0 	.word	0xe000e3f0
 8006130:	20000f38 	.word	0x20000f38
 8006134:	e000ed0c 	.word	0xe000ed0c
 8006138:	20000f3c 	.word	0x20000f3c

0800613c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08a      	sub	sp, #40	@ 0x28
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006144:	2300      	movs	r3, #0
 8006146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006148:	f7fe fcb8 	bl	8004abc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800614c:	4b5c      	ldr	r3, [pc, #368]	@ (80062c0 <pvPortMalloc+0x184>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d101      	bne.n	8006158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006154:	f000 f924 	bl	80063a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006158:	4b5a      	ldr	r3, [pc, #360]	@ (80062c4 <pvPortMalloc+0x188>)
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4013      	ands	r3, r2
 8006160:	2b00      	cmp	r3, #0
 8006162:	f040 8095 	bne.w	8006290 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01e      	beq.n	80061aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800616c:	2208      	movs	r2, #8
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4413      	add	r3, r2
 8006172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	2b00      	cmp	r3, #0
 800617c:	d015      	beq.n	80061aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f023 0307 	bic.w	r3, r3, #7
 8006184:	3308      	adds	r3, #8
 8006186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00b      	beq.n	80061aa <pvPortMalloc+0x6e>
	__asm volatile
 8006192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	617b      	str	r3, [r7, #20]
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop
 80061a8:	e7fd      	b.n	80061a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d06f      	beq.n	8006290 <pvPortMalloc+0x154>
 80061b0:	4b45      	ldr	r3, [pc, #276]	@ (80062c8 <pvPortMalloc+0x18c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d86a      	bhi.n	8006290 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80061ba:	4b44      	ldr	r3, [pc, #272]	@ (80062cc <pvPortMalloc+0x190>)
 80061bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80061be:	4b43      	ldr	r3, [pc, #268]	@ (80062cc <pvPortMalloc+0x190>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061c4:	e004      	b.n	80061d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d903      	bls.n	80061e2 <pvPortMalloc+0xa6>
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1f1      	bne.n	80061c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061e2:	4b37      	ldr	r3, [pc, #220]	@ (80062c0 <pvPortMalloc+0x184>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d051      	beq.n	8006290 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2208      	movs	r2, #8
 80061f2:	4413      	add	r3, r2
 80061f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	6a3b      	ldr	r3, [r7, #32]
 80061fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	1ad2      	subs	r2, r2, r3
 8006206:	2308      	movs	r3, #8
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	429a      	cmp	r2, r3
 800620c:	d920      	bls.n	8006250 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800620e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4413      	add	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00b      	beq.n	8006238 <pvPortMalloc+0xfc>
	__asm volatile
 8006220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006224:	f383 8811 	msr	BASEPRI, r3
 8006228:	f3bf 8f6f 	isb	sy
 800622c:	f3bf 8f4f 	dsb	sy
 8006230:	613b      	str	r3, [r7, #16]
}
 8006232:	bf00      	nop
 8006234:	bf00      	nop
 8006236:	e7fd      	b.n	8006234 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	1ad2      	subs	r2, r2, r3
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800624a:	69b8      	ldr	r0, [r7, #24]
 800624c:	f000 f90a 	bl	8006464 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006250:	4b1d      	ldr	r3, [pc, #116]	@ (80062c8 <pvPortMalloc+0x18c>)
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	4a1b      	ldr	r2, [pc, #108]	@ (80062c8 <pvPortMalloc+0x18c>)
 800625c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800625e:	4b1a      	ldr	r3, [pc, #104]	@ (80062c8 <pvPortMalloc+0x18c>)
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	4b1b      	ldr	r3, [pc, #108]	@ (80062d0 <pvPortMalloc+0x194>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	429a      	cmp	r2, r3
 8006268:	d203      	bcs.n	8006272 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800626a:	4b17      	ldr	r3, [pc, #92]	@ (80062c8 <pvPortMalloc+0x18c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a18      	ldr	r2, [pc, #96]	@ (80062d0 <pvPortMalloc+0x194>)
 8006270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	4b13      	ldr	r3, [pc, #76]	@ (80062c4 <pvPortMalloc+0x188>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	431a      	orrs	r2, r3
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006282:	2200      	movs	r2, #0
 8006284:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006286:	4b13      	ldr	r3, [pc, #76]	@ (80062d4 <pvPortMalloc+0x198>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3301      	adds	r3, #1
 800628c:	4a11      	ldr	r2, [pc, #68]	@ (80062d4 <pvPortMalloc+0x198>)
 800628e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006290:	f7fe fc22 	bl	8004ad8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00b      	beq.n	80062b6 <pvPortMalloc+0x17a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	60fb      	str	r3, [r7, #12]
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	e7fd      	b.n	80062b2 <pvPortMalloc+0x176>
	return pvReturn;
 80062b6:	69fb      	ldr	r3, [r7, #28]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3728      	adds	r7, #40	@ 0x28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	20004b48 	.word	0x20004b48
 80062c4:	20004b5c 	.word	0x20004b5c
 80062c8:	20004b4c 	.word	0x20004b4c
 80062cc:	20004b40 	.word	0x20004b40
 80062d0:	20004b50 	.word	0x20004b50
 80062d4:	20004b54 	.word	0x20004b54

080062d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d04f      	beq.n	800638a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062ea:	2308      	movs	r3, #8
 80062ec:	425b      	negs	r3, r3
 80062ee:	697a      	ldr	r2, [r7, #20]
 80062f0:	4413      	add	r3, r2
 80062f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	4b25      	ldr	r3, [pc, #148]	@ (8006394 <vPortFree+0xbc>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4013      	ands	r3, r2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10b      	bne.n	800631e <vPortFree+0x46>
	__asm volatile
 8006306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630a:	f383 8811 	msr	BASEPRI, r3
 800630e:	f3bf 8f6f 	isb	sy
 8006312:	f3bf 8f4f 	dsb	sy
 8006316:	60fb      	str	r3, [r7, #12]
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	e7fd      	b.n	800631a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00b      	beq.n	800633e <vPortFree+0x66>
	__asm volatile
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	f383 8811 	msr	BASEPRI, r3
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f3bf 8f4f 	dsb	sy
 8006336:	60bb      	str	r3, [r7, #8]
}
 8006338:	bf00      	nop
 800633a:	bf00      	nop
 800633c:	e7fd      	b.n	800633a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	4b14      	ldr	r3, [pc, #80]	@ (8006394 <vPortFree+0xbc>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4013      	ands	r3, r2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01e      	beq.n	800638a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d11a      	bne.n	800638a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	4b0e      	ldr	r3, [pc, #56]	@ (8006394 <vPortFree+0xbc>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	43db      	mvns	r3, r3
 800635e:	401a      	ands	r2, r3
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006364:	f7fe fbaa 	bl	8004abc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <vPortFree+0xc0>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4413      	add	r3, r2
 8006372:	4a09      	ldr	r2, [pc, #36]	@ (8006398 <vPortFree+0xc0>)
 8006374:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006376:	6938      	ldr	r0, [r7, #16]
 8006378:	f000 f874 	bl	8006464 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <vPortFree+0xc4>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3301      	adds	r3, #1
 8006382:	4a06      	ldr	r2, [pc, #24]	@ (800639c <vPortFree+0xc4>)
 8006384:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006386:	f7fe fba7 	bl	8004ad8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800638a:	bf00      	nop
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	20004b5c 	.word	0x20004b5c
 8006398:	20004b4c 	.word	0x20004b4c
 800639c:	20004b58 	.word	0x20004b58

080063a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80063a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80063aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80063ac:	4b27      	ldr	r3, [pc, #156]	@ (800644c <prvHeapInit+0xac>)
 80063ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00c      	beq.n	80063d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3307      	adds	r3, #7
 80063be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f023 0307 	bic.w	r3, r3, #7
 80063c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	4a1f      	ldr	r2, [pc, #124]	@ (800644c <prvHeapInit+0xac>)
 80063d0:	4413      	add	r3, r2
 80063d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006450 <prvHeapInit+0xb0>)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063de:	4b1c      	ldr	r3, [pc, #112]	@ (8006450 <prvHeapInit+0xb0>)
 80063e0:	2200      	movs	r2, #0
 80063e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	4413      	add	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063ec:	2208      	movs	r2, #8
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	1a9b      	subs	r3, r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0307 	bic.w	r3, r3, #7
 80063fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4a15      	ldr	r2, [pc, #84]	@ (8006454 <prvHeapInit+0xb4>)
 8006400:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006402:	4b14      	ldr	r3, [pc, #80]	@ (8006454 <prvHeapInit+0xb4>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2200      	movs	r2, #0
 8006408:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800640a:	4b12      	ldr	r3, [pc, #72]	@ (8006454 <prvHeapInit+0xb4>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	1ad2      	subs	r2, r2, r3
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006420:	4b0c      	ldr	r3, [pc, #48]	@ (8006454 <prvHeapInit+0xb4>)
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	4a0a      	ldr	r2, [pc, #40]	@ (8006458 <prvHeapInit+0xb8>)
 800642e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4a09      	ldr	r2, [pc, #36]	@ (800645c <prvHeapInit+0xbc>)
 8006436:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006438:	4b09      	ldr	r3, [pc, #36]	@ (8006460 <prvHeapInit+0xc0>)
 800643a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800643e:	601a      	str	r2, [r3, #0]
}
 8006440:	bf00      	nop
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	20000f40 	.word	0x20000f40
 8006450:	20004b40 	.word	0x20004b40
 8006454:	20004b48 	.word	0x20004b48
 8006458:	20004b50 	.word	0x20004b50
 800645c:	20004b4c 	.word	0x20004b4c
 8006460:	20004b5c 	.word	0x20004b5c

08006464 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006464:	b480      	push	{r7}
 8006466:	b085      	sub	sp, #20
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800646c:	4b28      	ldr	r3, [pc, #160]	@ (8006510 <prvInsertBlockIntoFreeList+0xac>)
 800646e:	60fb      	str	r3, [r7, #12]
 8006470:	e002      	b.n	8006478 <prvInsertBlockIntoFreeList+0x14>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	429a      	cmp	r2, r3
 8006480:	d8f7      	bhi.n	8006472 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	4413      	add	r3, r2
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	429a      	cmp	r2, r3
 8006492:	d108      	bne.n	80064a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	441a      	add	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	441a      	add	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d118      	bne.n	80064ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4b15      	ldr	r3, [pc, #84]	@ (8006514 <prvInsertBlockIntoFreeList+0xb0>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d00d      	beq.n	80064e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	441a      	add	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	e008      	b.n	80064f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <prvInsertBlockIntoFreeList+0xb0>)
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	e003      	b.n	80064f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d002      	beq.n	8006502 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006502:	bf00      	nop
 8006504:	3714      	adds	r7, #20
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	20004b40 	.word	0x20004b40
 8006514:	20004b48 	.word	0x20004b48

08006518 <std>:
 8006518:	2300      	movs	r3, #0
 800651a:	b510      	push	{r4, lr}
 800651c:	4604      	mov	r4, r0
 800651e:	e9c0 3300 	strd	r3, r3, [r0]
 8006522:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006526:	6083      	str	r3, [r0, #8]
 8006528:	8181      	strh	r1, [r0, #12]
 800652a:	6643      	str	r3, [r0, #100]	@ 0x64
 800652c:	81c2      	strh	r2, [r0, #14]
 800652e:	6183      	str	r3, [r0, #24]
 8006530:	4619      	mov	r1, r3
 8006532:	2208      	movs	r2, #8
 8006534:	305c      	adds	r0, #92	@ 0x5c
 8006536:	f000 f9f9 	bl	800692c <memset>
 800653a:	4b0d      	ldr	r3, [pc, #52]	@ (8006570 <std+0x58>)
 800653c:	6263      	str	r3, [r4, #36]	@ 0x24
 800653e:	4b0d      	ldr	r3, [pc, #52]	@ (8006574 <std+0x5c>)
 8006540:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006542:	4b0d      	ldr	r3, [pc, #52]	@ (8006578 <std+0x60>)
 8006544:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006546:	4b0d      	ldr	r3, [pc, #52]	@ (800657c <std+0x64>)
 8006548:	6323      	str	r3, [r4, #48]	@ 0x30
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <std+0x68>)
 800654c:	6224      	str	r4, [r4, #32]
 800654e:	429c      	cmp	r4, r3
 8006550:	d006      	beq.n	8006560 <std+0x48>
 8006552:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006556:	4294      	cmp	r4, r2
 8006558:	d002      	beq.n	8006560 <std+0x48>
 800655a:	33d0      	adds	r3, #208	@ 0xd0
 800655c:	429c      	cmp	r4, r3
 800655e:	d105      	bne.n	800656c <std+0x54>
 8006560:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006568:	f000 bab6 	b.w	8006ad8 <__retarget_lock_init_recursive>
 800656c:	bd10      	pop	{r4, pc}
 800656e:	bf00      	nop
 8006570:	0800677d 	.word	0x0800677d
 8006574:	0800679f 	.word	0x0800679f
 8006578:	080067d7 	.word	0x080067d7
 800657c:	080067fb 	.word	0x080067fb
 8006580:	20004b60 	.word	0x20004b60

08006584 <stdio_exit_handler>:
 8006584:	4a02      	ldr	r2, [pc, #8]	@ (8006590 <stdio_exit_handler+0xc>)
 8006586:	4903      	ldr	r1, [pc, #12]	@ (8006594 <stdio_exit_handler+0x10>)
 8006588:	4803      	ldr	r0, [pc, #12]	@ (8006598 <stdio_exit_handler+0x14>)
 800658a:	f000 b869 	b.w	8006660 <_fwalk_sglue>
 800658e:	bf00      	nop
 8006590:	20000010 	.word	0x20000010
 8006594:	08007391 	.word	0x08007391
 8006598:	20000020 	.word	0x20000020

0800659c <cleanup_stdio>:
 800659c:	6841      	ldr	r1, [r0, #4]
 800659e:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <cleanup_stdio+0x34>)
 80065a0:	4299      	cmp	r1, r3
 80065a2:	b510      	push	{r4, lr}
 80065a4:	4604      	mov	r4, r0
 80065a6:	d001      	beq.n	80065ac <cleanup_stdio+0x10>
 80065a8:	f000 fef2 	bl	8007390 <_fflush_r>
 80065ac:	68a1      	ldr	r1, [r4, #8]
 80065ae:	4b09      	ldr	r3, [pc, #36]	@ (80065d4 <cleanup_stdio+0x38>)
 80065b0:	4299      	cmp	r1, r3
 80065b2:	d002      	beq.n	80065ba <cleanup_stdio+0x1e>
 80065b4:	4620      	mov	r0, r4
 80065b6:	f000 feeb 	bl	8007390 <_fflush_r>
 80065ba:	68e1      	ldr	r1, [r4, #12]
 80065bc:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <cleanup_stdio+0x3c>)
 80065be:	4299      	cmp	r1, r3
 80065c0:	d004      	beq.n	80065cc <cleanup_stdio+0x30>
 80065c2:	4620      	mov	r0, r4
 80065c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c8:	f000 bee2 	b.w	8007390 <_fflush_r>
 80065cc:	bd10      	pop	{r4, pc}
 80065ce:	bf00      	nop
 80065d0:	20004b60 	.word	0x20004b60
 80065d4:	20004bc8 	.word	0x20004bc8
 80065d8:	20004c30 	.word	0x20004c30

080065dc <global_stdio_init.part.0>:
 80065dc:	b510      	push	{r4, lr}
 80065de:	4b0b      	ldr	r3, [pc, #44]	@ (800660c <global_stdio_init.part.0+0x30>)
 80065e0:	4c0b      	ldr	r4, [pc, #44]	@ (8006610 <global_stdio_init.part.0+0x34>)
 80065e2:	4a0c      	ldr	r2, [pc, #48]	@ (8006614 <global_stdio_init.part.0+0x38>)
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	4620      	mov	r0, r4
 80065e8:	2200      	movs	r2, #0
 80065ea:	2104      	movs	r1, #4
 80065ec:	f7ff ff94 	bl	8006518 <std>
 80065f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065f4:	2201      	movs	r2, #1
 80065f6:	2109      	movs	r1, #9
 80065f8:	f7ff ff8e 	bl	8006518 <std>
 80065fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006600:	2202      	movs	r2, #2
 8006602:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006606:	2112      	movs	r1, #18
 8006608:	f7ff bf86 	b.w	8006518 <std>
 800660c:	20004c98 	.word	0x20004c98
 8006610:	20004b60 	.word	0x20004b60
 8006614:	08006585 	.word	0x08006585

08006618 <__sfp_lock_acquire>:
 8006618:	4801      	ldr	r0, [pc, #4]	@ (8006620 <__sfp_lock_acquire+0x8>)
 800661a:	f000 ba5e 	b.w	8006ada <__retarget_lock_acquire_recursive>
 800661e:	bf00      	nop
 8006620:	20004ca1 	.word	0x20004ca1

08006624 <__sfp_lock_release>:
 8006624:	4801      	ldr	r0, [pc, #4]	@ (800662c <__sfp_lock_release+0x8>)
 8006626:	f000 ba59 	b.w	8006adc <__retarget_lock_release_recursive>
 800662a:	bf00      	nop
 800662c:	20004ca1 	.word	0x20004ca1

08006630 <__sinit>:
 8006630:	b510      	push	{r4, lr}
 8006632:	4604      	mov	r4, r0
 8006634:	f7ff fff0 	bl	8006618 <__sfp_lock_acquire>
 8006638:	6a23      	ldr	r3, [r4, #32]
 800663a:	b11b      	cbz	r3, 8006644 <__sinit+0x14>
 800663c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006640:	f7ff bff0 	b.w	8006624 <__sfp_lock_release>
 8006644:	4b04      	ldr	r3, [pc, #16]	@ (8006658 <__sinit+0x28>)
 8006646:	6223      	str	r3, [r4, #32]
 8006648:	4b04      	ldr	r3, [pc, #16]	@ (800665c <__sinit+0x2c>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1f5      	bne.n	800663c <__sinit+0xc>
 8006650:	f7ff ffc4 	bl	80065dc <global_stdio_init.part.0>
 8006654:	e7f2      	b.n	800663c <__sinit+0xc>
 8006656:	bf00      	nop
 8006658:	0800659d 	.word	0x0800659d
 800665c:	20004c98 	.word	0x20004c98

08006660 <_fwalk_sglue>:
 8006660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006664:	4607      	mov	r7, r0
 8006666:	4688      	mov	r8, r1
 8006668:	4614      	mov	r4, r2
 800666a:	2600      	movs	r6, #0
 800666c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006670:	f1b9 0901 	subs.w	r9, r9, #1
 8006674:	d505      	bpl.n	8006682 <_fwalk_sglue+0x22>
 8006676:	6824      	ldr	r4, [r4, #0]
 8006678:	2c00      	cmp	r4, #0
 800667a:	d1f7      	bne.n	800666c <_fwalk_sglue+0xc>
 800667c:	4630      	mov	r0, r6
 800667e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006682:	89ab      	ldrh	r3, [r5, #12]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d907      	bls.n	8006698 <_fwalk_sglue+0x38>
 8006688:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800668c:	3301      	adds	r3, #1
 800668e:	d003      	beq.n	8006698 <_fwalk_sglue+0x38>
 8006690:	4629      	mov	r1, r5
 8006692:	4638      	mov	r0, r7
 8006694:	47c0      	blx	r8
 8006696:	4306      	orrs	r6, r0
 8006698:	3568      	adds	r5, #104	@ 0x68
 800669a:	e7e9      	b.n	8006670 <_fwalk_sglue+0x10>

0800669c <iprintf>:
 800669c:	b40f      	push	{r0, r1, r2, r3}
 800669e:	b507      	push	{r0, r1, r2, lr}
 80066a0:	4906      	ldr	r1, [pc, #24]	@ (80066bc <iprintf+0x20>)
 80066a2:	ab04      	add	r3, sp, #16
 80066a4:	6808      	ldr	r0, [r1, #0]
 80066a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80066aa:	6881      	ldr	r1, [r0, #8]
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	f000 fb47 	bl	8006d40 <_vfiprintf_r>
 80066b2:	b003      	add	sp, #12
 80066b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80066b8:	b004      	add	sp, #16
 80066ba:	4770      	bx	lr
 80066bc:	2000001c 	.word	0x2000001c

080066c0 <_puts_r>:
 80066c0:	6a03      	ldr	r3, [r0, #32]
 80066c2:	b570      	push	{r4, r5, r6, lr}
 80066c4:	6884      	ldr	r4, [r0, #8]
 80066c6:	4605      	mov	r5, r0
 80066c8:	460e      	mov	r6, r1
 80066ca:	b90b      	cbnz	r3, 80066d0 <_puts_r+0x10>
 80066cc:	f7ff ffb0 	bl	8006630 <__sinit>
 80066d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066d2:	07db      	lsls	r3, r3, #31
 80066d4:	d405      	bmi.n	80066e2 <_puts_r+0x22>
 80066d6:	89a3      	ldrh	r3, [r4, #12]
 80066d8:	0598      	lsls	r0, r3, #22
 80066da:	d402      	bmi.n	80066e2 <_puts_r+0x22>
 80066dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066de:	f000 f9fc 	bl	8006ada <__retarget_lock_acquire_recursive>
 80066e2:	89a3      	ldrh	r3, [r4, #12]
 80066e4:	0719      	lsls	r1, r3, #28
 80066e6:	d502      	bpl.n	80066ee <_puts_r+0x2e>
 80066e8:	6923      	ldr	r3, [r4, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d135      	bne.n	800675a <_puts_r+0x9a>
 80066ee:	4621      	mov	r1, r4
 80066f0:	4628      	mov	r0, r5
 80066f2:	f000 f8c5 	bl	8006880 <__swsetup_r>
 80066f6:	b380      	cbz	r0, 800675a <_puts_r+0x9a>
 80066f8:	f04f 35ff 	mov.w	r5, #4294967295
 80066fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066fe:	07da      	lsls	r2, r3, #31
 8006700:	d405      	bmi.n	800670e <_puts_r+0x4e>
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	059b      	lsls	r3, r3, #22
 8006706:	d402      	bmi.n	800670e <_puts_r+0x4e>
 8006708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800670a:	f000 f9e7 	bl	8006adc <__retarget_lock_release_recursive>
 800670e:	4628      	mov	r0, r5
 8006710:	bd70      	pop	{r4, r5, r6, pc}
 8006712:	2b00      	cmp	r3, #0
 8006714:	da04      	bge.n	8006720 <_puts_r+0x60>
 8006716:	69a2      	ldr	r2, [r4, #24]
 8006718:	429a      	cmp	r2, r3
 800671a:	dc17      	bgt.n	800674c <_puts_r+0x8c>
 800671c:	290a      	cmp	r1, #10
 800671e:	d015      	beq.n	800674c <_puts_r+0x8c>
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	6022      	str	r2, [r4, #0]
 8006726:	7019      	strb	r1, [r3, #0]
 8006728:	68a3      	ldr	r3, [r4, #8]
 800672a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800672e:	3b01      	subs	r3, #1
 8006730:	60a3      	str	r3, [r4, #8]
 8006732:	2900      	cmp	r1, #0
 8006734:	d1ed      	bne.n	8006712 <_puts_r+0x52>
 8006736:	2b00      	cmp	r3, #0
 8006738:	da11      	bge.n	800675e <_puts_r+0x9e>
 800673a:	4622      	mov	r2, r4
 800673c:	210a      	movs	r1, #10
 800673e:	4628      	mov	r0, r5
 8006740:	f000 f85f 	bl	8006802 <__swbuf_r>
 8006744:	3001      	adds	r0, #1
 8006746:	d0d7      	beq.n	80066f8 <_puts_r+0x38>
 8006748:	250a      	movs	r5, #10
 800674a:	e7d7      	b.n	80066fc <_puts_r+0x3c>
 800674c:	4622      	mov	r2, r4
 800674e:	4628      	mov	r0, r5
 8006750:	f000 f857 	bl	8006802 <__swbuf_r>
 8006754:	3001      	adds	r0, #1
 8006756:	d1e7      	bne.n	8006728 <_puts_r+0x68>
 8006758:	e7ce      	b.n	80066f8 <_puts_r+0x38>
 800675a:	3e01      	subs	r6, #1
 800675c:	e7e4      	b.n	8006728 <_puts_r+0x68>
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	6022      	str	r2, [r4, #0]
 8006764:	220a      	movs	r2, #10
 8006766:	701a      	strb	r2, [r3, #0]
 8006768:	e7ee      	b.n	8006748 <_puts_r+0x88>
	...

0800676c <puts>:
 800676c:	4b02      	ldr	r3, [pc, #8]	@ (8006778 <puts+0xc>)
 800676e:	4601      	mov	r1, r0
 8006770:	6818      	ldr	r0, [r3, #0]
 8006772:	f7ff bfa5 	b.w	80066c0 <_puts_r>
 8006776:	bf00      	nop
 8006778:	2000001c 	.word	0x2000001c

0800677c <__sread>:
 800677c:	b510      	push	{r4, lr}
 800677e:	460c      	mov	r4, r1
 8006780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006784:	f000 f95a 	bl	8006a3c <_read_r>
 8006788:	2800      	cmp	r0, #0
 800678a:	bfab      	itete	ge
 800678c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800678e:	89a3      	ldrhlt	r3, [r4, #12]
 8006790:	181b      	addge	r3, r3, r0
 8006792:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006796:	bfac      	ite	ge
 8006798:	6563      	strge	r3, [r4, #84]	@ 0x54
 800679a:	81a3      	strhlt	r3, [r4, #12]
 800679c:	bd10      	pop	{r4, pc}

0800679e <__swrite>:
 800679e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067a2:	461f      	mov	r7, r3
 80067a4:	898b      	ldrh	r3, [r1, #12]
 80067a6:	05db      	lsls	r3, r3, #23
 80067a8:	4605      	mov	r5, r0
 80067aa:	460c      	mov	r4, r1
 80067ac:	4616      	mov	r6, r2
 80067ae:	d505      	bpl.n	80067bc <__swrite+0x1e>
 80067b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b4:	2302      	movs	r3, #2
 80067b6:	2200      	movs	r2, #0
 80067b8:	f000 f92e 	bl	8006a18 <_lseek_r>
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067c6:	81a3      	strh	r3, [r4, #12]
 80067c8:	4632      	mov	r2, r6
 80067ca:	463b      	mov	r3, r7
 80067cc:	4628      	mov	r0, r5
 80067ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067d2:	f000 b945 	b.w	8006a60 <_write_r>

080067d6 <__sseek>:
 80067d6:	b510      	push	{r4, lr}
 80067d8:	460c      	mov	r4, r1
 80067da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067de:	f000 f91b 	bl	8006a18 <_lseek_r>
 80067e2:	1c43      	adds	r3, r0, #1
 80067e4:	89a3      	ldrh	r3, [r4, #12]
 80067e6:	bf15      	itete	ne
 80067e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80067ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80067ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80067f2:	81a3      	strheq	r3, [r4, #12]
 80067f4:	bf18      	it	ne
 80067f6:	81a3      	strhne	r3, [r4, #12]
 80067f8:	bd10      	pop	{r4, pc}

080067fa <__sclose>:
 80067fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fe:	f000 b89d 	b.w	800693c <_close_r>

08006802 <__swbuf_r>:
 8006802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006804:	460e      	mov	r6, r1
 8006806:	4614      	mov	r4, r2
 8006808:	4605      	mov	r5, r0
 800680a:	b118      	cbz	r0, 8006814 <__swbuf_r+0x12>
 800680c:	6a03      	ldr	r3, [r0, #32]
 800680e:	b90b      	cbnz	r3, 8006814 <__swbuf_r+0x12>
 8006810:	f7ff ff0e 	bl	8006630 <__sinit>
 8006814:	69a3      	ldr	r3, [r4, #24]
 8006816:	60a3      	str	r3, [r4, #8]
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	071a      	lsls	r2, r3, #28
 800681c:	d501      	bpl.n	8006822 <__swbuf_r+0x20>
 800681e:	6923      	ldr	r3, [r4, #16]
 8006820:	b943      	cbnz	r3, 8006834 <__swbuf_r+0x32>
 8006822:	4621      	mov	r1, r4
 8006824:	4628      	mov	r0, r5
 8006826:	f000 f82b 	bl	8006880 <__swsetup_r>
 800682a:	b118      	cbz	r0, 8006834 <__swbuf_r+0x32>
 800682c:	f04f 37ff 	mov.w	r7, #4294967295
 8006830:	4638      	mov	r0, r7
 8006832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006834:	6823      	ldr	r3, [r4, #0]
 8006836:	6922      	ldr	r2, [r4, #16]
 8006838:	1a98      	subs	r0, r3, r2
 800683a:	6963      	ldr	r3, [r4, #20]
 800683c:	b2f6      	uxtb	r6, r6
 800683e:	4283      	cmp	r3, r0
 8006840:	4637      	mov	r7, r6
 8006842:	dc05      	bgt.n	8006850 <__swbuf_r+0x4e>
 8006844:	4621      	mov	r1, r4
 8006846:	4628      	mov	r0, r5
 8006848:	f000 fda2 	bl	8007390 <_fflush_r>
 800684c:	2800      	cmp	r0, #0
 800684e:	d1ed      	bne.n	800682c <__swbuf_r+0x2a>
 8006850:	68a3      	ldr	r3, [r4, #8]
 8006852:	3b01      	subs	r3, #1
 8006854:	60a3      	str	r3, [r4, #8]
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	1c5a      	adds	r2, r3, #1
 800685a:	6022      	str	r2, [r4, #0]
 800685c:	701e      	strb	r6, [r3, #0]
 800685e:	6962      	ldr	r2, [r4, #20]
 8006860:	1c43      	adds	r3, r0, #1
 8006862:	429a      	cmp	r2, r3
 8006864:	d004      	beq.n	8006870 <__swbuf_r+0x6e>
 8006866:	89a3      	ldrh	r3, [r4, #12]
 8006868:	07db      	lsls	r3, r3, #31
 800686a:	d5e1      	bpl.n	8006830 <__swbuf_r+0x2e>
 800686c:	2e0a      	cmp	r6, #10
 800686e:	d1df      	bne.n	8006830 <__swbuf_r+0x2e>
 8006870:	4621      	mov	r1, r4
 8006872:	4628      	mov	r0, r5
 8006874:	f000 fd8c 	bl	8007390 <_fflush_r>
 8006878:	2800      	cmp	r0, #0
 800687a:	d0d9      	beq.n	8006830 <__swbuf_r+0x2e>
 800687c:	e7d6      	b.n	800682c <__swbuf_r+0x2a>
	...

08006880 <__swsetup_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <__swsetup_r+0xa8>)
 8006884:	4605      	mov	r5, r0
 8006886:	6818      	ldr	r0, [r3, #0]
 8006888:	460c      	mov	r4, r1
 800688a:	b118      	cbz	r0, 8006894 <__swsetup_r+0x14>
 800688c:	6a03      	ldr	r3, [r0, #32]
 800688e:	b90b      	cbnz	r3, 8006894 <__swsetup_r+0x14>
 8006890:	f7ff fece 	bl	8006630 <__sinit>
 8006894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006898:	0719      	lsls	r1, r3, #28
 800689a:	d422      	bmi.n	80068e2 <__swsetup_r+0x62>
 800689c:	06da      	lsls	r2, r3, #27
 800689e:	d407      	bmi.n	80068b0 <__swsetup_r+0x30>
 80068a0:	2209      	movs	r2, #9
 80068a2:	602a      	str	r2, [r5, #0]
 80068a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068a8:	81a3      	strh	r3, [r4, #12]
 80068aa:	f04f 30ff 	mov.w	r0, #4294967295
 80068ae:	e033      	b.n	8006918 <__swsetup_r+0x98>
 80068b0:	0758      	lsls	r0, r3, #29
 80068b2:	d512      	bpl.n	80068da <__swsetup_r+0x5a>
 80068b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068b6:	b141      	cbz	r1, 80068ca <__swsetup_r+0x4a>
 80068b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068bc:	4299      	cmp	r1, r3
 80068be:	d002      	beq.n	80068c6 <__swsetup_r+0x46>
 80068c0:	4628      	mov	r0, r5
 80068c2:	f000 f91b 	bl	8006afc <_free_r>
 80068c6:	2300      	movs	r3, #0
 80068c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80068ca:	89a3      	ldrh	r3, [r4, #12]
 80068cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80068d0:	81a3      	strh	r3, [r4, #12]
 80068d2:	2300      	movs	r3, #0
 80068d4:	6063      	str	r3, [r4, #4]
 80068d6:	6923      	ldr	r3, [r4, #16]
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	89a3      	ldrh	r3, [r4, #12]
 80068dc:	f043 0308 	orr.w	r3, r3, #8
 80068e0:	81a3      	strh	r3, [r4, #12]
 80068e2:	6923      	ldr	r3, [r4, #16]
 80068e4:	b94b      	cbnz	r3, 80068fa <__swsetup_r+0x7a>
 80068e6:	89a3      	ldrh	r3, [r4, #12]
 80068e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80068ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068f0:	d003      	beq.n	80068fa <__swsetup_r+0x7a>
 80068f2:	4621      	mov	r1, r4
 80068f4:	4628      	mov	r0, r5
 80068f6:	f000 fd99 	bl	800742c <__smakebuf_r>
 80068fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068fe:	f013 0201 	ands.w	r2, r3, #1
 8006902:	d00a      	beq.n	800691a <__swsetup_r+0x9a>
 8006904:	2200      	movs	r2, #0
 8006906:	60a2      	str	r2, [r4, #8]
 8006908:	6962      	ldr	r2, [r4, #20]
 800690a:	4252      	negs	r2, r2
 800690c:	61a2      	str	r2, [r4, #24]
 800690e:	6922      	ldr	r2, [r4, #16]
 8006910:	b942      	cbnz	r2, 8006924 <__swsetup_r+0xa4>
 8006912:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006916:	d1c5      	bne.n	80068a4 <__swsetup_r+0x24>
 8006918:	bd38      	pop	{r3, r4, r5, pc}
 800691a:	0799      	lsls	r1, r3, #30
 800691c:	bf58      	it	pl
 800691e:	6962      	ldrpl	r2, [r4, #20]
 8006920:	60a2      	str	r2, [r4, #8]
 8006922:	e7f4      	b.n	800690e <__swsetup_r+0x8e>
 8006924:	2000      	movs	r0, #0
 8006926:	e7f7      	b.n	8006918 <__swsetup_r+0x98>
 8006928:	2000001c 	.word	0x2000001c

0800692c <memset>:
 800692c:	4402      	add	r2, r0
 800692e:	4603      	mov	r3, r0
 8006930:	4293      	cmp	r3, r2
 8006932:	d100      	bne.n	8006936 <memset+0xa>
 8006934:	4770      	bx	lr
 8006936:	f803 1b01 	strb.w	r1, [r3], #1
 800693a:	e7f9      	b.n	8006930 <memset+0x4>

0800693c <_close_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	4d06      	ldr	r5, [pc, #24]	@ (8006958 <_close_r+0x1c>)
 8006940:	2300      	movs	r3, #0
 8006942:	4604      	mov	r4, r0
 8006944:	4608      	mov	r0, r1
 8006946:	602b      	str	r3, [r5, #0]
 8006948:	f7fa fa2d 	bl	8000da6 <_close>
 800694c:	1c43      	adds	r3, r0, #1
 800694e:	d102      	bne.n	8006956 <_close_r+0x1a>
 8006950:	682b      	ldr	r3, [r5, #0]
 8006952:	b103      	cbz	r3, 8006956 <_close_r+0x1a>
 8006954:	6023      	str	r3, [r4, #0]
 8006956:	bd38      	pop	{r3, r4, r5, pc}
 8006958:	20004c9c 	.word	0x20004c9c

0800695c <_reclaim_reent>:
 800695c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a14 <_reclaim_reent+0xb8>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4283      	cmp	r3, r0
 8006962:	b570      	push	{r4, r5, r6, lr}
 8006964:	4604      	mov	r4, r0
 8006966:	d053      	beq.n	8006a10 <_reclaim_reent+0xb4>
 8006968:	69c3      	ldr	r3, [r0, #28]
 800696a:	b31b      	cbz	r3, 80069b4 <_reclaim_reent+0x58>
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	b163      	cbz	r3, 800698a <_reclaim_reent+0x2e>
 8006970:	2500      	movs	r5, #0
 8006972:	69e3      	ldr	r3, [r4, #28]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	5959      	ldr	r1, [r3, r5]
 8006978:	b9b1      	cbnz	r1, 80069a8 <_reclaim_reent+0x4c>
 800697a:	3504      	adds	r5, #4
 800697c:	2d80      	cmp	r5, #128	@ 0x80
 800697e:	d1f8      	bne.n	8006972 <_reclaim_reent+0x16>
 8006980:	69e3      	ldr	r3, [r4, #28]
 8006982:	4620      	mov	r0, r4
 8006984:	68d9      	ldr	r1, [r3, #12]
 8006986:	f000 f8b9 	bl	8006afc <_free_r>
 800698a:	69e3      	ldr	r3, [r4, #28]
 800698c:	6819      	ldr	r1, [r3, #0]
 800698e:	b111      	cbz	r1, 8006996 <_reclaim_reent+0x3a>
 8006990:	4620      	mov	r0, r4
 8006992:	f000 f8b3 	bl	8006afc <_free_r>
 8006996:	69e3      	ldr	r3, [r4, #28]
 8006998:	689d      	ldr	r5, [r3, #8]
 800699a:	b15d      	cbz	r5, 80069b4 <_reclaim_reent+0x58>
 800699c:	4629      	mov	r1, r5
 800699e:	4620      	mov	r0, r4
 80069a0:	682d      	ldr	r5, [r5, #0]
 80069a2:	f000 f8ab 	bl	8006afc <_free_r>
 80069a6:	e7f8      	b.n	800699a <_reclaim_reent+0x3e>
 80069a8:	680e      	ldr	r6, [r1, #0]
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 f8a6 	bl	8006afc <_free_r>
 80069b0:	4631      	mov	r1, r6
 80069b2:	e7e1      	b.n	8006978 <_reclaim_reent+0x1c>
 80069b4:	6961      	ldr	r1, [r4, #20]
 80069b6:	b111      	cbz	r1, 80069be <_reclaim_reent+0x62>
 80069b8:	4620      	mov	r0, r4
 80069ba:	f000 f89f 	bl	8006afc <_free_r>
 80069be:	69e1      	ldr	r1, [r4, #28]
 80069c0:	b111      	cbz	r1, 80069c8 <_reclaim_reent+0x6c>
 80069c2:	4620      	mov	r0, r4
 80069c4:	f000 f89a 	bl	8006afc <_free_r>
 80069c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80069ca:	b111      	cbz	r1, 80069d2 <_reclaim_reent+0x76>
 80069cc:	4620      	mov	r0, r4
 80069ce:	f000 f895 	bl	8006afc <_free_r>
 80069d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069d4:	b111      	cbz	r1, 80069dc <_reclaim_reent+0x80>
 80069d6:	4620      	mov	r0, r4
 80069d8:	f000 f890 	bl	8006afc <_free_r>
 80069dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80069de:	b111      	cbz	r1, 80069e6 <_reclaim_reent+0x8a>
 80069e0:	4620      	mov	r0, r4
 80069e2:	f000 f88b 	bl	8006afc <_free_r>
 80069e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80069e8:	b111      	cbz	r1, 80069f0 <_reclaim_reent+0x94>
 80069ea:	4620      	mov	r0, r4
 80069ec:	f000 f886 	bl	8006afc <_free_r>
 80069f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80069f2:	b111      	cbz	r1, 80069fa <_reclaim_reent+0x9e>
 80069f4:	4620      	mov	r0, r4
 80069f6:	f000 f881 	bl	8006afc <_free_r>
 80069fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80069fc:	b111      	cbz	r1, 8006a04 <_reclaim_reent+0xa8>
 80069fe:	4620      	mov	r0, r4
 8006a00:	f000 f87c 	bl	8006afc <_free_r>
 8006a04:	6a23      	ldr	r3, [r4, #32]
 8006a06:	b11b      	cbz	r3, 8006a10 <_reclaim_reent+0xb4>
 8006a08:	4620      	mov	r0, r4
 8006a0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a0e:	4718      	bx	r3
 8006a10:	bd70      	pop	{r4, r5, r6, pc}
 8006a12:	bf00      	nop
 8006a14:	2000001c 	.word	0x2000001c

08006a18 <_lseek_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d07      	ldr	r5, [pc, #28]	@ (8006a38 <_lseek_r+0x20>)
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	4608      	mov	r0, r1
 8006a20:	4611      	mov	r1, r2
 8006a22:	2200      	movs	r2, #0
 8006a24:	602a      	str	r2, [r5, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	f7fa f9e4 	bl	8000df4 <_lseek>
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d102      	bne.n	8006a36 <_lseek_r+0x1e>
 8006a30:	682b      	ldr	r3, [r5, #0]
 8006a32:	b103      	cbz	r3, 8006a36 <_lseek_r+0x1e>
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	bd38      	pop	{r3, r4, r5, pc}
 8006a38:	20004c9c 	.word	0x20004c9c

08006a3c <_read_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4d07      	ldr	r5, [pc, #28]	@ (8006a5c <_read_r+0x20>)
 8006a40:	4604      	mov	r4, r0
 8006a42:	4608      	mov	r0, r1
 8006a44:	4611      	mov	r1, r2
 8006a46:	2200      	movs	r2, #0
 8006a48:	602a      	str	r2, [r5, #0]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f7fa f972 	bl	8000d34 <_read>
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d102      	bne.n	8006a5a <_read_r+0x1e>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	b103      	cbz	r3, 8006a5a <_read_r+0x1e>
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	20004c9c 	.word	0x20004c9c

08006a60 <_write_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	4d07      	ldr	r5, [pc, #28]	@ (8006a80 <_write_r+0x20>)
 8006a64:	4604      	mov	r4, r0
 8006a66:	4608      	mov	r0, r1
 8006a68:	4611      	mov	r1, r2
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	602a      	str	r2, [r5, #0]
 8006a6e:	461a      	mov	r2, r3
 8006a70:	f7fa f97d 	bl	8000d6e <_write>
 8006a74:	1c43      	adds	r3, r0, #1
 8006a76:	d102      	bne.n	8006a7e <_write_r+0x1e>
 8006a78:	682b      	ldr	r3, [r5, #0]
 8006a7a:	b103      	cbz	r3, 8006a7e <_write_r+0x1e>
 8006a7c:	6023      	str	r3, [r4, #0]
 8006a7e:	bd38      	pop	{r3, r4, r5, pc}
 8006a80:	20004c9c 	.word	0x20004c9c

08006a84 <__errno>:
 8006a84:	4b01      	ldr	r3, [pc, #4]	@ (8006a8c <__errno+0x8>)
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	2000001c 	.word	0x2000001c

08006a90 <__libc_init_array>:
 8006a90:	b570      	push	{r4, r5, r6, lr}
 8006a92:	4d0d      	ldr	r5, [pc, #52]	@ (8006ac8 <__libc_init_array+0x38>)
 8006a94:	4c0d      	ldr	r4, [pc, #52]	@ (8006acc <__libc_init_array+0x3c>)
 8006a96:	1b64      	subs	r4, r4, r5
 8006a98:	10a4      	asrs	r4, r4, #2
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	42a6      	cmp	r6, r4
 8006a9e:	d109      	bne.n	8006ab4 <__libc_init_array+0x24>
 8006aa0:	4d0b      	ldr	r5, [pc, #44]	@ (8006ad0 <__libc_init_array+0x40>)
 8006aa2:	4c0c      	ldr	r4, [pc, #48]	@ (8006ad4 <__libc_init_array+0x44>)
 8006aa4:	f000 fd30 	bl	8007508 <_init>
 8006aa8:	1b64      	subs	r4, r4, r5
 8006aaa:	10a4      	asrs	r4, r4, #2
 8006aac:	2600      	movs	r6, #0
 8006aae:	42a6      	cmp	r6, r4
 8006ab0:	d105      	bne.n	8006abe <__libc_init_array+0x2e>
 8006ab2:	bd70      	pop	{r4, r5, r6, pc}
 8006ab4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ab8:	4798      	blx	r3
 8006aba:	3601      	adds	r6, #1
 8006abc:	e7ee      	b.n	8006a9c <__libc_init_array+0xc>
 8006abe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac2:	4798      	blx	r3
 8006ac4:	3601      	adds	r6, #1
 8006ac6:	e7f2      	b.n	8006aae <__libc_init_array+0x1e>
 8006ac8:	0800779c 	.word	0x0800779c
 8006acc:	0800779c 	.word	0x0800779c
 8006ad0:	0800779c 	.word	0x0800779c
 8006ad4:	080077a0 	.word	0x080077a0

08006ad8 <__retarget_lock_init_recursive>:
 8006ad8:	4770      	bx	lr

08006ada <__retarget_lock_acquire_recursive>:
 8006ada:	4770      	bx	lr

08006adc <__retarget_lock_release_recursive>:
 8006adc:	4770      	bx	lr

08006ade <memcpy>:
 8006ade:	440a      	add	r2, r1
 8006ae0:	4291      	cmp	r1, r2
 8006ae2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ae6:	d100      	bne.n	8006aea <memcpy+0xc>
 8006ae8:	4770      	bx	lr
 8006aea:	b510      	push	{r4, lr}
 8006aec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006af4:	4291      	cmp	r1, r2
 8006af6:	d1f9      	bne.n	8006aec <memcpy+0xe>
 8006af8:	bd10      	pop	{r4, pc}
	...

08006afc <_free_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4605      	mov	r5, r0
 8006b00:	2900      	cmp	r1, #0
 8006b02:	d041      	beq.n	8006b88 <_free_r+0x8c>
 8006b04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b08:	1f0c      	subs	r4, r1, #4
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	bfb8      	it	lt
 8006b0e:	18e4      	addlt	r4, r4, r3
 8006b10:	f000 f8e0 	bl	8006cd4 <__malloc_lock>
 8006b14:	4a1d      	ldr	r2, [pc, #116]	@ (8006b8c <_free_r+0x90>)
 8006b16:	6813      	ldr	r3, [r2, #0]
 8006b18:	b933      	cbnz	r3, 8006b28 <_free_r+0x2c>
 8006b1a:	6063      	str	r3, [r4, #4]
 8006b1c:	6014      	str	r4, [r2, #0]
 8006b1e:	4628      	mov	r0, r5
 8006b20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b24:	f000 b8dc 	b.w	8006ce0 <__malloc_unlock>
 8006b28:	42a3      	cmp	r3, r4
 8006b2a:	d908      	bls.n	8006b3e <_free_r+0x42>
 8006b2c:	6820      	ldr	r0, [r4, #0]
 8006b2e:	1821      	adds	r1, r4, r0
 8006b30:	428b      	cmp	r3, r1
 8006b32:	bf01      	itttt	eq
 8006b34:	6819      	ldreq	r1, [r3, #0]
 8006b36:	685b      	ldreq	r3, [r3, #4]
 8006b38:	1809      	addeq	r1, r1, r0
 8006b3a:	6021      	streq	r1, [r4, #0]
 8006b3c:	e7ed      	b.n	8006b1a <_free_r+0x1e>
 8006b3e:	461a      	mov	r2, r3
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	b10b      	cbz	r3, 8006b48 <_free_r+0x4c>
 8006b44:	42a3      	cmp	r3, r4
 8006b46:	d9fa      	bls.n	8006b3e <_free_r+0x42>
 8006b48:	6811      	ldr	r1, [r2, #0]
 8006b4a:	1850      	adds	r0, r2, r1
 8006b4c:	42a0      	cmp	r0, r4
 8006b4e:	d10b      	bne.n	8006b68 <_free_r+0x6c>
 8006b50:	6820      	ldr	r0, [r4, #0]
 8006b52:	4401      	add	r1, r0
 8006b54:	1850      	adds	r0, r2, r1
 8006b56:	4283      	cmp	r3, r0
 8006b58:	6011      	str	r1, [r2, #0]
 8006b5a:	d1e0      	bne.n	8006b1e <_free_r+0x22>
 8006b5c:	6818      	ldr	r0, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	6053      	str	r3, [r2, #4]
 8006b62:	4408      	add	r0, r1
 8006b64:	6010      	str	r0, [r2, #0]
 8006b66:	e7da      	b.n	8006b1e <_free_r+0x22>
 8006b68:	d902      	bls.n	8006b70 <_free_r+0x74>
 8006b6a:	230c      	movs	r3, #12
 8006b6c:	602b      	str	r3, [r5, #0]
 8006b6e:	e7d6      	b.n	8006b1e <_free_r+0x22>
 8006b70:	6820      	ldr	r0, [r4, #0]
 8006b72:	1821      	adds	r1, r4, r0
 8006b74:	428b      	cmp	r3, r1
 8006b76:	bf04      	itt	eq
 8006b78:	6819      	ldreq	r1, [r3, #0]
 8006b7a:	685b      	ldreq	r3, [r3, #4]
 8006b7c:	6063      	str	r3, [r4, #4]
 8006b7e:	bf04      	itt	eq
 8006b80:	1809      	addeq	r1, r1, r0
 8006b82:	6021      	streq	r1, [r4, #0]
 8006b84:	6054      	str	r4, [r2, #4]
 8006b86:	e7ca      	b.n	8006b1e <_free_r+0x22>
 8006b88:	bd38      	pop	{r3, r4, r5, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20004ca8 	.word	0x20004ca8

08006b90 <sbrk_aligned>:
 8006b90:	b570      	push	{r4, r5, r6, lr}
 8006b92:	4e0f      	ldr	r6, [pc, #60]	@ (8006bd0 <sbrk_aligned+0x40>)
 8006b94:	460c      	mov	r4, r1
 8006b96:	6831      	ldr	r1, [r6, #0]
 8006b98:	4605      	mov	r5, r0
 8006b9a:	b911      	cbnz	r1, 8006ba2 <sbrk_aligned+0x12>
 8006b9c:	f000 fca4 	bl	80074e8 <_sbrk_r>
 8006ba0:	6030      	str	r0, [r6, #0]
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f000 fc9f 	bl	80074e8 <_sbrk_r>
 8006baa:	1c43      	adds	r3, r0, #1
 8006bac:	d103      	bne.n	8006bb6 <sbrk_aligned+0x26>
 8006bae:	f04f 34ff 	mov.w	r4, #4294967295
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	bd70      	pop	{r4, r5, r6, pc}
 8006bb6:	1cc4      	adds	r4, r0, #3
 8006bb8:	f024 0403 	bic.w	r4, r4, #3
 8006bbc:	42a0      	cmp	r0, r4
 8006bbe:	d0f8      	beq.n	8006bb2 <sbrk_aligned+0x22>
 8006bc0:	1a21      	subs	r1, r4, r0
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f000 fc90 	bl	80074e8 <_sbrk_r>
 8006bc8:	3001      	adds	r0, #1
 8006bca:	d1f2      	bne.n	8006bb2 <sbrk_aligned+0x22>
 8006bcc:	e7ef      	b.n	8006bae <sbrk_aligned+0x1e>
 8006bce:	bf00      	nop
 8006bd0:	20004ca4 	.word	0x20004ca4

08006bd4 <_malloc_r>:
 8006bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bd8:	1ccd      	adds	r5, r1, #3
 8006bda:	f025 0503 	bic.w	r5, r5, #3
 8006bde:	3508      	adds	r5, #8
 8006be0:	2d0c      	cmp	r5, #12
 8006be2:	bf38      	it	cc
 8006be4:	250c      	movcc	r5, #12
 8006be6:	2d00      	cmp	r5, #0
 8006be8:	4606      	mov	r6, r0
 8006bea:	db01      	blt.n	8006bf0 <_malloc_r+0x1c>
 8006bec:	42a9      	cmp	r1, r5
 8006bee:	d904      	bls.n	8006bfa <_malloc_r+0x26>
 8006bf0:	230c      	movs	r3, #12
 8006bf2:	6033      	str	r3, [r6, #0]
 8006bf4:	2000      	movs	r0, #0
 8006bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bfa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cd0 <_malloc_r+0xfc>
 8006bfe:	f000 f869 	bl	8006cd4 <__malloc_lock>
 8006c02:	f8d8 3000 	ldr.w	r3, [r8]
 8006c06:	461c      	mov	r4, r3
 8006c08:	bb44      	cbnz	r4, 8006c5c <_malloc_r+0x88>
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	f7ff ffbf 	bl	8006b90 <sbrk_aligned>
 8006c12:	1c43      	adds	r3, r0, #1
 8006c14:	4604      	mov	r4, r0
 8006c16:	d158      	bne.n	8006cca <_malloc_r+0xf6>
 8006c18:	f8d8 4000 	ldr.w	r4, [r8]
 8006c1c:	4627      	mov	r7, r4
 8006c1e:	2f00      	cmp	r7, #0
 8006c20:	d143      	bne.n	8006caa <_malloc_r+0xd6>
 8006c22:	2c00      	cmp	r4, #0
 8006c24:	d04b      	beq.n	8006cbe <_malloc_r+0xea>
 8006c26:	6823      	ldr	r3, [r4, #0]
 8006c28:	4639      	mov	r1, r7
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	eb04 0903 	add.w	r9, r4, r3
 8006c30:	f000 fc5a 	bl	80074e8 <_sbrk_r>
 8006c34:	4581      	cmp	r9, r0
 8006c36:	d142      	bne.n	8006cbe <_malloc_r+0xea>
 8006c38:	6821      	ldr	r1, [r4, #0]
 8006c3a:	1a6d      	subs	r5, r5, r1
 8006c3c:	4629      	mov	r1, r5
 8006c3e:	4630      	mov	r0, r6
 8006c40:	f7ff ffa6 	bl	8006b90 <sbrk_aligned>
 8006c44:	3001      	adds	r0, #1
 8006c46:	d03a      	beq.n	8006cbe <_malloc_r+0xea>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	442b      	add	r3, r5
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	bb62      	cbnz	r2, 8006cb0 <_malloc_r+0xdc>
 8006c56:	f8c8 7000 	str.w	r7, [r8]
 8006c5a:	e00f      	b.n	8006c7c <_malloc_r+0xa8>
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	1b52      	subs	r2, r2, r5
 8006c60:	d420      	bmi.n	8006ca4 <_malloc_r+0xd0>
 8006c62:	2a0b      	cmp	r2, #11
 8006c64:	d917      	bls.n	8006c96 <_malloc_r+0xc2>
 8006c66:	1961      	adds	r1, r4, r5
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	6025      	str	r5, [r4, #0]
 8006c6c:	bf18      	it	ne
 8006c6e:	6059      	strne	r1, [r3, #4]
 8006c70:	6863      	ldr	r3, [r4, #4]
 8006c72:	bf08      	it	eq
 8006c74:	f8c8 1000 	streq.w	r1, [r8]
 8006c78:	5162      	str	r2, [r4, r5]
 8006c7a:	604b      	str	r3, [r1, #4]
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	f000 f82f 	bl	8006ce0 <__malloc_unlock>
 8006c82:	f104 000b 	add.w	r0, r4, #11
 8006c86:	1d23      	adds	r3, r4, #4
 8006c88:	f020 0007 	bic.w	r0, r0, #7
 8006c8c:	1ac2      	subs	r2, r0, r3
 8006c8e:	bf1c      	itt	ne
 8006c90:	1a1b      	subne	r3, r3, r0
 8006c92:	50a3      	strne	r3, [r4, r2]
 8006c94:	e7af      	b.n	8006bf6 <_malloc_r+0x22>
 8006c96:	6862      	ldr	r2, [r4, #4]
 8006c98:	42a3      	cmp	r3, r4
 8006c9a:	bf0c      	ite	eq
 8006c9c:	f8c8 2000 	streq.w	r2, [r8]
 8006ca0:	605a      	strne	r2, [r3, #4]
 8006ca2:	e7eb      	b.n	8006c7c <_malloc_r+0xa8>
 8006ca4:	4623      	mov	r3, r4
 8006ca6:	6864      	ldr	r4, [r4, #4]
 8006ca8:	e7ae      	b.n	8006c08 <_malloc_r+0x34>
 8006caa:	463c      	mov	r4, r7
 8006cac:	687f      	ldr	r7, [r7, #4]
 8006cae:	e7b6      	b.n	8006c1e <_malloc_r+0x4a>
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	d1fb      	bne.n	8006cb0 <_malloc_r+0xdc>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	6053      	str	r3, [r2, #4]
 8006cbc:	e7de      	b.n	8006c7c <_malloc_r+0xa8>
 8006cbe:	230c      	movs	r3, #12
 8006cc0:	6033      	str	r3, [r6, #0]
 8006cc2:	4630      	mov	r0, r6
 8006cc4:	f000 f80c 	bl	8006ce0 <__malloc_unlock>
 8006cc8:	e794      	b.n	8006bf4 <_malloc_r+0x20>
 8006cca:	6005      	str	r5, [r0, #0]
 8006ccc:	e7d6      	b.n	8006c7c <_malloc_r+0xa8>
 8006cce:	bf00      	nop
 8006cd0:	20004ca8 	.word	0x20004ca8

08006cd4 <__malloc_lock>:
 8006cd4:	4801      	ldr	r0, [pc, #4]	@ (8006cdc <__malloc_lock+0x8>)
 8006cd6:	f7ff bf00 	b.w	8006ada <__retarget_lock_acquire_recursive>
 8006cda:	bf00      	nop
 8006cdc:	20004ca0 	.word	0x20004ca0

08006ce0 <__malloc_unlock>:
 8006ce0:	4801      	ldr	r0, [pc, #4]	@ (8006ce8 <__malloc_unlock+0x8>)
 8006ce2:	f7ff befb 	b.w	8006adc <__retarget_lock_release_recursive>
 8006ce6:	bf00      	nop
 8006ce8:	20004ca0 	.word	0x20004ca0

08006cec <__sfputc_r>:
 8006cec:	6893      	ldr	r3, [r2, #8]
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	b410      	push	{r4}
 8006cf4:	6093      	str	r3, [r2, #8]
 8006cf6:	da08      	bge.n	8006d0a <__sfputc_r+0x1e>
 8006cf8:	6994      	ldr	r4, [r2, #24]
 8006cfa:	42a3      	cmp	r3, r4
 8006cfc:	db01      	blt.n	8006d02 <__sfputc_r+0x16>
 8006cfe:	290a      	cmp	r1, #10
 8006d00:	d103      	bne.n	8006d0a <__sfputc_r+0x1e>
 8006d02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d06:	f7ff bd7c 	b.w	8006802 <__swbuf_r>
 8006d0a:	6813      	ldr	r3, [r2, #0]
 8006d0c:	1c58      	adds	r0, r3, #1
 8006d0e:	6010      	str	r0, [r2, #0]
 8006d10:	7019      	strb	r1, [r3, #0]
 8006d12:	4608      	mov	r0, r1
 8006d14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <__sfputs_r>:
 8006d1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	460f      	mov	r7, r1
 8006d20:	4614      	mov	r4, r2
 8006d22:	18d5      	adds	r5, r2, r3
 8006d24:	42ac      	cmp	r4, r5
 8006d26:	d101      	bne.n	8006d2c <__sfputs_r+0x12>
 8006d28:	2000      	movs	r0, #0
 8006d2a:	e007      	b.n	8006d3c <__sfputs_r+0x22>
 8006d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d30:	463a      	mov	r2, r7
 8006d32:	4630      	mov	r0, r6
 8006d34:	f7ff ffda 	bl	8006cec <__sfputc_r>
 8006d38:	1c43      	adds	r3, r0, #1
 8006d3a:	d1f3      	bne.n	8006d24 <__sfputs_r+0xa>
 8006d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d40 <_vfiprintf_r>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	460d      	mov	r5, r1
 8006d46:	b09d      	sub	sp, #116	@ 0x74
 8006d48:	4614      	mov	r4, r2
 8006d4a:	4698      	mov	r8, r3
 8006d4c:	4606      	mov	r6, r0
 8006d4e:	b118      	cbz	r0, 8006d58 <_vfiprintf_r+0x18>
 8006d50:	6a03      	ldr	r3, [r0, #32]
 8006d52:	b90b      	cbnz	r3, 8006d58 <_vfiprintf_r+0x18>
 8006d54:	f7ff fc6c 	bl	8006630 <__sinit>
 8006d58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d5a:	07d9      	lsls	r1, r3, #31
 8006d5c:	d405      	bmi.n	8006d6a <_vfiprintf_r+0x2a>
 8006d5e:	89ab      	ldrh	r3, [r5, #12]
 8006d60:	059a      	lsls	r2, r3, #22
 8006d62:	d402      	bmi.n	8006d6a <_vfiprintf_r+0x2a>
 8006d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d66:	f7ff feb8 	bl	8006ada <__retarget_lock_acquire_recursive>
 8006d6a:	89ab      	ldrh	r3, [r5, #12]
 8006d6c:	071b      	lsls	r3, r3, #28
 8006d6e:	d501      	bpl.n	8006d74 <_vfiprintf_r+0x34>
 8006d70:	692b      	ldr	r3, [r5, #16]
 8006d72:	b99b      	cbnz	r3, 8006d9c <_vfiprintf_r+0x5c>
 8006d74:	4629      	mov	r1, r5
 8006d76:	4630      	mov	r0, r6
 8006d78:	f7ff fd82 	bl	8006880 <__swsetup_r>
 8006d7c:	b170      	cbz	r0, 8006d9c <_vfiprintf_r+0x5c>
 8006d7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d80:	07dc      	lsls	r4, r3, #31
 8006d82:	d504      	bpl.n	8006d8e <_vfiprintf_r+0x4e>
 8006d84:	f04f 30ff 	mov.w	r0, #4294967295
 8006d88:	b01d      	add	sp, #116	@ 0x74
 8006d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d8e:	89ab      	ldrh	r3, [r5, #12]
 8006d90:	0598      	lsls	r0, r3, #22
 8006d92:	d4f7      	bmi.n	8006d84 <_vfiprintf_r+0x44>
 8006d94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d96:	f7ff fea1 	bl	8006adc <__retarget_lock_release_recursive>
 8006d9a:	e7f3      	b.n	8006d84 <_vfiprintf_r+0x44>
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006da0:	2320      	movs	r3, #32
 8006da2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006da6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006daa:	2330      	movs	r3, #48	@ 0x30
 8006dac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f5c <_vfiprintf_r+0x21c>
 8006db0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006db4:	f04f 0901 	mov.w	r9, #1
 8006db8:	4623      	mov	r3, r4
 8006dba:	469a      	mov	sl, r3
 8006dbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dc0:	b10a      	cbz	r2, 8006dc6 <_vfiprintf_r+0x86>
 8006dc2:	2a25      	cmp	r2, #37	@ 0x25
 8006dc4:	d1f9      	bne.n	8006dba <_vfiprintf_r+0x7a>
 8006dc6:	ebba 0b04 	subs.w	fp, sl, r4
 8006dca:	d00b      	beq.n	8006de4 <_vfiprintf_r+0xa4>
 8006dcc:	465b      	mov	r3, fp
 8006dce:	4622      	mov	r2, r4
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4630      	mov	r0, r6
 8006dd4:	f7ff ffa1 	bl	8006d1a <__sfputs_r>
 8006dd8:	3001      	adds	r0, #1
 8006dda:	f000 80a7 	beq.w	8006f2c <_vfiprintf_r+0x1ec>
 8006dde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006de0:	445a      	add	r2, fp
 8006de2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006de4:	f89a 3000 	ldrb.w	r3, [sl]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 809f 	beq.w	8006f2c <_vfiprintf_r+0x1ec>
 8006dee:	2300      	movs	r3, #0
 8006df0:	f04f 32ff 	mov.w	r2, #4294967295
 8006df4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006df8:	f10a 0a01 	add.w	sl, sl, #1
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	9307      	str	r3, [sp, #28]
 8006e00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e04:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e06:	4654      	mov	r4, sl
 8006e08:	2205      	movs	r2, #5
 8006e0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e0e:	4853      	ldr	r0, [pc, #332]	@ (8006f5c <_vfiprintf_r+0x21c>)
 8006e10:	f7f9 f9de 	bl	80001d0 <memchr>
 8006e14:	9a04      	ldr	r2, [sp, #16]
 8006e16:	b9d8      	cbnz	r0, 8006e50 <_vfiprintf_r+0x110>
 8006e18:	06d1      	lsls	r1, r2, #27
 8006e1a:	bf44      	itt	mi
 8006e1c:	2320      	movmi	r3, #32
 8006e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e22:	0713      	lsls	r3, r2, #28
 8006e24:	bf44      	itt	mi
 8006e26:	232b      	movmi	r3, #43	@ 0x2b
 8006e28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e30:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e32:	d015      	beq.n	8006e60 <_vfiprintf_r+0x120>
 8006e34:	9a07      	ldr	r2, [sp, #28]
 8006e36:	4654      	mov	r4, sl
 8006e38:	2000      	movs	r0, #0
 8006e3a:	f04f 0c0a 	mov.w	ip, #10
 8006e3e:	4621      	mov	r1, r4
 8006e40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e44:	3b30      	subs	r3, #48	@ 0x30
 8006e46:	2b09      	cmp	r3, #9
 8006e48:	d94b      	bls.n	8006ee2 <_vfiprintf_r+0x1a2>
 8006e4a:	b1b0      	cbz	r0, 8006e7a <_vfiprintf_r+0x13a>
 8006e4c:	9207      	str	r2, [sp, #28]
 8006e4e:	e014      	b.n	8006e7a <_vfiprintf_r+0x13a>
 8006e50:	eba0 0308 	sub.w	r3, r0, r8
 8006e54:	fa09 f303 	lsl.w	r3, r9, r3
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	9304      	str	r3, [sp, #16]
 8006e5c:	46a2      	mov	sl, r4
 8006e5e:	e7d2      	b.n	8006e06 <_vfiprintf_r+0xc6>
 8006e60:	9b03      	ldr	r3, [sp, #12]
 8006e62:	1d19      	adds	r1, r3, #4
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	9103      	str	r1, [sp, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	bfbb      	ittet	lt
 8006e6c:	425b      	neglt	r3, r3
 8006e6e:	f042 0202 	orrlt.w	r2, r2, #2
 8006e72:	9307      	strge	r3, [sp, #28]
 8006e74:	9307      	strlt	r3, [sp, #28]
 8006e76:	bfb8      	it	lt
 8006e78:	9204      	strlt	r2, [sp, #16]
 8006e7a:	7823      	ldrb	r3, [r4, #0]
 8006e7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e7e:	d10a      	bne.n	8006e96 <_vfiprintf_r+0x156>
 8006e80:	7863      	ldrb	r3, [r4, #1]
 8006e82:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e84:	d132      	bne.n	8006eec <_vfiprintf_r+0x1ac>
 8006e86:	9b03      	ldr	r3, [sp, #12]
 8006e88:	1d1a      	adds	r2, r3, #4
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	9203      	str	r2, [sp, #12]
 8006e8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e92:	3402      	adds	r4, #2
 8006e94:	9305      	str	r3, [sp, #20]
 8006e96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f6c <_vfiprintf_r+0x22c>
 8006e9a:	7821      	ldrb	r1, [r4, #0]
 8006e9c:	2203      	movs	r2, #3
 8006e9e:	4650      	mov	r0, sl
 8006ea0:	f7f9 f996 	bl	80001d0 <memchr>
 8006ea4:	b138      	cbz	r0, 8006eb6 <_vfiprintf_r+0x176>
 8006ea6:	9b04      	ldr	r3, [sp, #16]
 8006ea8:	eba0 000a 	sub.w	r0, r0, sl
 8006eac:	2240      	movs	r2, #64	@ 0x40
 8006eae:	4082      	lsls	r2, r0
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	3401      	adds	r4, #1
 8006eb4:	9304      	str	r3, [sp, #16]
 8006eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eba:	4829      	ldr	r0, [pc, #164]	@ (8006f60 <_vfiprintf_r+0x220>)
 8006ebc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ec0:	2206      	movs	r2, #6
 8006ec2:	f7f9 f985 	bl	80001d0 <memchr>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d03f      	beq.n	8006f4a <_vfiprintf_r+0x20a>
 8006eca:	4b26      	ldr	r3, [pc, #152]	@ (8006f64 <_vfiprintf_r+0x224>)
 8006ecc:	bb1b      	cbnz	r3, 8006f16 <_vfiprintf_r+0x1d6>
 8006ece:	9b03      	ldr	r3, [sp, #12]
 8006ed0:	3307      	adds	r3, #7
 8006ed2:	f023 0307 	bic.w	r3, r3, #7
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	9303      	str	r3, [sp, #12]
 8006eda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006edc:	443b      	add	r3, r7
 8006ede:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee0:	e76a      	b.n	8006db8 <_vfiprintf_r+0x78>
 8006ee2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	2001      	movs	r0, #1
 8006eea:	e7a8      	b.n	8006e3e <_vfiprintf_r+0xfe>
 8006eec:	2300      	movs	r3, #0
 8006eee:	3401      	adds	r4, #1
 8006ef0:	9305      	str	r3, [sp, #20]
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	f04f 0c0a 	mov.w	ip, #10
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006efe:	3a30      	subs	r2, #48	@ 0x30
 8006f00:	2a09      	cmp	r2, #9
 8006f02:	d903      	bls.n	8006f0c <_vfiprintf_r+0x1cc>
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0c6      	beq.n	8006e96 <_vfiprintf_r+0x156>
 8006f08:	9105      	str	r1, [sp, #20]
 8006f0a:	e7c4      	b.n	8006e96 <_vfiprintf_r+0x156>
 8006f0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f10:	4604      	mov	r4, r0
 8006f12:	2301      	movs	r3, #1
 8006f14:	e7f0      	b.n	8006ef8 <_vfiprintf_r+0x1b8>
 8006f16:	ab03      	add	r3, sp, #12
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	462a      	mov	r2, r5
 8006f1c:	4b12      	ldr	r3, [pc, #72]	@ (8006f68 <_vfiprintf_r+0x228>)
 8006f1e:	a904      	add	r1, sp, #16
 8006f20:	4630      	mov	r0, r6
 8006f22:	f3af 8000 	nop.w
 8006f26:	4607      	mov	r7, r0
 8006f28:	1c78      	adds	r0, r7, #1
 8006f2a:	d1d6      	bne.n	8006eda <_vfiprintf_r+0x19a>
 8006f2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f2e:	07d9      	lsls	r1, r3, #31
 8006f30:	d405      	bmi.n	8006f3e <_vfiprintf_r+0x1fe>
 8006f32:	89ab      	ldrh	r3, [r5, #12]
 8006f34:	059a      	lsls	r2, r3, #22
 8006f36:	d402      	bmi.n	8006f3e <_vfiprintf_r+0x1fe>
 8006f38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f3a:	f7ff fdcf 	bl	8006adc <__retarget_lock_release_recursive>
 8006f3e:	89ab      	ldrh	r3, [r5, #12]
 8006f40:	065b      	lsls	r3, r3, #25
 8006f42:	f53f af1f 	bmi.w	8006d84 <_vfiprintf_r+0x44>
 8006f46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f48:	e71e      	b.n	8006d88 <_vfiprintf_r+0x48>
 8006f4a:	ab03      	add	r3, sp, #12
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	462a      	mov	r2, r5
 8006f50:	4b05      	ldr	r3, [pc, #20]	@ (8006f68 <_vfiprintf_r+0x228>)
 8006f52:	a904      	add	r1, sp, #16
 8006f54:	4630      	mov	r0, r6
 8006f56:	f000 f879 	bl	800704c <_printf_i>
 8006f5a:	e7e4      	b.n	8006f26 <_vfiprintf_r+0x1e6>
 8006f5c:	08007760 	.word	0x08007760
 8006f60:	0800776a 	.word	0x0800776a
 8006f64:	00000000 	.word	0x00000000
 8006f68:	08006d1b 	.word	0x08006d1b
 8006f6c:	08007766 	.word	0x08007766

08006f70 <_printf_common>:
 8006f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f74:	4616      	mov	r6, r2
 8006f76:	4698      	mov	r8, r3
 8006f78:	688a      	ldr	r2, [r1, #8]
 8006f7a:	690b      	ldr	r3, [r1, #16]
 8006f7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f80:	4293      	cmp	r3, r2
 8006f82:	bfb8      	it	lt
 8006f84:	4613      	movlt	r3, r2
 8006f86:	6033      	str	r3, [r6, #0]
 8006f88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f8c:	4607      	mov	r7, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	b10a      	cbz	r2, 8006f96 <_printf_common+0x26>
 8006f92:	3301      	adds	r3, #1
 8006f94:	6033      	str	r3, [r6, #0]
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	0699      	lsls	r1, r3, #26
 8006f9a:	bf42      	ittt	mi
 8006f9c:	6833      	ldrmi	r3, [r6, #0]
 8006f9e:	3302      	addmi	r3, #2
 8006fa0:	6033      	strmi	r3, [r6, #0]
 8006fa2:	6825      	ldr	r5, [r4, #0]
 8006fa4:	f015 0506 	ands.w	r5, r5, #6
 8006fa8:	d106      	bne.n	8006fb8 <_printf_common+0x48>
 8006faa:	f104 0a19 	add.w	sl, r4, #25
 8006fae:	68e3      	ldr	r3, [r4, #12]
 8006fb0:	6832      	ldr	r2, [r6, #0]
 8006fb2:	1a9b      	subs	r3, r3, r2
 8006fb4:	42ab      	cmp	r3, r5
 8006fb6:	dc26      	bgt.n	8007006 <_printf_common+0x96>
 8006fb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fbc:	6822      	ldr	r2, [r4, #0]
 8006fbe:	3b00      	subs	r3, #0
 8006fc0:	bf18      	it	ne
 8006fc2:	2301      	movne	r3, #1
 8006fc4:	0692      	lsls	r2, r2, #26
 8006fc6:	d42b      	bmi.n	8007020 <_printf_common+0xb0>
 8006fc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fcc:	4641      	mov	r1, r8
 8006fce:	4638      	mov	r0, r7
 8006fd0:	47c8      	blx	r9
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	d01e      	beq.n	8007014 <_printf_common+0xa4>
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	6922      	ldr	r2, [r4, #16]
 8006fda:	f003 0306 	and.w	r3, r3, #6
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	bf02      	ittt	eq
 8006fe2:	68e5      	ldreq	r5, [r4, #12]
 8006fe4:	6833      	ldreq	r3, [r6, #0]
 8006fe6:	1aed      	subeq	r5, r5, r3
 8006fe8:	68a3      	ldr	r3, [r4, #8]
 8006fea:	bf0c      	ite	eq
 8006fec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ff0:	2500      	movne	r5, #0
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	bfc4      	itt	gt
 8006ff6:	1a9b      	subgt	r3, r3, r2
 8006ff8:	18ed      	addgt	r5, r5, r3
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	341a      	adds	r4, #26
 8006ffe:	42b5      	cmp	r5, r6
 8007000:	d11a      	bne.n	8007038 <_printf_common+0xc8>
 8007002:	2000      	movs	r0, #0
 8007004:	e008      	b.n	8007018 <_printf_common+0xa8>
 8007006:	2301      	movs	r3, #1
 8007008:	4652      	mov	r2, sl
 800700a:	4641      	mov	r1, r8
 800700c:	4638      	mov	r0, r7
 800700e:	47c8      	blx	r9
 8007010:	3001      	adds	r0, #1
 8007012:	d103      	bne.n	800701c <_printf_common+0xac>
 8007014:	f04f 30ff 	mov.w	r0, #4294967295
 8007018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800701c:	3501      	adds	r5, #1
 800701e:	e7c6      	b.n	8006fae <_printf_common+0x3e>
 8007020:	18e1      	adds	r1, r4, r3
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	2030      	movs	r0, #48	@ 0x30
 8007026:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800702a:	4422      	add	r2, r4
 800702c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007030:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007034:	3302      	adds	r3, #2
 8007036:	e7c7      	b.n	8006fc8 <_printf_common+0x58>
 8007038:	2301      	movs	r3, #1
 800703a:	4622      	mov	r2, r4
 800703c:	4641      	mov	r1, r8
 800703e:	4638      	mov	r0, r7
 8007040:	47c8      	blx	r9
 8007042:	3001      	adds	r0, #1
 8007044:	d0e6      	beq.n	8007014 <_printf_common+0xa4>
 8007046:	3601      	adds	r6, #1
 8007048:	e7d9      	b.n	8006ffe <_printf_common+0x8e>
	...

0800704c <_printf_i>:
 800704c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007050:	7e0f      	ldrb	r7, [r1, #24]
 8007052:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007054:	2f78      	cmp	r7, #120	@ 0x78
 8007056:	4691      	mov	r9, r2
 8007058:	4680      	mov	r8, r0
 800705a:	460c      	mov	r4, r1
 800705c:	469a      	mov	sl, r3
 800705e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007062:	d807      	bhi.n	8007074 <_printf_i+0x28>
 8007064:	2f62      	cmp	r7, #98	@ 0x62
 8007066:	d80a      	bhi.n	800707e <_printf_i+0x32>
 8007068:	2f00      	cmp	r7, #0
 800706a:	f000 80d1 	beq.w	8007210 <_printf_i+0x1c4>
 800706e:	2f58      	cmp	r7, #88	@ 0x58
 8007070:	f000 80b8 	beq.w	80071e4 <_printf_i+0x198>
 8007074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007078:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800707c:	e03a      	b.n	80070f4 <_printf_i+0xa8>
 800707e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007082:	2b15      	cmp	r3, #21
 8007084:	d8f6      	bhi.n	8007074 <_printf_i+0x28>
 8007086:	a101      	add	r1, pc, #4	@ (adr r1, 800708c <_printf_i+0x40>)
 8007088:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800708c:	080070e5 	.word	0x080070e5
 8007090:	080070f9 	.word	0x080070f9
 8007094:	08007075 	.word	0x08007075
 8007098:	08007075 	.word	0x08007075
 800709c:	08007075 	.word	0x08007075
 80070a0:	08007075 	.word	0x08007075
 80070a4:	080070f9 	.word	0x080070f9
 80070a8:	08007075 	.word	0x08007075
 80070ac:	08007075 	.word	0x08007075
 80070b0:	08007075 	.word	0x08007075
 80070b4:	08007075 	.word	0x08007075
 80070b8:	080071f7 	.word	0x080071f7
 80070bc:	08007123 	.word	0x08007123
 80070c0:	080071b1 	.word	0x080071b1
 80070c4:	08007075 	.word	0x08007075
 80070c8:	08007075 	.word	0x08007075
 80070cc:	08007219 	.word	0x08007219
 80070d0:	08007075 	.word	0x08007075
 80070d4:	08007123 	.word	0x08007123
 80070d8:	08007075 	.word	0x08007075
 80070dc:	08007075 	.word	0x08007075
 80070e0:	080071b9 	.word	0x080071b9
 80070e4:	6833      	ldr	r3, [r6, #0]
 80070e6:	1d1a      	adds	r2, r3, #4
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	6032      	str	r2, [r6, #0]
 80070ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070f4:	2301      	movs	r3, #1
 80070f6:	e09c      	b.n	8007232 <_printf_i+0x1e6>
 80070f8:	6833      	ldr	r3, [r6, #0]
 80070fa:	6820      	ldr	r0, [r4, #0]
 80070fc:	1d19      	adds	r1, r3, #4
 80070fe:	6031      	str	r1, [r6, #0]
 8007100:	0606      	lsls	r6, r0, #24
 8007102:	d501      	bpl.n	8007108 <_printf_i+0xbc>
 8007104:	681d      	ldr	r5, [r3, #0]
 8007106:	e003      	b.n	8007110 <_printf_i+0xc4>
 8007108:	0645      	lsls	r5, r0, #25
 800710a:	d5fb      	bpl.n	8007104 <_printf_i+0xb8>
 800710c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007110:	2d00      	cmp	r5, #0
 8007112:	da03      	bge.n	800711c <_printf_i+0xd0>
 8007114:	232d      	movs	r3, #45	@ 0x2d
 8007116:	426d      	negs	r5, r5
 8007118:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800711c:	4858      	ldr	r0, [pc, #352]	@ (8007280 <_printf_i+0x234>)
 800711e:	230a      	movs	r3, #10
 8007120:	e011      	b.n	8007146 <_printf_i+0xfa>
 8007122:	6821      	ldr	r1, [r4, #0]
 8007124:	6833      	ldr	r3, [r6, #0]
 8007126:	0608      	lsls	r0, r1, #24
 8007128:	f853 5b04 	ldr.w	r5, [r3], #4
 800712c:	d402      	bmi.n	8007134 <_printf_i+0xe8>
 800712e:	0649      	lsls	r1, r1, #25
 8007130:	bf48      	it	mi
 8007132:	b2ad      	uxthmi	r5, r5
 8007134:	2f6f      	cmp	r7, #111	@ 0x6f
 8007136:	4852      	ldr	r0, [pc, #328]	@ (8007280 <_printf_i+0x234>)
 8007138:	6033      	str	r3, [r6, #0]
 800713a:	bf14      	ite	ne
 800713c:	230a      	movne	r3, #10
 800713e:	2308      	moveq	r3, #8
 8007140:	2100      	movs	r1, #0
 8007142:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007146:	6866      	ldr	r6, [r4, #4]
 8007148:	60a6      	str	r6, [r4, #8]
 800714a:	2e00      	cmp	r6, #0
 800714c:	db05      	blt.n	800715a <_printf_i+0x10e>
 800714e:	6821      	ldr	r1, [r4, #0]
 8007150:	432e      	orrs	r6, r5
 8007152:	f021 0104 	bic.w	r1, r1, #4
 8007156:	6021      	str	r1, [r4, #0]
 8007158:	d04b      	beq.n	80071f2 <_printf_i+0x1a6>
 800715a:	4616      	mov	r6, r2
 800715c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007160:	fb03 5711 	mls	r7, r3, r1, r5
 8007164:	5dc7      	ldrb	r7, [r0, r7]
 8007166:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800716a:	462f      	mov	r7, r5
 800716c:	42bb      	cmp	r3, r7
 800716e:	460d      	mov	r5, r1
 8007170:	d9f4      	bls.n	800715c <_printf_i+0x110>
 8007172:	2b08      	cmp	r3, #8
 8007174:	d10b      	bne.n	800718e <_printf_i+0x142>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	07df      	lsls	r7, r3, #31
 800717a:	d508      	bpl.n	800718e <_printf_i+0x142>
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	6861      	ldr	r1, [r4, #4]
 8007180:	4299      	cmp	r1, r3
 8007182:	bfde      	ittt	le
 8007184:	2330      	movle	r3, #48	@ 0x30
 8007186:	f806 3c01 	strble.w	r3, [r6, #-1]
 800718a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800718e:	1b92      	subs	r2, r2, r6
 8007190:	6122      	str	r2, [r4, #16]
 8007192:	f8cd a000 	str.w	sl, [sp]
 8007196:	464b      	mov	r3, r9
 8007198:	aa03      	add	r2, sp, #12
 800719a:	4621      	mov	r1, r4
 800719c:	4640      	mov	r0, r8
 800719e:	f7ff fee7 	bl	8006f70 <_printf_common>
 80071a2:	3001      	adds	r0, #1
 80071a4:	d14a      	bne.n	800723c <_printf_i+0x1f0>
 80071a6:	f04f 30ff 	mov.w	r0, #4294967295
 80071aa:	b004      	add	sp, #16
 80071ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b0:	6823      	ldr	r3, [r4, #0]
 80071b2:	f043 0320 	orr.w	r3, r3, #32
 80071b6:	6023      	str	r3, [r4, #0]
 80071b8:	4832      	ldr	r0, [pc, #200]	@ (8007284 <_printf_i+0x238>)
 80071ba:	2778      	movs	r7, #120	@ 0x78
 80071bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	6831      	ldr	r1, [r6, #0]
 80071c4:	061f      	lsls	r7, r3, #24
 80071c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80071ca:	d402      	bmi.n	80071d2 <_printf_i+0x186>
 80071cc:	065f      	lsls	r7, r3, #25
 80071ce:	bf48      	it	mi
 80071d0:	b2ad      	uxthmi	r5, r5
 80071d2:	6031      	str	r1, [r6, #0]
 80071d4:	07d9      	lsls	r1, r3, #31
 80071d6:	bf44      	itt	mi
 80071d8:	f043 0320 	orrmi.w	r3, r3, #32
 80071dc:	6023      	strmi	r3, [r4, #0]
 80071de:	b11d      	cbz	r5, 80071e8 <_printf_i+0x19c>
 80071e0:	2310      	movs	r3, #16
 80071e2:	e7ad      	b.n	8007140 <_printf_i+0xf4>
 80071e4:	4826      	ldr	r0, [pc, #152]	@ (8007280 <_printf_i+0x234>)
 80071e6:	e7e9      	b.n	80071bc <_printf_i+0x170>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	f023 0320 	bic.w	r3, r3, #32
 80071ee:	6023      	str	r3, [r4, #0]
 80071f0:	e7f6      	b.n	80071e0 <_printf_i+0x194>
 80071f2:	4616      	mov	r6, r2
 80071f4:	e7bd      	b.n	8007172 <_printf_i+0x126>
 80071f6:	6833      	ldr	r3, [r6, #0]
 80071f8:	6825      	ldr	r5, [r4, #0]
 80071fa:	6961      	ldr	r1, [r4, #20]
 80071fc:	1d18      	adds	r0, r3, #4
 80071fe:	6030      	str	r0, [r6, #0]
 8007200:	062e      	lsls	r6, r5, #24
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	d501      	bpl.n	800720a <_printf_i+0x1be>
 8007206:	6019      	str	r1, [r3, #0]
 8007208:	e002      	b.n	8007210 <_printf_i+0x1c4>
 800720a:	0668      	lsls	r0, r5, #25
 800720c:	d5fb      	bpl.n	8007206 <_printf_i+0x1ba>
 800720e:	8019      	strh	r1, [r3, #0]
 8007210:	2300      	movs	r3, #0
 8007212:	6123      	str	r3, [r4, #16]
 8007214:	4616      	mov	r6, r2
 8007216:	e7bc      	b.n	8007192 <_printf_i+0x146>
 8007218:	6833      	ldr	r3, [r6, #0]
 800721a:	1d1a      	adds	r2, r3, #4
 800721c:	6032      	str	r2, [r6, #0]
 800721e:	681e      	ldr	r6, [r3, #0]
 8007220:	6862      	ldr	r2, [r4, #4]
 8007222:	2100      	movs	r1, #0
 8007224:	4630      	mov	r0, r6
 8007226:	f7f8 ffd3 	bl	80001d0 <memchr>
 800722a:	b108      	cbz	r0, 8007230 <_printf_i+0x1e4>
 800722c:	1b80      	subs	r0, r0, r6
 800722e:	6060      	str	r0, [r4, #4]
 8007230:	6863      	ldr	r3, [r4, #4]
 8007232:	6123      	str	r3, [r4, #16]
 8007234:	2300      	movs	r3, #0
 8007236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800723a:	e7aa      	b.n	8007192 <_printf_i+0x146>
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	4632      	mov	r2, r6
 8007240:	4649      	mov	r1, r9
 8007242:	4640      	mov	r0, r8
 8007244:	47d0      	blx	sl
 8007246:	3001      	adds	r0, #1
 8007248:	d0ad      	beq.n	80071a6 <_printf_i+0x15a>
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	079b      	lsls	r3, r3, #30
 800724e:	d413      	bmi.n	8007278 <_printf_i+0x22c>
 8007250:	68e0      	ldr	r0, [r4, #12]
 8007252:	9b03      	ldr	r3, [sp, #12]
 8007254:	4298      	cmp	r0, r3
 8007256:	bfb8      	it	lt
 8007258:	4618      	movlt	r0, r3
 800725a:	e7a6      	b.n	80071aa <_printf_i+0x15e>
 800725c:	2301      	movs	r3, #1
 800725e:	4632      	mov	r2, r6
 8007260:	4649      	mov	r1, r9
 8007262:	4640      	mov	r0, r8
 8007264:	47d0      	blx	sl
 8007266:	3001      	adds	r0, #1
 8007268:	d09d      	beq.n	80071a6 <_printf_i+0x15a>
 800726a:	3501      	adds	r5, #1
 800726c:	68e3      	ldr	r3, [r4, #12]
 800726e:	9903      	ldr	r1, [sp, #12]
 8007270:	1a5b      	subs	r3, r3, r1
 8007272:	42ab      	cmp	r3, r5
 8007274:	dcf2      	bgt.n	800725c <_printf_i+0x210>
 8007276:	e7eb      	b.n	8007250 <_printf_i+0x204>
 8007278:	2500      	movs	r5, #0
 800727a:	f104 0619 	add.w	r6, r4, #25
 800727e:	e7f5      	b.n	800726c <_printf_i+0x220>
 8007280:	08007771 	.word	0x08007771
 8007284:	08007782 	.word	0x08007782

08007288 <__sflush_r>:
 8007288:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800728c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007290:	0716      	lsls	r6, r2, #28
 8007292:	4605      	mov	r5, r0
 8007294:	460c      	mov	r4, r1
 8007296:	d454      	bmi.n	8007342 <__sflush_r+0xba>
 8007298:	684b      	ldr	r3, [r1, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	dc02      	bgt.n	80072a4 <__sflush_r+0x1c>
 800729e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	dd48      	ble.n	8007336 <__sflush_r+0xae>
 80072a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072a6:	2e00      	cmp	r6, #0
 80072a8:	d045      	beq.n	8007336 <__sflush_r+0xae>
 80072aa:	2300      	movs	r3, #0
 80072ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072b0:	682f      	ldr	r7, [r5, #0]
 80072b2:	6a21      	ldr	r1, [r4, #32]
 80072b4:	602b      	str	r3, [r5, #0]
 80072b6:	d030      	beq.n	800731a <__sflush_r+0x92>
 80072b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	0759      	lsls	r1, r3, #29
 80072be:	d505      	bpl.n	80072cc <__sflush_r+0x44>
 80072c0:	6863      	ldr	r3, [r4, #4]
 80072c2:	1ad2      	subs	r2, r2, r3
 80072c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072c6:	b10b      	cbz	r3, 80072cc <__sflush_r+0x44>
 80072c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072ca:	1ad2      	subs	r2, r2, r3
 80072cc:	2300      	movs	r3, #0
 80072ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072d0:	6a21      	ldr	r1, [r4, #32]
 80072d2:	4628      	mov	r0, r5
 80072d4:	47b0      	blx	r6
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	89a3      	ldrh	r3, [r4, #12]
 80072da:	d106      	bne.n	80072ea <__sflush_r+0x62>
 80072dc:	6829      	ldr	r1, [r5, #0]
 80072de:	291d      	cmp	r1, #29
 80072e0:	d82b      	bhi.n	800733a <__sflush_r+0xb2>
 80072e2:	4a2a      	ldr	r2, [pc, #168]	@ (800738c <__sflush_r+0x104>)
 80072e4:	40ca      	lsrs	r2, r1
 80072e6:	07d6      	lsls	r6, r2, #31
 80072e8:	d527      	bpl.n	800733a <__sflush_r+0xb2>
 80072ea:	2200      	movs	r2, #0
 80072ec:	6062      	str	r2, [r4, #4]
 80072ee:	04d9      	lsls	r1, r3, #19
 80072f0:	6922      	ldr	r2, [r4, #16]
 80072f2:	6022      	str	r2, [r4, #0]
 80072f4:	d504      	bpl.n	8007300 <__sflush_r+0x78>
 80072f6:	1c42      	adds	r2, r0, #1
 80072f8:	d101      	bne.n	80072fe <__sflush_r+0x76>
 80072fa:	682b      	ldr	r3, [r5, #0]
 80072fc:	b903      	cbnz	r3, 8007300 <__sflush_r+0x78>
 80072fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8007300:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007302:	602f      	str	r7, [r5, #0]
 8007304:	b1b9      	cbz	r1, 8007336 <__sflush_r+0xae>
 8007306:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800730a:	4299      	cmp	r1, r3
 800730c:	d002      	beq.n	8007314 <__sflush_r+0x8c>
 800730e:	4628      	mov	r0, r5
 8007310:	f7ff fbf4 	bl	8006afc <_free_r>
 8007314:	2300      	movs	r3, #0
 8007316:	6363      	str	r3, [r4, #52]	@ 0x34
 8007318:	e00d      	b.n	8007336 <__sflush_r+0xae>
 800731a:	2301      	movs	r3, #1
 800731c:	4628      	mov	r0, r5
 800731e:	47b0      	blx	r6
 8007320:	4602      	mov	r2, r0
 8007322:	1c50      	adds	r0, r2, #1
 8007324:	d1c9      	bne.n	80072ba <__sflush_r+0x32>
 8007326:	682b      	ldr	r3, [r5, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d0c6      	beq.n	80072ba <__sflush_r+0x32>
 800732c:	2b1d      	cmp	r3, #29
 800732e:	d001      	beq.n	8007334 <__sflush_r+0xac>
 8007330:	2b16      	cmp	r3, #22
 8007332:	d11e      	bne.n	8007372 <__sflush_r+0xea>
 8007334:	602f      	str	r7, [r5, #0]
 8007336:	2000      	movs	r0, #0
 8007338:	e022      	b.n	8007380 <__sflush_r+0xf8>
 800733a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800733e:	b21b      	sxth	r3, r3
 8007340:	e01b      	b.n	800737a <__sflush_r+0xf2>
 8007342:	690f      	ldr	r7, [r1, #16]
 8007344:	2f00      	cmp	r7, #0
 8007346:	d0f6      	beq.n	8007336 <__sflush_r+0xae>
 8007348:	0793      	lsls	r3, r2, #30
 800734a:	680e      	ldr	r6, [r1, #0]
 800734c:	bf08      	it	eq
 800734e:	694b      	ldreq	r3, [r1, #20]
 8007350:	600f      	str	r7, [r1, #0]
 8007352:	bf18      	it	ne
 8007354:	2300      	movne	r3, #0
 8007356:	eba6 0807 	sub.w	r8, r6, r7
 800735a:	608b      	str	r3, [r1, #8]
 800735c:	f1b8 0f00 	cmp.w	r8, #0
 8007360:	dde9      	ble.n	8007336 <__sflush_r+0xae>
 8007362:	6a21      	ldr	r1, [r4, #32]
 8007364:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007366:	4643      	mov	r3, r8
 8007368:	463a      	mov	r2, r7
 800736a:	4628      	mov	r0, r5
 800736c:	47b0      	blx	r6
 800736e:	2800      	cmp	r0, #0
 8007370:	dc08      	bgt.n	8007384 <__sflush_r+0xfc>
 8007372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800737a:	81a3      	strh	r3, [r4, #12]
 800737c:	f04f 30ff 	mov.w	r0, #4294967295
 8007380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007384:	4407      	add	r7, r0
 8007386:	eba8 0800 	sub.w	r8, r8, r0
 800738a:	e7e7      	b.n	800735c <__sflush_r+0xd4>
 800738c:	20400001 	.word	0x20400001

08007390 <_fflush_r>:
 8007390:	b538      	push	{r3, r4, r5, lr}
 8007392:	690b      	ldr	r3, [r1, #16]
 8007394:	4605      	mov	r5, r0
 8007396:	460c      	mov	r4, r1
 8007398:	b913      	cbnz	r3, 80073a0 <_fflush_r+0x10>
 800739a:	2500      	movs	r5, #0
 800739c:	4628      	mov	r0, r5
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	b118      	cbz	r0, 80073aa <_fflush_r+0x1a>
 80073a2:	6a03      	ldr	r3, [r0, #32]
 80073a4:	b90b      	cbnz	r3, 80073aa <_fflush_r+0x1a>
 80073a6:	f7ff f943 	bl	8006630 <__sinit>
 80073aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0f3      	beq.n	800739a <_fflush_r+0xa>
 80073b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073b4:	07d0      	lsls	r0, r2, #31
 80073b6:	d404      	bmi.n	80073c2 <_fflush_r+0x32>
 80073b8:	0599      	lsls	r1, r3, #22
 80073ba:	d402      	bmi.n	80073c2 <_fflush_r+0x32>
 80073bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073be:	f7ff fb8c 	bl	8006ada <__retarget_lock_acquire_recursive>
 80073c2:	4628      	mov	r0, r5
 80073c4:	4621      	mov	r1, r4
 80073c6:	f7ff ff5f 	bl	8007288 <__sflush_r>
 80073ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073cc:	07da      	lsls	r2, r3, #31
 80073ce:	4605      	mov	r5, r0
 80073d0:	d4e4      	bmi.n	800739c <_fflush_r+0xc>
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	059b      	lsls	r3, r3, #22
 80073d6:	d4e1      	bmi.n	800739c <_fflush_r+0xc>
 80073d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073da:	f7ff fb7f 	bl	8006adc <__retarget_lock_release_recursive>
 80073de:	e7dd      	b.n	800739c <_fflush_r+0xc>

080073e0 <__swhatbuf_r>:
 80073e0:	b570      	push	{r4, r5, r6, lr}
 80073e2:	460c      	mov	r4, r1
 80073e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073e8:	2900      	cmp	r1, #0
 80073ea:	b096      	sub	sp, #88	@ 0x58
 80073ec:	4615      	mov	r5, r2
 80073ee:	461e      	mov	r6, r3
 80073f0:	da0d      	bge.n	800740e <__swhatbuf_r+0x2e>
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80073f8:	f04f 0100 	mov.w	r1, #0
 80073fc:	bf14      	ite	ne
 80073fe:	2340      	movne	r3, #64	@ 0x40
 8007400:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007404:	2000      	movs	r0, #0
 8007406:	6031      	str	r1, [r6, #0]
 8007408:	602b      	str	r3, [r5, #0]
 800740a:	b016      	add	sp, #88	@ 0x58
 800740c:	bd70      	pop	{r4, r5, r6, pc}
 800740e:	466a      	mov	r2, sp
 8007410:	f000 f848 	bl	80074a4 <_fstat_r>
 8007414:	2800      	cmp	r0, #0
 8007416:	dbec      	blt.n	80073f2 <__swhatbuf_r+0x12>
 8007418:	9901      	ldr	r1, [sp, #4]
 800741a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800741e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007422:	4259      	negs	r1, r3
 8007424:	4159      	adcs	r1, r3
 8007426:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800742a:	e7eb      	b.n	8007404 <__swhatbuf_r+0x24>

0800742c <__smakebuf_r>:
 800742c:	898b      	ldrh	r3, [r1, #12]
 800742e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007430:	079d      	lsls	r5, r3, #30
 8007432:	4606      	mov	r6, r0
 8007434:	460c      	mov	r4, r1
 8007436:	d507      	bpl.n	8007448 <__smakebuf_r+0x1c>
 8007438:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	6123      	str	r3, [r4, #16]
 8007440:	2301      	movs	r3, #1
 8007442:	6163      	str	r3, [r4, #20]
 8007444:	b003      	add	sp, #12
 8007446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007448:	ab01      	add	r3, sp, #4
 800744a:	466a      	mov	r2, sp
 800744c:	f7ff ffc8 	bl	80073e0 <__swhatbuf_r>
 8007450:	9f00      	ldr	r7, [sp, #0]
 8007452:	4605      	mov	r5, r0
 8007454:	4639      	mov	r1, r7
 8007456:	4630      	mov	r0, r6
 8007458:	f7ff fbbc 	bl	8006bd4 <_malloc_r>
 800745c:	b948      	cbnz	r0, 8007472 <__smakebuf_r+0x46>
 800745e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007462:	059a      	lsls	r2, r3, #22
 8007464:	d4ee      	bmi.n	8007444 <__smakebuf_r+0x18>
 8007466:	f023 0303 	bic.w	r3, r3, #3
 800746a:	f043 0302 	orr.w	r3, r3, #2
 800746e:	81a3      	strh	r3, [r4, #12]
 8007470:	e7e2      	b.n	8007438 <__smakebuf_r+0xc>
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	6020      	str	r0, [r4, #0]
 8007476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800747a:	81a3      	strh	r3, [r4, #12]
 800747c:	9b01      	ldr	r3, [sp, #4]
 800747e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007482:	b15b      	cbz	r3, 800749c <__smakebuf_r+0x70>
 8007484:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007488:	4630      	mov	r0, r6
 800748a:	f000 f81d 	bl	80074c8 <_isatty_r>
 800748e:	b128      	cbz	r0, 800749c <__smakebuf_r+0x70>
 8007490:	89a3      	ldrh	r3, [r4, #12]
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	f043 0301 	orr.w	r3, r3, #1
 800749a:	81a3      	strh	r3, [r4, #12]
 800749c:	89a3      	ldrh	r3, [r4, #12]
 800749e:	431d      	orrs	r5, r3
 80074a0:	81a5      	strh	r5, [r4, #12]
 80074a2:	e7cf      	b.n	8007444 <__smakebuf_r+0x18>

080074a4 <_fstat_r>:
 80074a4:	b538      	push	{r3, r4, r5, lr}
 80074a6:	4d07      	ldr	r5, [pc, #28]	@ (80074c4 <_fstat_r+0x20>)
 80074a8:	2300      	movs	r3, #0
 80074aa:	4604      	mov	r4, r0
 80074ac:	4608      	mov	r0, r1
 80074ae:	4611      	mov	r1, r2
 80074b0:	602b      	str	r3, [r5, #0]
 80074b2:	f7f9 fc84 	bl	8000dbe <_fstat>
 80074b6:	1c43      	adds	r3, r0, #1
 80074b8:	d102      	bne.n	80074c0 <_fstat_r+0x1c>
 80074ba:	682b      	ldr	r3, [r5, #0]
 80074bc:	b103      	cbz	r3, 80074c0 <_fstat_r+0x1c>
 80074be:	6023      	str	r3, [r4, #0]
 80074c0:	bd38      	pop	{r3, r4, r5, pc}
 80074c2:	bf00      	nop
 80074c4:	20004c9c 	.word	0x20004c9c

080074c8 <_isatty_r>:
 80074c8:	b538      	push	{r3, r4, r5, lr}
 80074ca:	4d06      	ldr	r5, [pc, #24]	@ (80074e4 <_isatty_r+0x1c>)
 80074cc:	2300      	movs	r3, #0
 80074ce:	4604      	mov	r4, r0
 80074d0:	4608      	mov	r0, r1
 80074d2:	602b      	str	r3, [r5, #0]
 80074d4:	f7f9 fc83 	bl	8000dde <_isatty>
 80074d8:	1c43      	adds	r3, r0, #1
 80074da:	d102      	bne.n	80074e2 <_isatty_r+0x1a>
 80074dc:	682b      	ldr	r3, [r5, #0]
 80074de:	b103      	cbz	r3, 80074e2 <_isatty_r+0x1a>
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	bd38      	pop	{r3, r4, r5, pc}
 80074e4:	20004c9c 	.word	0x20004c9c

080074e8 <_sbrk_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4d06      	ldr	r5, [pc, #24]	@ (8007504 <_sbrk_r+0x1c>)
 80074ec:	2300      	movs	r3, #0
 80074ee:	4604      	mov	r4, r0
 80074f0:	4608      	mov	r0, r1
 80074f2:	602b      	str	r3, [r5, #0]
 80074f4:	f7f9 fc8c 	bl	8000e10 <_sbrk>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_sbrk_r+0x1a>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_sbrk_r+0x1a>
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	20004c9c 	.word	0x20004c9c

08007508 <_init>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	bf00      	nop
 800750c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750e:	bc08      	pop	{r3}
 8007510:	469e      	mov	lr, r3
 8007512:	4770      	bx	lr

08007514 <_fini>:
 8007514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007516:	bf00      	nop
 8007518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751a:	bc08      	pop	{r3}
 800751c:	469e      	mov	lr, r3
 800751e:	4770      	bx	lr
