$date
	Sun Oct 23 05:17:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#239245
b10101 !
1"
#239246
b10101 &
b10101 %
1$
#239247
0"
#239250
b1000000 &
b1000000 %
#239254
b100000 &
b100000 %
#239258
b10000 &
b10000 %
#239262
b1000 &
b1000 %
#239266
b100 &
b100 %
#239270
b10 &
b10 %
#239274
b1 &
b1 %
1#
#239278
b0 &
0#
b0 %
0$
#1284172
b1111 !
1"
#1284174
b1111 &
b1111 %
1$
#1284175
0"
#1284178
b101110 &
b101110 %
#1284182
b10111 &
b10111 %
#1284186
b1000110 &
b1000110 %
#1284190
b100011 &
b100011 %
#1284194
b1101010 &
b1101010 %
#1284198
b110101 &
b110101 %
#1284202
b10100000 &
b10100000 %
#1284206
b1010000 &
b1010000 %
#1284210
b101000 &
b101000 %
#1284214
b10100 &
b10100 %
#1284218
b1010 &
b1010 %
#1284222
b101 &
b101 %
#1284226
b10000 &
b10000 %
#1284230
b1000 &
b1000 %
#1284234
b100 &
b100 %
#1284238
b10 &
b10 %
#1284242
b1 &
b1 %
1#
#1284246
b0 &
0#
b0 %
0$
#2275830
b11 &
b11 %
1$
b11 !
1"
#2275831
0"
#2275834
b1010 &
b1010 %
#2275838
b101 &
b101 %
#2275842
b10000 &
b10000 %
#2275846
b1000 &
b1000 %
#2275850
b100 &
b100 %
#2275854
b10 &
b10 %
#2275858
b1 &
b1 %
1#
#2275862
b0 &
0#
b0 %
0$
#4500012
