
LW3_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000320  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004f8  080004f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004f8  080004f8  000104f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004fc  080004fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000182d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000368  00000000  00000000  00021861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000100  00000000  00000000  00021bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000e8  00000000  00000000  00021cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b167  00000000  00000000  00021db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000b8a  00000000  00000000  0003cf1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f406  00000000  00000000  0003daa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000dceaf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000338  00000000  00000000  000dcf04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080004e0 	.word	0x080004e0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	080004e0 	.word	0x080004e0

08000218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	2b00      	cmp	r3, #0
 8000228:	db0b      	blt.n	8000242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	f003 021f 	and.w	r2, r3, #31
 8000230:	4907      	ldr	r1, [pc, #28]	; (8000250 <__NVIC_EnableIRQ+0x38>)
 8000232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000236:	095b      	lsrs	r3, r3, #5
 8000238:	2001      	movs	r0, #1
 800023a:	fa00 f202 	lsl.w	r2, r0, r2
 800023e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	e000e100 	.word	0xe000e100

08000254 <main>:
uint32_t interrupt_counter = 1; //для задания 3 и творческих заданий 1, 2 и A
int8_t duty_cycle = 0; //для творческого задания 2
int16_t period_PWM = 200; //для творческого задания B

int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
#elif TASK == 2
	task_2();
#elif TASK == 3
	task_3();
#elif TASK == 4
	cr_task_1();
 8000258:	f000 f86e 	bl	8000338 <cr_task_1>
 800025c:	2300      	movs	r3, #0
	cr_task_A();
#elif TASK == 8
	cr_task_B();
#endif

}
 800025e:	4618      	mov	r0, r3
 8000260:	bd80      	pop	{r7, pc}

08000262 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)
{
 8000262:	b580      	push	{r7, lr}
 8000264:	af00      	add	r7, sp, #0
#if TASK == 1
	task_1_timer();
#elif TASK == 2
	task_2_timer();
#elif TASK == 4
	cr_task_1_timer();
 8000266:	f000 f8a3 	bl	80003b0 <cr_task_1_timer>
#elif TASK == 5
	cr_task_2_timer();
#endif
}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}

0800026e <TIM3_IRQHandler>:

void TIM3_IRQHandler (void)
{
 800026e:	b480      	push	{r7}
 8000270:	af00      	add	r7, sp, #0
#elif TASK == 7
	cr_task_A_timer();
#elif TASK == 8
	cr_task_B_timer();
#endif
}
 8000272:	bf00      	nop
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr

0800027c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler()
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
#if TASK == 5
	cr_task_2_interrupt();
#endif
}
 8000280:	bf00      	nop
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
	...

0800028c <setup_clock>:

void setup_clock()
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
    FLASH->ACR &= ~FLASH_ACR_LATENCY_Msk;
 8000290:	4b25      	ldr	r3, [pc, #148]	; (8000328 <setup_clock+0x9c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a24      	ldr	r2, [pc, #144]	; (8000328 <setup_clock+0x9c>)
 8000296:	f023 030f 	bic.w	r3, r3, #15
 800029a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 800029c:	4b22      	ldr	r3, [pc, #136]	; (8000328 <setup_clock+0x9c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a21      	ldr	r2, [pc, #132]	; (8000328 <setup_clock+0x9c>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6013      	str	r3, [r2, #0]

    RCC->CR |= RCC_CR_HSEON;
 80002a8:	4b20      	ldr	r3, [pc, #128]	; (800032c <setup_clock+0xa0>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1f      	ldr	r2, [pc, #124]	; (800032c <setup_clock+0xa0>)
 80002ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002b2:	6013      	str	r3, [r2, #0]

    while ((RCC->CR & RCC_CR_HSERDY) != RCC_CR_HSERDY) {}
 80002b4:	bf00      	nop
 80002b6:	4b1d      	ldr	r3, [pc, #116]	; (800032c <setup_clock+0xa0>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80002c2:	d1f8      	bne.n	80002b6 <setup_clock+0x2a>

    RCC->PLLCFGR&=~(RCC_PLLCFGR_PLLR_Msk | RCC_PLLCFGR_PLLM_Msk | RCC_PLLCFGR_PLLN_Msk);
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <setup_clock+0xa0>)
 80002c6:	68da      	ldr	r2, [r3, #12]
 80002c8:	4918      	ldr	r1, [pc, #96]	; (800032c <setup_clock+0xa0>)
 80002ca:	4b19      	ldr	r3, [pc, #100]	; (8000330 <setup_clock+0xa4>)
 80002cc:	4013      	ands	r3, r2
 80002ce:	60cb      	str	r3, [r1, #12]

    RCC->PLLCFGR |= 2 << RCC_PLLCFGR_PLLR_Pos // Установка делителя R
 80002d0:	4b16      	ldr	r3, [pc, #88]	; (800032c <setup_clock+0xa0>)
 80002d2:	68da      	ldr	r2, [r3, #12]
 80002d4:	4915      	ldr	r1, [pc, #84]	; (800032c <setup_clock+0xa0>)
 80002d6:	4b17      	ldr	r3, [pc, #92]	; (8000334 <setup_clock+0xa8>)
 80002d8:	4313      	orrs	r3, r2
 80002da:	60cb      	str	r3, [r1, #12]
                    | RCC_PLLCFGR_PLLREN    // Включение R делителя PLL
                    | 15 << RCC_PLLCFGR_PLLN_Pos // Установка умножителя N
                    | 0 << RCC_PLLCFGR_PLLM_Pos // Установка делителя M
                    | RCC_PLLCFGR_PLLSRC_HSE; // HSE - источник сигнала для PLL

    RCC->CR |= RCC_CR_PLLON;
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <setup_clock+0xa0>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a12      	ldr	r2, [pc, #72]	; (800032c <setup_clock+0xa0>)
 80002e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002e6:	6013      	str	r3, [r2, #0]

    while ((RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY){}
 80002e8:	bf00      	nop
 80002ea:	4b10      	ldr	r3, [pc, #64]	; (800032c <setup_clock+0xa0>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80002f6:	d1f8      	bne.n	80002ea <setup_clock+0x5e>

    RCC->CFGR |= RCC_CFGR_SW_Msk;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	; (800032c <setup_clock+0xa0>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a0b      	ldr	r2, [pc, #44]	; (800032c <setup_clock+0xa0>)
 80002fe:	f043 0303 	orr.w	r3, r3, #3
 8000302:	6093      	str	r3, [r2, #8]
    RCC->CFGR &= ~(RCC_CFGR_SW_Msk ^ RCC_CFGR_SW_PLL);
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <setup_clock+0xa0>)
 8000306:	4a09      	ldr	r2, [pc, #36]	; (800032c <setup_clock+0xa0>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	6093      	str	r3, [r2, #8]

    while ((RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL){}
 800030c:	bf00      	nop
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <setup_clock+0xa0>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	f003 030c 	and.w	r3, r3, #12
 8000316:	2b0c      	cmp	r3, #12
 8000318:	d1f9      	bne.n	800030e <setup_clock+0x82>
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	40022000 	.word	0x40022000
 800032c:	40021000 	.word	0x40021000
 8000330:	f9ff800f 	.word	0xf9ff800f
 8000334:	05000f03 	.word	0x05000f03

08000338 <cr_task_1>:

    TIM3->SR &= ~ TIM_SR_UIF;
}

void cr_task_1()
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
	setup_clock();
 800033c:	f7ff ffa6 	bl	800028c <setup_clock>

    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOEEN;
 8000340:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <cr_task_1+0x70>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	4a18      	ldr	r2, [pc, #96]	; (80003a8 <cr_task_1+0x70>)
 8000346:	f043 0310 	orr.w	r3, r3, #16
 800034a:	64d3      	str	r3, [r2, #76]	; 0x4c
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 800034c:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <cr_task_1+0x70>)
 800034e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000350:	4a15      	ldr	r2, [pc, #84]	; (80003a8 <cr_task_1+0x70>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6593      	str	r3, [r2, #88]	; 0x58

    GPIOE->MODER &= ~( GPIO_MODER_MODE8_Msk);
 8000358:	4b14      	ldr	r3, [pc, #80]	; (80003ac <cr_task_1+0x74>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a13      	ldr	r2, [pc, #76]	; (80003ac <cr_task_1+0x74>)
 800035e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000362:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |= 1 <<  GPIO_MODER_MODE8_Pos;
 8000364:	4b11      	ldr	r3, [pc, #68]	; (80003ac <cr_task_1+0x74>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a10      	ldr	r2, [pc, #64]	; (80003ac <cr_task_1+0x74>)
 800036a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800036e:	6013      	str	r3, [r2, #0]

    TIM2->DIER |= TIM_DIER_UIE;
 8000370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000374:	68db      	ldr	r3, [r3, #12]
 8000376:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800037a:	f043 0301 	orr.w	r3, r3, #1
 800037e:	60d3      	str	r3, [r2, #12]
    TIM2->PSC = 19999; // Предделитель = 19999
 8000380:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000384:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000388:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_EnableIRQ (TIM2_IRQn);
 800038a:	201c      	movs	r0, #28
 800038c:	f7ff ff44 	bl	8000218 <__NVIC_EnableIRQ>

	while(1)
	{
		sleep(500);
 8000390:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000394:	f000 f820 	bl	80003d8 <sleep>

	    GPIOE->ODR ^= GPIO_ODR_OD8;
 8000398:	4b04      	ldr	r3, [pc, #16]	; (80003ac <cr_task_1+0x74>)
 800039a:	695b      	ldr	r3, [r3, #20]
 800039c:	4a03      	ldr	r2, [pc, #12]	; (80003ac <cr_task_1+0x74>)
 800039e:	f483 7380 	eor.w	r3, r3, #256	; 0x100
 80003a2:	6153      	str	r3, [r2, #20]
		sleep(500);
 80003a4:	e7f4      	b.n	8000390 <cr_task_1+0x58>
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000
 80003ac:	48001000 	.word	0x48001000

080003b0 <cr_task_1_timer>:
	}
}

void cr_task_1_timer()
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
	interrupt_counter = 0;
 80003b4:	4b07      	ldr	r3, [pc, #28]	; (80003d4 <cr_task_1_timer+0x24>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]

    TIM2->SR &= ~ TIM_SR_UIF;
 80003ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003be:	691b      	ldr	r3, [r3, #16]
 80003c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003c4:	f023 0301 	bic.w	r3, r3, #1
 80003c8:	6113      	str	r3, [r2, #16]
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	20000000 	.word	0x20000000

080003d8 <sleep>:

void sleep(uint16_t time)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	80fb      	strh	r3, [r7, #6]
	interrupt_counter = 1;
 80003e2:	4b17      	ldr	r3, [pc, #92]	; (8000440 <sleep+0x68>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	601a      	str	r2, [r3, #0]

    TIM2->ARR = time - 1;
 80003e8:	88fb      	ldrh	r3, [r7, #6]
 80003ea:	1e5a      	subs	r2, r3, #1
 80003ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003f0:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->CR1 |= TIM_CR1_CEN;
 80003f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6013      	str	r3, [r2, #0]

    TIM2->SR &= ~ TIM_SR_UIF;
 8000402:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000406:	691b      	ldr	r3, [r3, #16]
 8000408:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800040c:	f023 0301 	bic.w	r3, r3, #1
 8000410:	6113      	str	r3, [r2, #16]

    while(interrupt_counter);
 8000412:	bf00      	nop
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <sleep+0x68>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d1fb      	bne.n	8000414 <sleep+0x3c>

    TIM2->CR1 &= ~TIM_CR1_CEN;
 800041c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000426:	f023 0301 	bic.w	r3, r3, #1
 800042a:	6013      	str	r3, [r2, #0]
    TIM2->CNT = 0;
 800042c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000430:	2200      	movs	r2, #0
 8000432:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr
 8000440:	20000000 	.word	0x20000000

08000444 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000444:	480d      	ldr	r0, [pc, #52]	; (800047c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000446:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000448:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800044c:	480c      	ldr	r0, [pc, #48]	; (8000480 <LoopForever+0x6>)
  ldr r1, =_edata
 800044e:	490d      	ldr	r1, [pc, #52]	; (8000484 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000450:	4a0d      	ldr	r2, [pc, #52]	; (8000488 <LoopForever+0xe>)
  movs r3, #0
 8000452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000454:	e002      	b.n	800045c <LoopCopyDataInit>

08000456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800045a:	3304      	adds	r3, #4

0800045c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800045c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000460:	d3f9      	bcc.n	8000456 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000462:	4a0a      	ldr	r2, [pc, #40]	; (800048c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000464:	4c0a      	ldr	r4, [pc, #40]	; (8000490 <LoopForever+0x16>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000468:	e001      	b.n	800046e <LoopFillZerobss>

0800046a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800046a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800046c:	3204      	adds	r2, #4

0800046e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000470:	d3fb      	bcc.n	800046a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000472:	f000 f811 	bl	8000498 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000476:	f7ff feed 	bl	8000254 <main>

0800047a <LoopForever>:

LoopForever:
    b LoopForever
 800047a:	e7fe      	b.n	800047a <LoopForever>
  ldr   r0, =_estack
 800047c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000484:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000488:	08000500 	.word	0x08000500
  ldr r2, =_sbss
 800048c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000490:	20000020 	.word	0x20000020

08000494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000494:	e7fe      	b.n	8000494 <ADC1_2_IRQHandler>
	...

08000498 <__libc_init_array>:
 8000498:	b570      	push	{r4, r5, r6, lr}
 800049a:	4d0d      	ldr	r5, [pc, #52]	; (80004d0 <__libc_init_array+0x38>)
 800049c:	4c0d      	ldr	r4, [pc, #52]	; (80004d4 <__libc_init_array+0x3c>)
 800049e:	1b64      	subs	r4, r4, r5
 80004a0:	10a4      	asrs	r4, r4, #2
 80004a2:	2600      	movs	r6, #0
 80004a4:	42a6      	cmp	r6, r4
 80004a6:	d109      	bne.n	80004bc <__libc_init_array+0x24>
 80004a8:	4d0b      	ldr	r5, [pc, #44]	; (80004d8 <__libc_init_array+0x40>)
 80004aa:	4c0c      	ldr	r4, [pc, #48]	; (80004dc <__libc_init_array+0x44>)
 80004ac:	f000 f818 	bl	80004e0 <_init>
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	10a4      	asrs	r4, r4, #2
 80004b4:	2600      	movs	r6, #0
 80004b6:	42a6      	cmp	r6, r4
 80004b8:	d105      	bne.n	80004c6 <__libc_init_array+0x2e>
 80004ba:	bd70      	pop	{r4, r5, r6, pc}
 80004bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80004c0:	4798      	blx	r3
 80004c2:	3601      	adds	r6, #1
 80004c4:	e7ee      	b.n	80004a4 <__libc_init_array+0xc>
 80004c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ca:	4798      	blx	r3
 80004cc:	3601      	adds	r6, #1
 80004ce:	e7f2      	b.n	80004b6 <__libc_init_array+0x1e>
 80004d0:	080004f8 	.word	0x080004f8
 80004d4:	080004f8 	.word	0x080004f8
 80004d8:	080004f8 	.word	0x080004f8
 80004dc:	080004fc 	.word	0x080004fc

080004e0 <_init>:
 80004e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e2:	bf00      	nop
 80004e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004e6:	bc08      	pop	{r3}
 80004e8:	469e      	mov	lr, r3
 80004ea:	4770      	bx	lr

080004ec <_fini>:
 80004ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ee:	bf00      	nop
 80004f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004f2:	bc08      	pop	{r3}
 80004f4:	469e      	mov	lr, r3
 80004f6:	4770      	bx	lr
