<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_4_no_rel'" level="0">
<item name = "Date">Fri Dec 21 18:35:16 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">try_single_function</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.28, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">117697, 117697, 117697, 117697, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">117696, 117696, 1226, -, -, 96, no</column>
<column name=" + Loop 1.1">1224, 1224, 306, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">304, 304, 76, -, -, 4, no</column>
<column name="   +++ Loop 1.1.1.1">72, 72, 24, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">21, 21, 7, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 804, 545</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 146</column>
<column name="Register">-, -, 286, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_fYi_x_U691">ShuffleNetV2_mux_fYi, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_2_fu_1019_p2">*, 0, 0, 62, 8, 8</column>
<column name="co_3_fu_655_p2">+, 0, 26, 12, 7, 1</column>
<column name="h_3_fu_790_p2">+, 0, 14, 9, 3, 1</column>
<column name="m_3_fu_823_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_3_fu_902_p2">+, 0, 11, 8, 2, 1</column>
<column name="next_mul_fu_578_p2">+, 0, 50, 20, 15, 8</column>
<column name="next_urem_fu_750_p2">+, 0, 26, 12, 7, 1</column>
<column name="p_Val2_19_fu_1249_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_Val2_22_fu_1045_p2">+, 0, 53, 21, 16, 16</column>
<column name="p_Val2_24_fu_1079_p2">+, 0, 29, 13, 8, 8</column>
<column name="result_V_fu_1263_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp2_fu_829_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp3_fu_908_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_100_fu_886_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_101_fu_928_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_30_fu_839_p2">+, 0, 14, 9, 3, 3</column>
<column name="tmp_31_fu_918_p2">+, 0, 14, 9, 3, 3</column>
<column name="tmp_88_fu_713_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp_92_fu_774_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_93_fu_800_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_96_fu_849_p2">+, 0, 41, 17, 12, 12</column>
<column name="w_3_fu_1324_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_80_fu_605_p2">-, 0, 35, 15, 10, 10</column>
<column name="tmp_83_fu_639_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_87_fu_699_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_90_fu_738_p2">-, 0, 44, 18, 13, 13</column>
<column name="tmp_95_fu_811_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_97_fu_876_p2">-, 0, 32, 14, 9, 9</column>
<column name="brmerge40_demorgan_i_fu_1184_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_fu_1099_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_1178_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i_fu_1157_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i_fu_1145_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_4_fu_1282_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_1201_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_1122_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="Range1_all_zeros_fu_1127_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="exitcond1_fu_744_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond2_fu_784_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond3_fu_817_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond9_fu_649_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="exitcond_fu_896_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_91_fu_756_p2">icmp, 0, 0, 4, 7, 5</column>
<column name="brmerge9_fu_1296_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i3_fu_1168_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_1206_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_demorgan_fu_1189_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_1212_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_1216_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_1150_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_1132_p3">select, 0, 0, 2, 1, 1</column>
<column name="idx_urem_fu_762_p3">select, 0, 0, 7, 1, 7</column>
<column name="output_V_d0">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_24_mux_fu_1221_p3">select, 0, 0, 8, 1, 7</column>
<column name="p_Val2_s_50_fu_1227_p3">select, 0, 0, 9, 1, 9</column>
<column name="p_result_V_fu_1308_p3">select, 0, 0, 9, 1, 9</column>
<column name="result_V_mux_fu_1301_p3">select, 0, 0, 8, 1, 7</column>
<column name="sum_V_fu_1233_p3">select, 0, 0, 8, 1, 8</column>
<column name="brmerge_i_i_fu_1287_p2">xor, 0, 0, 2, 1, 1</column>
<column name="isneg_not_fu_1291_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_i_i_fu_1162_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp4_fu_1195_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_29_fu_1277_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_34_fu_1093_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_36_fu_1139_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_37_fu_1173_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="co_reg_474">9, 2, 7, 14</column>
<column name="h_reg_508">9, 2, 3, 6</column>
<column name="m_reg_544">9, 2, 2, 4</column>
<column name="n_reg_567">9, 2, 2, 4</column>
<column name="p_Val2_21_reg_555">9, 2, 8, 16</column>
<column name="p_Val2_s_reg_532">9, 2, 8, 16</column>
<column name="phi_mul_reg_485">9, 2, 15, 30</column>
<column name="phi_urem_reg_496">9, 2, 7, 14</column>
<column name="w_reg_520">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="arrayNo_cast_reg_1353">7, 0, 32, 25</column>
<column name="bias_V_addr_reg_1363">7, 0, 7, 0</column>
<column name="brmerge40_demorgan_i_reg_1627">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_reg_1637">1, 0, 1, 0</column>
<column name="carry_reg_1604">1, 0, 1, 0</column>
<column name="co_3_reg_1348">7, 0, 7, 0</column>
<column name="co_reg_474">7, 0, 7, 0</column>
<column name="h_reg_508">3, 0, 3, 0</column>
<column name="isneg_reg_1647">1, 0, 1, 0</column>
<column name="m_3_reg_1402">2, 0, 2, 0</column>
<column name="m_reg_544">2, 0, 2, 0</column>
<column name="n_3_reg_1430">2, 0, 2, 0</column>
<column name="n_reg_567">2, 0, 2, 0</column>
<column name="newsignbit_4_reg_1660">1, 0, 1, 0</column>
<column name="newsignbit_reg_1598">1, 0, 1, 0</column>
<column name="next_mul_reg_1330">15, 0, 15, 0</column>
<column name="output_V_addr_reg_1381">12, 0, 12, 0</column>
<column name="p_38_i_i_reg_1617">1, 0, 1, 0</column>
<column name="p_Val2_21_reg_555">8, 0, 8, 0</column>
<column name="p_Val2_22_reg_1580">16, 0, 16, 0</column>
<column name="p_Val2_24_reg_1592">8, 0, 8, 0</column>
<column name="p_Val2_2_reg_1570">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_532">8, 0, 8, 0</column>
<column name="phi_mul_reg_485">15, 0, 15, 0</column>
<column name="phi_urem_reg_496">7, 0, 7, 0</column>
<column name="result_V_reg_1654">8, 0, 8, 0</column>
<column name="signbit_reg_1585">1, 0, 1, 0</column>
<column name="tmp_101_reg_1435">9, 0, 9, 0</column>
<column name="tmp_103_reg_1575">1, 0, 1, 0</column>
<column name="tmp_28_reg_1565">8, 0, 8, 0</column>
<column name="tmp_35_reg_1611">2, 0, 2, 0</column>
<column name="tmp_37_reg_1622">1, 0, 1, 0</column>
<column name="tmp_85_cast_reg_1335">11, 0, 11, 0</column>
<column name="tmp_88_cast_reg_1340">11, 0, 12, 1</column>
<column name="tmp_90_reg_1368">12, 0, 13, 1</column>
<column name="tmp_93_cast_reg_1358">11, 0, 12, 1</column>
<column name="tmp_95_reg_1394">11, 0, 11, 0</column>
<column name="tmp_97_reg_1417">8, 0, 9, 1</column>
<column name="tmp_98_reg_1407">6, 0, 6, 0</column>
<column name="tmp_99_reg_1412">8, 0, 8, 0</column>
<column name="underflow_reg_1632">1, 0, 1, 0</column>
<column name="w_reg_520">3, 0, 3, 0</column>
<column name="weight_V_load_reg_1560">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="weight_V_address0">out, 10, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 7, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 12, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_96_4x4_p_V_24_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_24_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_24_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_1_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_1_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_1_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_2_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_2_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_2_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_3_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_3_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_3_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_4_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_4_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_4_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_5_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_5_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_5_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_6_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_6_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_6_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_7_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_7_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_7_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_8_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_8_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_8_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_9_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_9_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_9_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_10_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_10_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_10_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_11_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_11_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_11_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_12_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_12_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_12_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_13_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_13_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_13_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_14_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_14_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_14_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_15_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_15_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_15_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_16_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_16_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_16_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_17_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_17_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_17_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_18_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_18_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_18_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_19_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_19_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_19_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_20_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_20_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_20_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_21_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_21_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_21_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_22_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_22_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_22_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_23_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
<column name="buffer1_1_96_4x4_p_V_23_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
<column name="buffer1_1_96_4x4_p_V_23_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
</table>
</item>
</section>
</profile>
