Aravindh Anantaraman , Kiran Seth , Kaustubh Patil , Eric Rotenberg , Frank Mueller, Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859659]
Aravindh Anantaraman , Kiran Seth , Eric Rotenberg , Frank Mueller, Enforcing Safety of Real-Time Schedules on Contemporary Processors Using a Virtual Simple Architecture (VISA), Proceedings of the 25th IEEE International Real-Time Systems Symposium, p.114-125, December 05-08, 2004[doi>10.1109/REAL.2004.19]
Arnold, R., Mueller, F., Whalley, D., and Harmon, M. 1994. Bounding worst-case instruction cache performance. In Proceedings of the IEEE Real-Time Systems Symposium. Puerto Rico. 172--181.
Atanassov, P., Haberl, S., and Puschner, P. 1999. Heuristic worst-case execution time analysis. In Proceedings of the 10th European Workshop on Dependable Computing. Austrian Computer Society (OCG). 109--114.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Berkelaar, M. 1997. lp solve: A mixed integer linear program solver. Tech. Rept. Eindhoven University of Technology.
Guillem Bernat , Antoine Colin , Stefan M. Petters, WCET Analysis of Probabilistic Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.279, December 03-05, 2002
Guillem Bernat , Alan Burns , Martin Newby, Probabilistic timing analysis: An approach using copulas, Journal of Embedded Computing, v.1 n.2, p.179-194, April 2005
Susanna Byhlin , Andreas Ermedahl , Jan Gustafsson , Bjorn Lisper, Applying Static WCET Analysis to Automotive Communication Software, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.249-258, July 06-08, 2005[doi>10.1109/ECRTS.2005.7]
Carlsson, M., Engblom, J., Ermedahl, A., Lindblad, J., and Lisper, B. 2002. Worst-case execution time analysis of disable interrupt regions in a commercial real-time operating system. In Proceedings of the 2nd International Workshop on Real-Time Tools (RT-TOOLS'2002).
Chvatal, V. 1983. Linear Programming, Freeman, San Francisco, CA.
Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000
Antoine Colin , Guillem Bernat, Scope-Tree: A Program Representation for Symbolic Worst-Case Execution Time Analysis, Proceedings of the 14th Euromicro Conference on Real-Time Systems, p.50, June 19-21, 2002
Antoine Colin , Isabelle Puaut, Worst Case Execution Time Analysis  for a Processor withBranch Prediction, Real-Time Systems, v.18 n.2/3, p.249-274, May 2000[doi>10.1023/A:1008149332687]
Antoine Colin , Isabelle Puaut, A Modular & Retargetable Framework for Tree-Based WCET Analysis, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.37, June 13-15, 2001
Antoine Colin , Isabelle Puaut, Worst-Case Execution Time Analysis of the RTEMS Real-Time Operating System, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.191, June 13-15, 2001
Patrick Cousot , Radhia Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.238-252, January 17-19, 1977, Los Angeles, California[doi>10.1145/512950.512973]
Rajagopalan Desikan , Doug Burger , Stephen W. Keckler, Measuring Experimental Error in Microprocessor Simulation, Proceedings of the 28th annual international symposium on Computer architecture, p.266-277, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.565338]
Engblom, J. 2002. Processor pipelines and static worst-case execution time analysis. Ph.D. thesis, Uppsala University, Dept. of Information Technology, Box 337, Uppsala, Sweden.
Eriksson, O. 2005. Evaluation of static time analysis for CC systems. M.S. thesis, Mälardalen University, Västerås, Sweden.
Ermedahl, A. 2003. A modular tool architecture for worst-case execution time analysis. Ph.D. thesis, Uppsala University, Dept. of Information Technology, Box 325, Uppsala, Sweden. ISBN 91-554-5671-5.
Andreas Ermedahl , Friedhelm Stappert , Jakob Engblom, Clustered Worst-Case Execution-Time Calculation, IEEE Transactions on Computers, v.54 n.9, p.1104-1122, September 2005[doi>10.1109/TC.2005.139]
Christian Ferdinand , Reinhard Wilhelm, Efficient and Precise Cache Behavior Prediction for Real-TimeSystems, Real-Time Systems, v.17 n.2-3, p.131-181, Nov. 1999[doi>10.1023/A:1008186323068]
Christian Ferdinand , Florian Martin , Reinhard Wilhelm , Martin Alt, Cache behavior prediction by abstract interpretation, Science of Computer Programming, v.35 n.2-3, p.163-189, Nov.1.1999[doi>10.1016/S0167-6423(99)00010-6]
Christian Ferdinand , Reinhold Heckmann , Marc Langenbach , Florian Martin , Michael Schmidt , Henrik Theiling , Stephan Thesing , Reinhard Wilhelm, Reliable and Precise WCET Determination for a Real-Life Processor, Proceedings of the First International Workshop on Embedded Software, p.469-485, October 08-10, 2001
Emden R. Gansner , Stephen C. North, An open graph visualization system and its applications to software engineering, Software—Practice & Experience, v.30 n.11, p.1203-1233, Sept. 2000[doi>10.1002/1097-024X(200009)30:11<1203::AID-SPE338>3.3.CO;2-E]
Graham, R. L. 1966. Bounds for certain multiprocessing anomalies. Bell System Tech. J. 45, 1563--1581.
Gustafsson, J. 2000. Analyzing execution-time of object-oriented programs using abstract interpretation. Ph.D. thesis, Department of Computer Systems, Information Technology, Uppsala University.
Gustafsson, J., Lisper, B., Sandberg, C., and Bermudo, N. 2003. A tool for automatic flow analysis of C-programs for WCET calculation. In 8th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2003), Guadalajara, Mexico.
Jan Gustafsson , Andreas Ermedahl , Björn Lisper, Towards a Flow Analysis for Embedded System C Programs, Proceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, p.287-300, February 02-04, 2005[doi>10.1109/WORDS.2005.53]
Christopher Healy , David Whalley, Tighter Timing Predictions by Automatic Detection and Exploitation of Value-Dependent Constraints, Proceedings of the Fifth IEEE Real-Time Technology and Applications Symposium, p.79, June 02-04, 1999
Christopher A. Healy , David B. Whalley, Automatic detection and exploitation of branch constraints for timing analysis, IEEE Transactions on Software Engineering, v.28 n.8, p.763-781, August 2002[doi>10.1109/TSE.2002.1027799]
C. A. Healy , D. B. Whalley , M. G. Harmon, Integrating the timing analysis of pipelining and instruction caching, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.288, December 05-07, 1995
M. Sjödin C. Heal , D. Whalley, Bounding Loop Iterations for Timing Analysis, Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium, p.12, June 03-05, 1998
Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999[doi>10.1109/12.743411]
Christopher Healy , Mikael Sjödin , Viresh Rustagi , David Whalley , Robert Van Engelen, Supporting Timing Analysis by Automatic Bounding of LoopIterations, Real-Time Systems, v.18 n.2/3, p.129-156, May 2000[doi>10.1023/A:1008189014032]
Heckmann, R., Langenbach, M., Thesing, S., and Wilhelm, R. 2003. The influence of processor architecture on the design and the results of WCET tools. IEEE Proc. Real-Time Syst. 91, 7, 1038--1054.
H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005[doi>10.1109/HPCA.2005.26]
Holsti, N., Långbacka, T., and Saarinen, S. 2000a. Using a worst-case execution-time tool for real-time verification of the DEBIE software. In Proceedings of the DASIA 2000 Conference (Data Systems in Aerospace 2000, ESA SP-457).
Holsti, N., Långbacka, T., and Saarinen, S. 2000b. Worst-case execution-time analysis for digital signal processors. In Proceedings of the EUSIPCO 2000 Conference (X European Signal Processing Conference).
Ramkumar Jayaseelan , Tulika Mitra , Xianfeng Li, Estimating the Worst-Case Energy Consumption of Embedded Software, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.81-90, April 04-07, 2006[doi>10.1109/RTAS.2006.17]
Kirner, R. 2002. The programming language wcetC. Tech. rept. Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 1-3/182-1, 1040 Vienna, Austria.
Kirner, R. 2003. Extending optimising compilation to support worst-case execution time analysis. Ph.D. thesis, Technische Universität Wien, Vienna, Austria.
Kirner, R. and Puschner, P. 2003. Transformation of meta-information by abstract co-interpretation. In Proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems. Vienna, Austria. 298--312.
Raimund Kirner , Roland Lang , Gerald Freiberger , Peter Puschner, Fully Automatic Worst-Case Execution Time Analysis for Matlab/Simulink Models, Proceedings of the 14th Euromicro Conference on Real-Time Systems, p.31, June 19-21, 2002
Krewell, K. 2005. IBM speeds Xbox 360 to market. Microprocessor Report.
Marc Langenbach , Stephan Thesing , Reinhold Heckmann, Pipeline Modeling for Timing Analysis, Proceedings of the 9th International Symposium on Static Analysis, p.294-309, September 17-20, 2002
Li, X. 2005. Microarchitecture modeling for timing analysis of embedded software. Ph.D. thesis, School of Computing, National University of Singapore.
Xianfeng Li , Tulika Mitra , Abhik Roychoudhury, Accurate timing analysis by modeling caches, speculation and their interaction, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775953]
Yau-Tsun Steven Li , Sharad Malik, Performance analysis of embedded software using implicit path enumeration, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.456-461, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217570]
Y.-T. S. Li , S. Malik , A. Wolfe, Efficient microarchitecture modeling and path analysis for real-time software, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.298, December 05-07, 1995
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.380-387, November 05-09, 1995, San Jose, California, USA
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.257-279, July 1999[doi>10.1145/315773.315778]
Xianfeng Li , Abhik Roychoudhury , Tulika Mitra, Modeling Out-of-Order Processors for Software Timing Analysis, Proceedings of the 25th IEEE International Real-Time Systems Symposium, p.92-103, December 05-08, 2004[doi>10.1109/REAL.2004.33]
Xianfeng Li , Tulika Mitra , Abhik Roychoudhury, Modeling control speculation for timing analysis, Real-Time Systems, v.29 n.1, p.27-58, January 2005[doi>10.1023/B:TIME.0000048933.15922.f9]
Sung-Soo Lim , Young Hyun Bae , Gyu Tae Jang , Byung-Do Rhee , Sang Lyul Min , Chang Yun Park , Heonshik Shin , Kunsoo Park , Soo-Mook Moon , Chong Sang Kim, An Accurate Worst Case Timing Analysis for RISC Processors, IEEE Transactions on Software Engineering, v.21 n.7, p.593-604, July 1995[doi>10.1109/32.392980]
Lundqvist, T. 2002. A WCET analysis method for pipelined microprocessors with cache memories. Ph.D. thesis, Dept. of Computer Engineering, Chalmers University of Technology, Sweden.
Thomas Lundqvist , Per Stenström, A Method to Improve the Estimated Worst-Case Performance of Data Caching, Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications, p.255, December 13-15, 1999
Thomas Lundqvist , Per Stenström, An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution, Real-Time Systems, v.17 n.2-3, p.183-207, Nov. 1999[doi>10.1023/A:1008138407139]
Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
Tulika Mitra , Abhik Roychoudhury , Xianfeng Li, Timing analysis of embedded software for speculative processors, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581229]
Sibin Mohan , Frank Mueller , David Whalley , Christopher Healy, Timing Analysis for Sensor Network Nodes of the Atmega Processor Family, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.405-414, March 07-10, 2005[doi>10.1109/RTAS.2005.53]
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Flemming Nielson , Hanne R. Nielson , Chris Hankin, Principles of Program Analysis, Springer-Verlag New York, Inc., Secaucus, NJ, 1999
Kunle Olukotun , Lance Hammond, The Future of Microprocessors, Queue, v.3 n.7, September 2005[doi>10.1145/1095408.1095418]
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
William Pugh, The Omega test: a fast and practical integer programming algorithm for dependence analysis, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.4-13, November 18-22, 1991, Albuquerque, New Mexico, USA[doi>10.1145/125826.125848]
Peter Puschner, Experiments with WCET-Oriented Programming and the Single-Path Architecture, Proceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, p.205-210, February 02-04, 2005[doi>10.1109/WORDS.2005.36]
Peter P. Puschner , Anton V. Schedl, Computing Maximum Task Execution Times — A Graph-BasedApproach, Real-Time Systems, v.13 n.1, p.67-91, July 1997[doi>10.1023/A:1007905003094]
P. Puschner , R. Nossal, Testing the Results of Static Worst-Case Execution-Time Analysis, Proceedings of the IEEE Real-Time Systems Symposium, p.134, December 02-04, 1998
Puschner, P. P. and Schedl, A. V. 1995. Computing maximum task execution times with linear programming techniques. Tech. rept. Technische Universität Wien, Institut für Technische Informatik. Apr.
Harini Ramaprasad , Frank Mueller, Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.148-157, March 07-10, 2005[doi>10.1109/RTAS.2005.12]
Reineke, J., Thesing, S., Wachter, B., Wilhelm, R., Becker, B., Eisinger, J., and Polian, I. 2006. On the notion of timing anaomaly. forthcoming.
Daniel Sandell , Andreas Ermedahl , Jan Gustafsson , Björn Lisper, Static timing analysis of real-time operating system code, Proceedings of the First international conference on Leveraging Applications of Formal Methods, p.146-160, October 30-November 02, 2004, Paphos, Cyprus[doi>10.1007/11925040_10]
Sehlberg, D. 2005. Static WCET analysis of task-oriented code for construction vehicles. M.S. thesis, Mälardalen University, Västerås, Sweden.
Kiran Seth , Aravindh Anantaraman , Frank Mueller , Eric Rotenberg, FAST: Frequency-Aware Static Timing Analysis, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.40, December 03-05, 2003
A. C. Shaw, Reasoning About Time in Higher-Level Language Software, IEEE Transactions on Software Engineering, v.15 n.7, p.875-889, July 1989[doi>10.1109/32.29487]
Souyris, J., le Pavec, E., Himbert, G., Jégu, V., Borios, G., and Heckmann, R. 2005. Computing the WCET of an avionics program by abstract interpretation. In WCET 2005. 15--18.
Friedhelm Stappert , Peter Altenbernd, Complete worst-case execution time analysis of straight-line hard real-time programs, Journal of Systems Architecture: the EUROMICRO Journal, v.46 n.4, p.339-355, Feb. 2000[doi>10.1016/S1383-7621(99)00010-7]
Friedhelm Stappert , Andreas Ermedahl , Jakob Engblom, Efficient longest executable path search for programs with complex flows and pipeline effects, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502240]
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Jan Staschulat , Rolf Ernst, Worst case timing analysis of input dependent data cache behavior, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.227-236, July 05-07, 2006[doi>10.1109/ECRTS.2006.33]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Theiling, H. 2002a. Control flow graphs for real-time systems analysis. Ph.D. thesis, Universität des Saarlandes, Saarbrücken, Germany.
Henrik Theiling, ILP-Based Interprocedural Path Analysis, Proceedings of the Second International Conference on Embedded Software, p.349-363, October 07-09, 2002
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
Thesing, S. 2004. Safe and precise WCET determination by abstract interpretation of pipeline models. Ph.D. thesis, Saarland University.
Thesing, S., Souyris, J., Heckmann, R., Randimbivololona, F., Langenbach, M., Wilhelm, R., and Ferdinand, C. 2003. An abstract interpretation-based timing validation of hard real-time avionics software systems. In Proceedings of the 2003 International Conference on Dependable Systems and Networks (DSN 2003). IEEE Computer Society, Los Alamitos, CA. 625--632.
Lothar Thiele , Reinhard Wilhelm, Design for Timing Predictability, Real-Time Systems, v.28 n.2-3, p.157-177, November-December 2004[doi>10.1023/B:TIME.0000045316.66276.6e]
Emilio Vivancos , Christopher Healy , Frank Mueller , David Whalley, Parametric Timing Analysis, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.88-93, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384230]
Ingomar Wenzel , Bernhard Rieder , Raimund Kirner , Peter Puschner, Automatic Timing Model Generation by CFG Partitioning and Model Checking, Proceedings of the conference on Design, Automation and Test in Europe, p.606-611, March 07-11, 2005[doi>10.1109/DATE.2005.76]
Ingomar Wenzel , Raimund Kirner , Bernhard Rieder , Peter Puschner, Measurement-Based Worst-Case Execution Time Analysis, Proceedings of the Third IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems, p.7-10, May 16-17, 2005[doi>10.1109/SEUS.2005.12]
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
Wilhelm, R. 2004. Why AI &plus; ILP is good for WCET, but MC is not, nor ILP alone. In VMCAI 2004. LNCS, vol. 2937. Springer, New York. 309--322.
Wilhelm, R. 2005. Determining bounds on execution times. In Handbook on Embedded Systems, R. Zurawski, Ed. CRC Press, Boca Raton, FL. 14--1, 14--23.
Wilhelm, R., Engblom, J., Thesing, S., and Whalley, D. 2003. Industrial requirements for WCET tools—Answers to the ARTIST questionnaire. In EUROMICRO Workshop on WCET (WCET 2003).
Fabian Wolf, Behavioral Intervals in Embedded Software: Timing and Power Analysis of Embedded Real-Time Software Processes, Kluwer Academic Publishers, Norwell, MA, 2002
Fabian Wolf , Rolf Ernst , Wei Ye, Path clustering in software timing analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.773-782, 12/1/2001[doi>10.1109/92.974891]
Wolf, F., Kruse, J., and Ernst, R. 2002a. Timing and power measurement in static software analysis. In Microelectronics Journal, Special Issue on Design, Modeling and Simulation in Microelectronics and MEMS, vol. 6(2). 91--100.
Wolf, F., Staschulat, J., and Ernst, R. 2002b. Hybrid cache analysis in running time verification of embedded software. J. Design Autom. Embedded Syst. 7, 3, 271--295.
R. Ernst , W. Ye, Embedded program timing analysis based on path clustering and architecture classification, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.598-604, November 09-13, 1997, San Jose, California, USA
Zhang, Y. 2005. Evaluation of methods for dynamic time analysis for CC systems AB. M.S. thesis, Mälardalen University, Västerås, Sweden.
