{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730584441559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730584441559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 17:54:01 2024 " "Processing started: Sat Nov 02 17:54:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730584441559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730584441559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155Project -c CEG3155Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155Project -c CEG3155Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730584441559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730584441797 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting an identifier trafficLighttopLevel.vhd(6) " "VHDL syntax error at trafficLighttopLevel.vhd(6) near text \":\";  expecting an identifier" {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1730584442189 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "trafficLighttopLevel trafficLighttopLevel.vhd(4) " "Ignored construct trafficLighttopLevel at trafficLighttopLevel.vhd(4) due to previous errors" {  } { { "trafficLighttopLevel.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1730584442189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlighttoplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file trafficlighttoplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_1bit-structural " "Found design unit 1: mux_4to1_1bit-structural" {  } { { "mux_4to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_4to1_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442193 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_1bit " "Found entity 1: mux_4to1_1bit" {  } { { "mux_4to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_4to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_4bit-structural " "Found design unit 1: mux_2to1_4bit-structural" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442195 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_4bit " "Found entity 1: mux_2to1_4bit" {  } { { "mux_2to1_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_2bit-structural " "Found design unit 1: mux_2to1_2bit-structural" {  } { { "mux_2to1_2bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442197 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_2bit " "Found entity 1: mux_2to1_2bit" {  } { { "mux_2to1_2bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1bit-structural " "Found design unit 1: mux_2to1_1bit-structural" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442199 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "mux_2to1_1bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality_comparator_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equality_comparator_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality_Comparator_4bit-basic " "Found design unit 1: equality_Comparator_4bit-basic" {  } { { "equality_Comparator_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442201 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality_Comparator_4bit " "Found entity 1: equality_Comparator_4bit" {  } { { "equality_Comparator_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/enabledsrlatch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442202 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/enabledsrlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_8bit-rtl " "Found design unit 1: dFF_8bit-rtl" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/dff_8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_8bit " "Found entity 1: dFF_8bit" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/dff_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_FF-rtl " "Found design unit 1: d_FF-rtl" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442206 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_FF " "Found entity 1: d_FF" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-Structural " "Found design unit 1: counter_4bit-Structural" {  } { { "counter_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442208 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "counter_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Segment-Structural " "Found design unit 1: BCD_to_7Segment-Structural" {  } { { "BCD_to_7Segment.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/BCD_to_7Segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442209 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "BCD_to_7Segment.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/BCD_to_7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442211 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442213 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730584442213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730584442213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730584442288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 17:54:02 2024 " "Processing ended: Sat Nov 02 17:54:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730584442288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730584442288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730584442288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730584442288 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730584442838 ""}
