
ozzy4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d8c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08006024  08006024  00007024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060c4  080060c4  0000802c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080060c4  080060c4  000070c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060cc  080060cc  0000802c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060cc  080060cc  000070cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060d0  080060d0  000070d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  24000000  080060d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2400002c  08006100  0000802c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000198  08006100  00008198  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000802c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149a7  00000000  00000000  0000805a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025df  00000000  00000000  0001ca01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  0001efe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7e  00000000  00000000  0001fed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b0ff  00000000  00000000  00020a56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013878  00000000  00000000  0005bb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00186280  00000000  00000000  0006f3cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f564d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ef4  00000000  00000000  001f5690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001f9584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800600c 	.word	0x0800600c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	0800600c 	.word	0x0800600c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000794:	4b2e      	ldr	r3, [pc, #184]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000796:	4a2f      	ldr	r2, [pc, #188]	@ (8000854 <MX_FDCAN1_Init+0xc4>)
 8000798:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800079a:	4b2d      	ldr	r3, [pc, #180]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80007a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007ac:	4b28      	ldr	r3, [pc, #160]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80007b2:	4b27      	ldr	r3, [pc, #156]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80007b8:	4b25      	ldr	r3, [pc, #148]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007ba:	2205      	movs	r2, #5
 80007bc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007be:	4b24      	ldr	r3, [pc, #144]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80007c4:	4b22      	ldr	r3, [pc, #136]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007c6:	2205      	movs	r2, #5
 80007c8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80007ca:	4b21      	ldr	r3, [pc, #132]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007cc:	2202      	movs	r2, #2
 80007ce:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80007d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007d8:	2201      	movs	r2, #1
 80007da:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80007dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007de:	2201      	movs	r2, #1
 80007e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80007ee:	4b18      	ldr	r3, [pc, #96]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007f4:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80007fa:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000800:	4b13      	ldr	r3, [pc, #76]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000802:	2204      	movs	r2, #4
 8000804:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000806:	4b12      	ldr	r3, [pc, #72]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000808:	2200      	movs	r2, #0
 800080a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800080c:	4b10      	ldr	r3, [pc, #64]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 800080e:	2204      	movs	r2, #4
 8000810:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000812:	4b0f      	ldr	r3, [pc, #60]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000814:	2200      	movs	r2, #0
 8000816:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000818:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 800081a:	2204      	movs	r2, #4
 800081c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000820:	2200      	movs	r2, #0
 8000822:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000824:	4b0a      	ldr	r3, [pc, #40]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000826:	2200      	movs	r2, #0
 8000828:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800082a:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 800082c:	2200      	movs	r2, #0
 800082e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000830:	4b07      	ldr	r3, [pc, #28]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000832:	2200      	movs	r2, #0
 8000834:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000836:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 8000838:	2204      	movs	r2, #4
 800083a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800083c:	4804      	ldr	r0, [pc, #16]	@ (8000850 <MX_FDCAN1_Init+0xc0>)
 800083e:	f000 ff27 	bl	8001690 <HAL_FDCAN_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000848:	f000 fa84 	bl	8000d54 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	24000048 	.word	0x24000048
 8000854:	4000a000 	.word	0x4000a000

08000858 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b0ba      	sub	sp, #232	@ 0xe8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	22c0      	movs	r2, #192	@ 0xc0
 8000876:	2100      	movs	r1, #0
 8000878:	4618      	mov	r0, r3
 800087a:	f005 fb8d 	bl	8005f98 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a27      	ldr	r2, [pc, #156]	@ (8000920 <HAL_FDCAN_MspInit+0xc8>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d146      	bne.n	8000916 <HAL_FDCAN_MspInit+0xbe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000888:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800088c:	f04f 0300 	mov.w	r3, #0
 8000890:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000894:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000898:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	4618      	mov	r0, r3
 80008a2:	f002 fd6b 	bl	800337c <HAL_RCCEx_PeriphCLKConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80008ac:	f000 fa52 	bl	8000d54 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80008b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008b2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008bc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008c0:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008c2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ce:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d4:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008d6:	f043 0308 	orr.w	r3, r3, #8
 80008da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008de:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <HAL_FDCAN_MspInit+0xcc>)
 80008e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e4:	f003 0308 	and.w	r3, r3, #8
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008ec:	2303      	movs	r3, #3
 80008ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000904:	2309      	movs	r3, #9
 8000906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800090a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	@ (8000928 <HAL_FDCAN_MspInit+0xd0>)
 8000912:	f001 fafb 	bl	8001f0c <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000916:	bf00      	nop
 8000918:	37e8      	adds	r7, #232	@ 0xe8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	4000a000 	.word	0x4000a000
 8000924:	58024400 	.word	0x58024400
 8000928:	58020c00 	.word	0x58020c00

0800092c <sendCANMessage>:
  }
}

/* USER CODE BEGIN 1 */
void sendCANMessage(FDCAN_HandleTypeDef *hfdcan, int identifier, uint8_t *message, uint8_t length)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08e      	sub	sp, #56	@ 0x38
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	70fb      	strb	r3, [r7, #3]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = identifier; // CAN Identifier
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	617b      	str	r3, [r7, #20]
	  hdr.IdType = FDCAN_EXTENDED_ID; // Specify that we're using extended CAN IDs
 800093e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000942:	61bb      	str	r3, [r7, #24]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]
	  hdr.DataLength = length; // Specify length of the data (in bytes)
 8000948:	78fb      	ldrb	r3, [r7, #3]
 800094a:	623b      	str	r3, [r7, #32]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800094c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000950:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8000952:	2300      	movs	r3, #0
 8000954:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.FDFormat = FDCAN_CLASSIC_CAN; // Specify that we're using classic CAN, not CAN FD
 8000956:	2300      	movs	r3, #0
 8000958:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800095a:	2300      	movs	r3, #0
 800095c:	633b      	str	r3, [r7, #48]	@ 0x30
	  hdr.MessageMarker = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	637b      	str	r3, [r7, #52]	@ 0x34
	  // Adds a CANmessage to the queue to be transferred
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) message) != HAL_OK)
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	4619      	mov	r1, r3
 800096a:	68f8      	ldr	r0, [r7, #12]
 800096c:	f001 f86e 	bl	8001a4c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <sendCANMessage+0x4e>
		Error_Handler();
 8000976:	f000 f9ed 	bl	8000d54 <Error_Handler>
}
 800097a:	bf00      	nop
 800097c:	3738      	adds	r7, #56	@ 0x38
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <sendGlobalEnableFrame>:
void sendGlobalEnableFrame(FDCAN_HandleTypeDef *hfdcan)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08c      	sub	sp, #48	@ 0x30
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = 0x401bf; // Identifier of the global enable frame
 800098c:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <sendGlobalEnableFrame+0x50>)
 800098e:	60fb      	str	r3, [r7, #12]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 8000990:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000994:	613b      	str	r3, [r7, #16]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
	  hdr.DataLength = FDCAN_DLC_BYTES_2; // Global enable frame is 2 bytes long
 800099a:	2302      	movs	r3, #2
 800099c:	61bb      	str	r3, [r7, #24]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800099e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80009a2:	61fb      	str	r3, [r7, #28]
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 80009a4:	2300      	movs	r3, #0
 80009a6:	623b      	str	r3, [r7, #32]
	  hdr.FDFormat = FDCAN_CLASSIC_CAN;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80009ac:	2300      	movs	r3, #0
 80009ae:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.MessageMarker = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) "\x01\x00") != HAL_OK)
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	4a07      	ldr	r2, [pc, #28]	@ (80009d8 <sendGlobalEnableFrame+0x54>)
 80009ba:	4619      	mov	r1, r3
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f001 f845 	bl	8001a4c <HAL_FDCAN_AddMessageToTxFifoQ>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <sendGlobalEnableFrame+0x48>
		Error_Handler();
 80009c8:	f000 f9c4 	bl	8000d54 <Error_Handler>
}
 80009cc:	bf00      	nop
 80009ce:	3730      	adds	r7, #48	@ 0x30
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	000401bf 	.word	0x000401bf
 80009d8:	08006024 	.word	0x08006024

080009dc <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	@ 0x28
 80009e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e2:	f107 0314 	add.w	r3, r7, #20
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
 80009f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f2:	4b51      	ldr	r3, [pc, #324]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 80009f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f8:	4a4f      	ldr	r2, [pc, #316]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a02:	4b4d      	ldr	r3, [pc, #308]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	613b      	str	r3, [r7, #16]
 8000a0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a10:	4b49      	ldr	r3, [pc, #292]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a16:	4a48      	ldr	r2, [pc, #288]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a18:	f043 0301 	orr.w	r3, r3, #1
 8000a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a20:	4b45      	ldr	r3, [pc, #276]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2e:	4b42      	ldr	r3, [pc, #264]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a34:	4a40      	ldr	r2, [pc, #256]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a36:	f043 0302 	orr.w	r3, r3, #2
 8000a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a44:	f003 0302 	and.w	r3, r3, #2
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a52:	4a39      	ldr	r2, [pc, #228]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a54:	f043 0308 	orr.w	r3, r3, #8
 8000a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a5c:	4b36      	ldr	r3, [pc, #216]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a6a:	4b33      	ldr	r3, [pc, #204]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a70:	4a31      	ldr	r2, [pc, #196]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b38 <MX_GPIO_Init+0x15c>)
 8000a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000a88:	2332      	movs	r3, #50	@ 0x32
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a98:	230b      	movs	r3, #11
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4826      	ldr	r0, [pc, #152]	@ (8000b3c <MX_GPIO_Init+0x160>)
 8000aa4:	f001 fa32 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000aa8:	2386      	movs	r3, #134	@ 0x86
 8000aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ab8:	230b      	movs	r3, #11
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	481f      	ldr	r0, [pc, #124]	@ (8000b40 <MX_GPIO_Init+0x164>)
 8000ac4:	f001 fa22 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ac8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ada:	230b      	movs	r3, #11
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4817      	ldr	r0, [pc, #92]	@ (8000b44 <MX_GPIO_Init+0x168>)
 8000ae6:	f001 fa11 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000aea:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000afc:	230a      	movs	r3, #10
 8000afe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	4619      	mov	r1, r3
 8000b06:	480e      	ldr	r0, [pc, #56]	@ (8000b40 <MX_GPIO_Init+0x164>)
 8000b08:	f001 fa00 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000b0c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b1e:	230b      	movs	r3, #11
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	4619      	mov	r1, r3
 8000b28:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <MX_GPIO_Init+0x16c>)
 8000b2a:	f001 f9ef 	bl	8001f0c <HAL_GPIO_Init>

}
 8000b2e:	bf00      	nop
 8000b30:	3728      	adds	r7, #40	@ 0x28
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020800 	.word	0x58020800
 8000b40:	58020000 	.word	0x58020000
 8000b44:	58020400 	.word	0x58020400
 8000b48:	58021800 	.word	0x58021800

08000b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b56:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b58:	bf00      	nop
 8000b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c48 <main+0xfc>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d004      	beq.n	8000b70 <main+0x24>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	1e5a      	subs	r2, r3, #1
 8000b6a:	607a      	str	r2, [r7, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	dcf4      	bgt.n	8000b5a <main+0xe>
  if ( timeout < 0 )
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	da01      	bge.n	8000b7a <main+0x2e>
  {
  Error_Handler();
 8000b76:	f000 f8ed 	bl	8000d54 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7a:	f000 fb35 	bl	80011e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7e:	f000 f86d 	bl	8000c5c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000b82:	4b31      	ldr	r3, [pc, #196]	@ (8000c48 <main+0xfc>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	4a2f      	ldr	r2, [pc, #188]	@ (8000c48 <main+0xfc>)
 8000b8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b92:	4b2d      	ldr	r3, [pc, #180]	@ (8000c48 <main+0xfc>)
 8000b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f001 fb7d 	bl	80022a0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f001 fb93 	bl	80022d4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000bae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bb2:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000bb4:	bf00      	nop
 8000bb6:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <main+0xfc>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d104      	bne.n	8000bcc <main+0x80>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	1e5a      	subs	r2, r3, #1
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	dcf4      	bgt.n	8000bb6 <main+0x6a>
if ( timeout < 0 )
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	da01      	bge.n	8000bd6 <main+0x8a>
{
Error_Handler();
 8000bd2:	f000 f8bf 	bl	8000d54 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd6:	f7ff ff01 	bl	80009dc <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000bda:	f7ff fdd9 	bl	8000790 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f000 f93a 	bl	8000e58 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000be4:	2001      	movs	r0, #1
 8000be6:	f000 f937 	bl	8000e58 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000bea:	2002      	movs	r0, #2
 8000bec:	f000 f934 	bl	8000e58 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	f000 f9a6 	bl	8000f44 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <main+0x100>)
 8000bfa:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bfe:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <main+0x100>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <main+0x100>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <main+0x100>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <main+0x100>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c18:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <main+0x100>)
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f000 fa22 	bl	8001064 <BSP_COM_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <main+0xde>
  {
    Error_Handler();
 8000c26:	f000 f895 	bl	8000d54 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
	sendCANMessage(&hfdcan1, 0x204b55b, (uint8_t *)"\x00\x01\x00\x00\x00\x00\xfe\x0c", 8);
 8000c2a:	2308      	movs	r3, #8
 8000c2c:	4a08      	ldr	r2, [pc, #32]	@ (8000c50 <main+0x104>)
 8000c2e:	4909      	ldr	r1, [pc, #36]	@ (8000c54 <main+0x108>)
 8000c30:	4809      	ldr	r0, [pc, #36]	@ (8000c58 <main+0x10c>)
 8000c32:	f7ff fe7b 	bl	800092c <sendCANMessage>
	sendGlobalEnableFrame(&hfdcan1);
 8000c36:	4808      	ldr	r0, [pc, #32]	@ (8000c58 <main+0x10c>)
 8000c38:	f7ff fea4 	bl	8000984 <sendGlobalEnableFrame>
	HAL_Delay(1);
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f000 fb65 	bl	800130c <HAL_Delay>
	sendCANMessage(&hfdcan1, 0x204b55b, (uint8_t *)"\x00\x01\x00\x00\x00\x00\xfe\x0c", 8);
 8000c42:	bf00      	nop
 8000c44:	e7f1      	b.n	8000c2a <main+0xde>
 8000c46:	bf00      	nop
 8000c48:	58024400 	.word	0x58024400
 8000c4c:	240000e8 	.word	0x240000e8
 8000c50:	08006028 	.word	0x08006028
 8000c54:	0204b55b 	.word	0x0204b55b
 8000c58:	24000048 	.word	0x24000048

08000c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b09c      	sub	sp, #112	@ 0x70
 8000c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c66:	224c      	movs	r2, #76	@ 0x4c
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f005 f994 	bl	8005f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	2220      	movs	r2, #32
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f005 f98e 	bl	8005f98 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c7c:	2004      	movs	r0, #4
 8000c7e:	f001 fb3d 	bl	80022fc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	4b31      	ldr	r3, [pc, #196]	@ (8000d4c <SystemClock_Config+0xf0>)
 8000c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c8a:	4a30      	ldr	r2, [pc, #192]	@ (8000d4c <SystemClock_Config+0xf0>)
 8000c8c:	f023 0301 	bic.w	r3, r3, #1
 8000c90:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000c92:	4b2e      	ldr	r3, [pc, #184]	@ (8000d4c <SystemClock_Config+0xf0>)
 8000c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d50 <SystemClock_Config+0xf4>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ca4:	4a2a      	ldr	r2, [pc, #168]	@ (8000d50 <SystemClock_Config+0xf4>)
 8000ca6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000caa:	6193      	str	r3, [r2, #24]
 8000cac:	4b28      	ldr	r3, [pc, #160]	@ (8000d50 <SystemClock_Config+0xf4>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cb4:	603b      	str	r3, [r7, #0]
 8000cb6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cb8:	bf00      	nop
 8000cba:	4b25      	ldr	r3, [pc, #148]	@ (8000d50 <SystemClock_Config+0xf4>)
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cc6:	d1f8      	bne.n	8000cba <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd0:	2340      	movs	r3, #64	@ 0x40
 8000cd2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000cdc:	2305      	movs	r3, #5
 8000cde:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 48;
 8000ce0:	2330      	movs	r3, #48	@ 0x30
 8000ce2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000ce8:	2305      	movs	r3, #5
 8000cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cec:	2302      	movs	r3, #2
 8000cee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cf0:	230c      	movs	r3, #12
 8000cf2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 fb55 	bl	80023b0 <HAL_RCC_OscConfig>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d0c:	f000 f822 	bl	8000d54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d10:	233f      	movs	r3, #63	@ 0x3f
 8000d12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d14:	2300      	movs	r3, #0
 8000d16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	2101      	movs	r1, #1
 8000d34:	4618      	mov	r0, r3
 8000d36:	f001 ff95 	bl	8002c64 <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000d40:	f000 f808 	bl	8000d54 <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3770      	adds	r7, #112	@ 0x70
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	58000400 	.word	0x58000400
 8000d50:	58024800 	.word	0x58024800

08000d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d58:	b672      	cpsid	i
}
 8000d5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <Error_Handler+0x8>

08000d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <HAL_MspInit+0x30>)
 8000d68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d6c:	4a08      	ldr	r2, [pc, #32]	@ (8000d90 <HAL_MspInit+0x30>)
 8000d6e:	f043 0302 	orr.w	r3, r3, #2
 8000d72:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_MspInit+0x30>)
 8000d78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	607b      	str	r3, [r7, #4]
 8000d82:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	58024400 	.word	0x58024400

08000d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <NMI_Handler+0x4>

08000d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <HardFault_Handler+0x4>

08000da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <MemManage_Handler+0x4>

08000dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <BusFault_Handler+0x4>

08000db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <UsageFault_Handler+0x4>

08000dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dea:	f000 fa6f 	bl	80012cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000df6:	2000      	movs	r0, #0
 8000df8:	f000 f916 	bl	8001028 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e00:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e04:	f7ff fcac 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e08:	f7ff fbfc 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e0c:	480c      	ldr	r0, [pc, #48]	@ (8000e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e0e:	490d      	ldr	r1, [pc, #52]	@ (8000e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e10:	4a0d      	ldr	r2, [pc, #52]	@ (8000e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e14:	e002      	b.n	8000e1c <LoopCopyDataInit>

08000e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1a:	3304      	adds	r3, #4

08000e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e20:	d3f9      	bcc.n	8000e16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e22:	4a0a      	ldr	r2, [pc, #40]	@ (8000e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e24:	4c0a      	ldr	r4, [pc, #40]	@ (8000e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e28:	e001      	b.n	8000e2e <LoopFillZerobss>

08000e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e2c:	3204      	adds	r2, #4

08000e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e30:	d3fb      	bcc.n	8000e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e32:	f005 f8b9 	bl	8005fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e36:	f7ff fe89 	bl	8000b4c <main>
  bx  lr
 8000e3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e44:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000e48:	080060d4 	.word	0x080060d4
  ldr r2, =_sbss
 8000e4c:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000e50:	24000198 	.word	0x24000198

08000e54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e54:	e7fe      	b.n	8000e54 <ADC3_IRQHandler>
	...

08000e58 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08c      	sub	sp, #48	@ 0x30
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d009      	beq.n	8000e80 <BSP_LED_Init+0x28>
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d006      	beq.n	8000e80 <BSP_LED_Init+0x28>
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d003      	beq.n	8000e80 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000e78:	f06f 0301 	mvn.w	r3, #1
 8000e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e7e:	e055      	b.n	8000f2c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d10f      	bne.n	8000ea6 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000e86:	4b2c      	ldr	r3, [pc, #176]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e96:	4b28      	ldr	r3, [pc, #160]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	617b      	str	r3, [r7, #20]
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	e021      	b.n	8000eea <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d10f      	bne.n	8000ecc <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000eac:	4b22      	ldr	r3, [pc, #136]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb2:	4a21      	ldr	r2, [pc, #132]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec2:	f003 0310 	and.w	r3, r3, #16
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	e00e      	b.n	8000eea <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed2:	4a19      	ldr	r2, [pc, #100]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000ed4:	f043 0302 	orr.w	r3, r3, #2
 8000ed8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000edc:	4b16      	ldr	r3, [pc, #88]	@ (8000f38 <BSP_LED_Init+0xe0>)
 8000ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	4a13      	ldr	r2, [pc, #76]	@ (8000f3c <BSP_LED_Init+0xe4>)
 8000eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ef2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	4a0f      	ldr	r2, [pc, #60]	@ (8000f40 <BSP_LED_Init+0xe8>)
 8000f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f08:	f107 0218 	add.w	r2, r7, #24
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 fffc 	bl	8001f0c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <BSP_LED_Init+0xe8>)
 8000f18:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <BSP_LED_Init+0xe4>)
 8000f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f24:	2200      	movs	r2, #0
 8000f26:	4619      	mov	r1, r3
 8000f28:	f001 f9a0 	bl	800226c <HAL_GPIO_WritePin>
  }

  return ret;
 8000f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3730      	adds	r7, #48	@ 0x30
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	58024400 	.word	0x58024400
 8000f3c:	08006090 	.word	0x08006090
 8000f40:	2400000c 	.word	0x2400000c

08000f44 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	460a      	mov	r2, r1
 8000f4e:	71fb      	strb	r3, [r7, #7]
 8000f50:	4613      	mov	r3, r2
 8000f52:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000f54:	4b2e      	ldr	r3, [pc, #184]	@ (8001010 <BSP_PB_Init+0xcc>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <BSP_PB_Init+0xcc>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b2a      	ldr	r3, [pc, #168]	@ (8001010 <BSP_PB_Init+0xcc>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000f72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f76:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10c      	bne.n	8000fa0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000f86:	2300      	movs	r3, #0
 8000f88:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4a21      	ldr	r2, [pc, #132]	@ (8001014 <BSP_PB_Init+0xd0>)
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	f107 020c 	add.w	r2, r7, #12
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f000 ffb7 	bl	8001f0c <HAL_GPIO_Init>
 8000f9e:	e031      	b.n	8001004 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000fa0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fa4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8001014 <BSP_PB_Init+0xd0>)
 8000faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fae:	f107 020c 	add.w	r2, r7, #12
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 ffa9 	bl	8001f0c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	4a16      	ldr	r2, [pc, #88]	@ (8001018 <BSP_PB_Init+0xd4>)
 8000fc0:	441a      	add	r2, r3
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4915      	ldr	r1, [pc, #84]	@ (800101c <BSP_PB_Init+0xd8>)
 8000fc6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4610      	mov	r0, r2
 8000fce:	f000 fb0e 	bl	80015ee <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	4a10      	ldr	r2, [pc, #64]	@ (8001018 <BSP_PB_Init+0xd4>)
 8000fd8:	1898      	adds	r0, r3, r2
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4a10      	ldr	r2, [pc, #64]	@ (8001020 <BSP_PB_Init+0xdc>)
 8000fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	f000 fae3 	bl	80015b0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000fea:	2028      	movs	r0, #40	@ 0x28
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	4a0d      	ldr	r2, [pc, #52]	@ (8001024 <BSP_PB_Init+0xe0>)
 8000ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f000 fa93 	bl	8001522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000ffc:	2328      	movs	r3, #40	@ 0x28
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 faa9 	bl	8001556 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3720      	adds	r7, #32
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	58024400 	.word	0x58024400
 8001014:	24000018 	.word	0x24000018
 8001018:	240000f8 	.word	0x240000f8
 800101c:	08006098 	.word	0x08006098
 8001020:	2400001c 	.word	0x2400001c
 8001024:	24000020 	.word	0x24000020

08001028 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <BSP_PB_IRQHandler+0x20>)
 8001038:	4413      	add	r3, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f000 faec 	bl	8001618 <HAL_EXTI_IRQHandler>
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	240000f8 	.word	0x240000f8

0800104c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800107a:	f06f 0301 	mvn.w	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	e018      	b.n	80010b4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2294      	movs	r2, #148	@ 0x94
 8001086:	fb02 f303 	mul.w	r3, r2, r3
 800108a:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <BSP_COM_Init+0x5c>)
 800108c:	4413      	add	r3, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f852 	bl	8001138 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2294      	movs	r2, #148	@ 0x94
 8001098:	fb02 f303 	mul.w	r3, r2, r3
 800109c:	4a08      	ldr	r2, [pc, #32]	@ (80010c0 <BSP_COM_Init+0x5c>)
 800109e:	4413      	add	r3, r2
 80010a0:	6839      	ldr	r1, [r7, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f80e 	bl	80010c4 <MX_USART3_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d002      	beq.n	80010b4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80010ae:	f06f 0303 	mvn.w	r3, #3
 80010b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80010b4:	68fb      	ldr	r3, [r7, #12]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	24000100 	.word	0x24000100

080010c4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <MX_USART3_Init+0x60>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	220c      	movs	r2, #12
 80010e2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	895b      	ldrh	r3, [r3, #10]
 80010e8:	461a      	mov	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	891b      	ldrh	r3, [r3, #8]
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	899b      	ldrh	r3, [r3, #12]
 8001104:	461a      	mov	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001110:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f003 ff5e 	bl	8004fd4 <HAL_UART_Init>
 8001118:	4603      	mov	r3, r0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	24000008 	.word	0x24000008

08001128 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800112c:	2000      	movs	r0, #0
 800112e:	f7ff ff8d 	bl	800104c <BSP_PB_Callback>
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001140:	4b27      	ldr	r3, [pc, #156]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001146:	4a26      	ldr	r2, [pc, #152]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001148:	f043 0308 	orr.w	r3, r3, #8
 800114c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001150:	4b23      	ldr	r3, [pc, #140]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800115e:	4b20      	ldr	r3, [pc, #128]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001164:	4a1e      	ldr	r2, [pc, #120]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800116e:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001174:	f003 0308 	and.w	r3, r3, #8
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800117c:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <COM1_MspInit+0xa8>)
 800117e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001182:	4a17      	ldr	r2, [pc, #92]	@ (80011e0 <COM1_MspInit+0xa8>)
 8001184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001188:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <COM1_MspInit+0xa8>)
 800118e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001192:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800119a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800119e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a4:	2302      	movs	r3, #2
 80011a6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80011ac:	2307      	movs	r3, #7
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	480b      	ldr	r0, [pc, #44]	@ (80011e4 <COM1_MspInit+0xac>)
 80011b8:	f000 fea8 	bl	8001f0c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80011bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80011c6:	2307      	movs	r3, #7
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4804      	ldr	r0, [pc, #16]	@ (80011e4 <COM1_MspInit+0xac>)
 80011d2:	f000 fe9b 	bl	8001f0c <HAL_GPIO_Init>
}
 80011d6:	bf00      	nop
 80011d8:	3728      	adds	r7, #40	@ 0x28
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	58024400 	.word	0x58024400
 80011e4:	58020c00 	.word	0x58020c00

080011e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ee:	2003      	movs	r0, #3
 80011f0:	f000 f98c 	bl	800150c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011f4:	f001 feec 	bl	8002fd0 <HAL_RCC_GetSysClockFreq>
 80011f8:	4602      	mov	r2, r0
 80011fa:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <HAL_Init+0x68>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	0a1b      	lsrs	r3, r3, #8
 8001200:	f003 030f 	and.w	r3, r3, #15
 8001204:	4913      	ldr	r1, [pc, #76]	@ (8001254 <HAL_Init+0x6c>)
 8001206:	5ccb      	ldrb	r3, [r1, r3]
 8001208:	f003 031f 	and.w	r3, r3, #31
 800120c:	fa22 f303 	lsr.w	r3, r2, r3
 8001210:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001212:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <HAL_Init+0x68>)
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <HAL_Init+0x6c>)
 800121c:	5cd3      	ldrb	r3, [r2, r3]
 800121e:	f003 031f 	and.w	r3, r3, #31
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	fa22 f303 	lsr.w	r3, r2, r3
 8001228:	4a0b      	ldr	r2, [pc, #44]	@ (8001258 <HAL_Init+0x70>)
 800122a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800122c:	4a0b      	ldr	r2, [pc, #44]	@ (800125c <HAL_Init+0x74>)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f814 	bl	8001260 <HAL_InitTick>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e002      	b.n	8001248 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001242:	f7ff fd8d 	bl	8000d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	58024400 	.word	0x58024400
 8001254:	08006080 	.word	0x08006080
 8001258:	24000004 	.word	0x24000004
 800125c:	24000000 	.word	0x24000000

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001268:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <HAL_InitTick+0x60>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d101      	bne.n	8001274 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e021      	b.n	80012b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001274:	4b13      	ldr	r3, [pc, #76]	@ (80012c4 <HAL_InitTick+0x64>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <HAL_InitTick+0x60>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001282:	fbb3 f3f1 	udiv	r3, r3, r1
 8001286:	fbb2 f3f3 	udiv	r3, r2, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f000 f971 	bl	8001572 <HAL_SYSTICK_Config>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e00e      	b.n	80012b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2b0f      	cmp	r3, #15
 800129e:	d80a      	bhi.n	80012b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a0:	2200      	movs	r2, #0
 80012a2:	6879      	ldr	r1, [r7, #4]
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295
 80012a8:	f000 f93b 	bl	8001522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ac:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <HAL_InitTick+0x68>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012b2:	2300      	movs	r3, #0
 80012b4:	e000      	b.n	80012b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	24000028 	.word	0x24000028
 80012c4:	24000000 	.word	0x24000000
 80012c8:	24000024 	.word	0x24000024

080012cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_IncTick+0x20>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_IncTick+0x24>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4413      	add	r3, r2
 80012dc:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <HAL_IncTick+0x24>)
 80012de:	6013      	str	r3, [r2, #0]
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	24000028 	.word	0x24000028
 80012f0:	24000194 	.word	0x24000194

080012f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return uwTick;
 80012f8:	4b03      	ldr	r3, [pc, #12]	@ (8001308 <HAL_GetTick+0x14>)
 80012fa:	681b      	ldr	r3, [r3, #0]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	24000194 	.word	0x24000194

0800130c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001314:	f7ff ffee 	bl	80012f4 <HAL_GetTick>
 8001318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001324:	d005      	beq.n	8001332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001326:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <HAL_Delay+0x44>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001332:	bf00      	nop
 8001334:	f7ff ffde 	bl	80012f4 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	429a      	cmp	r2, r3
 8001342:	d8f7      	bhi.n	8001334 <HAL_Delay+0x28>
  {
  }
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	24000028 	.word	0x24000028

08001354 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <HAL_GetREVID+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	0c1b      	lsrs	r3, r3, #16
}
 800135e:	4618      	mov	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	5c001000 	.word	0x5c001000

0800136c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001388:	4013      	ands	r3, r2
 800138a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001396:	4313      	orrs	r3, r2
 8001398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139a:	4a04      	ldr	r2, [pc, #16]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	60d3      	str	r3, [r2, #12]
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00
 80013b0:	05fa0000 	.word	0x05fa0000

080013b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <__NVIC_GetPriorityGrouping+0x18>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	f003 0307 	and.w	r3, r3, #7
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db0b      	blt.n	80013fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e2:	88fb      	ldrh	r3, [r7, #6]
 80013e4:	f003 021f 	and.w	r2, r3, #31
 80013e8:	4907      	ldr	r1, [pc, #28]	@ (8001408 <__NVIC_EnableIRQ+0x38>)
 80013ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e100 	.word	0xe000e100

0800140c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141c:	2b00      	cmp	r3, #0
 800141e:	db0a      	blt.n	8001436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	b2da      	uxtb	r2, r3
 8001424:	490c      	ldr	r1, [pc, #48]	@ (8001458 <__NVIC_SetPriority+0x4c>)
 8001426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800142a:	0112      	lsls	r2, r2, #4
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	440b      	add	r3, r1
 8001430:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001434:	e00a      	b.n	800144c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4908      	ldr	r1, [pc, #32]	@ (800145c <__NVIC_SetPriority+0x50>)
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	3b04      	subs	r3, #4
 8001444:	0112      	lsls	r2, r2, #4
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	440b      	add	r3, r1
 800144a:	761a      	strb	r2, [r3, #24]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000e100 	.word	0xe000e100
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	@ 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f1c3 0307 	rsb	r3, r3, #7
 800147a:	2b04      	cmp	r3, #4
 800147c:	bf28      	it	cs
 800147e:	2304      	movcs	r3, #4
 8001480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3304      	adds	r3, #4
 8001486:	2b06      	cmp	r3, #6
 8001488:	d902      	bls.n	8001490 <NVIC_EncodePriority+0x30>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3b03      	subs	r3, #3
 800148e:	e000      	b.n	8001492 <NVIC_EncodePriority+0x32>
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	f04f 32ff 	mov.w	r2, #4294967295
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43da      	mvns	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	43d9      	mvns	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	4313      	orrs	r3, r2
         );
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3724      	adds	r7, #36	@ 0x24
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014d8:	d301      	bcc.n	80014de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014da:	2301      	movs	r3, #1
 80014dc:	e00f      	b.n	80014fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014de:	4a0a      	ldr	r2, [pc, #40]	@ (8001508 <SysTick_Config+0x40>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e6:	210f      	movs	r1, #15
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	f7ff ff8e 	bl	800140c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f0:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <SysTick_Config+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f6:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <SysTick_Config+0x40>)
 80014f8:	2207      	movs	r2, #7
 80014fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	e000e010 	.word	0xe000e010

0800150c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff29 	bl	800136c <__NVIC_SetPriorityGrouping>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b086      	sub	sp, #24
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001530:	f7ff ff40 	bl	80013b4 <__NVIC_GetPriorityGrouping>
 8001534:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	6978      	ldr	r0, [r7, #20]
 800153c:	f7ff ff90 	bl	8001460 <NVIC_EncodePriority>
 8001540:	4602      	mov	r2, r0
 8001542:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff5f 	bl	800140c <__NVIC_SetPriority>
}
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	4603      	mov	r3, r0
 800155e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001560:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff33 	bl	80013d0 <__NVIC_EnableIRQ>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff ffa4 	bl	80014c8 <SysTick_Config>
 8001580:	4603      	mov	r3, r0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <HAL_GetCurrentCPUID+0x20>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001598:	2b70      	cmp	r3, #112	@ 0x70
 800159a:	d101      	bne.n	80015a0 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800159c:	2303      	movs	r3, #3
 800159e:	e000      	b.n	80015a2 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 80015a0:	2301      	movs	r3, #1
  }
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80015b0:	b480      	push	{r7}
 80015b2:	b087      	sub	sp, #28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	460b      	mov	r3, r1
 80015ba:	607a      	str	r2, [r7, #4]
 80015bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e00a      	b.n	80015e2 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80015cc:	7afb      	ldrb	r3, [r7, #11]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d103      	bne.n	80015da <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]
      break;
 80015d8:	e002      	b.n	80015e0 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	75fb      	strb	r3, [r7, #23]
      break;
 80015de:	bf00      	nop
  }

  return status;
 80015e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	371c      	adds	r7, #28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e003      	b.n	800160a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001608:	2300      	movs	r3, #0
  }
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	0c1b      	lsrs	r3, r3, #16
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 031f 	and.w	r3, r3, #31
 8001634:	2201      	movs	r2, #1
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800163c:	f7ff ffa6 	bl	800158c <HAL_GetCurrentCPUID>
 8001640:	4603      	mov	r3, r0
 8001642:	2b03      	cmp	r3, #3
 8001644:	d105      	bne.n	8001652 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	011a      	lsls	r2, r3, #4
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <HAL_EXTI_IRQHandler+0x70>)
 800164c:	4413      	add	r3, r2
 800164e:	617b      	str	r3, [r7, #20]
 8001650:	e004      	b.n	800165c <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	011a      	lsls	r2, r3, #4
 8001656:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <HAL_EXTI_IRQHandler+0x74>)
 8001658:	4413      	add	r3, r2
 800165a:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	4013      	ands	r3, r2
 8001664:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d009      	beq.n	8001680 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	4798      	blx	r3
    }
  }
}
 8001680:	bf00      	nop
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	58000088 	.word	0x58000088
 800168c:	580000c8 	.word	0x580000c8

08001690 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b098      	sub	sp, #96	@ 0x60
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001698:	4a84      	ldr	r2, [pc, #528]	@ (80018ac <HAL_FDCAN_Init+0x21c>)
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	4611      	mov	r1, r2
 80016a0:	224c      	movs	r2, #76	@ 0x4c
 80016a2:	4618      	mov	r0, r3
 80016a4:	f004 fca4 	bl	8005ff0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e1c6      	b.n	8001a40 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a7e      	ldr	r2, [pc, #504]	@ (80018b0 <HAL_FDCAN_Init+0x220>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d106      	bne.n	80016ca <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80016c4:	461a      	mov	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d106      	bne.n	80016e4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff f8ba 	bl	8000858 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	699a      	ldr	r2, [r3, #24]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0210 	bic.w	r2, r2, #16
 80016f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016f4:	f7ff fdfe 	bl	80012f4 <HAL_GetTick>
 80016f8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80016fa:	e014      	b.n	8001726 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80016fc:	f7ff fdfa 	bl	80012f4 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b0a      	cmp	r3, #10
 8001708:	d90d      	bls.n	8001726 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001710:	f043 0201 	orr.w	r2, r3, #1
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2203      	movs	r2, #3
 800171e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e18c      	b.n	8001a40 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	2b08      	cmp	r3, #8
 8001732:	d0e3      	beq.n	80016fc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	699a      	ldr	r2, [r3, #24]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f042 0201 	orr.w	r2, r2, #1
 8001742:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001744:	f7ff fdd6 	bl	80012f4 <HAL_GetTick>
 8001748:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800174a:	e014      	b.n	8001776 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800174c:	f7ff fdd2 	bl	80012f4 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b0a      	cmp	r3, #10
 8001758:	d90d      	bls.n	8001776 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001760:	f043 0201 	orr.w	r2, r3, #1
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2203      	movs	r2, #3
 800176e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e164      	b.n	8001a40 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0e3      	beq.n	800174c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0202 	orr.w	r2, r2, #2
 8001792:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	7c1b      	ldrb	r3, [r3, #16]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d108      	bne.n	80017ae <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017aa:	619a      	str	r2, [r3, #24]
 80017ac:	e007      	b.n	80017be <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	699a      	ldr	r2, [r3, #24]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017bc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	7c5b      	ldrb	r3, [r3, #17]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d108      	bne.n	80017d8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	699a      	ldr	r2, [r3, #24]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80017d4:	619a      	str	r2, [r3, #24]
 80017d6:	e007      	b.n	80017e8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	699a      	ldr	r2, [r3, #24]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80017e6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7c9b      	ldrb	r3, [r3, #18]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d108      	bne.n	8001802 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	699a      	ldr	r2, [r3, #24]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80017fe:	619a      	str	r2, [r3, #24]
 8001800:	e007      	b.n	8001812 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	699a      	ldr	r2, [r3, #24]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001810:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	699a      	ldr	r2, [r3, #24]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001836:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	691a      	ldr	r2, [r3, #16]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0210 	bic.w	r2, r2, #16
 8001846:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d108      	bne.n	8001862 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	699a      	ldr	r2, [r3, #24]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f042 0204 	orr.w	r2, r2, #4
 800185e:	619a      	str	r2, [r3, #24]
 8001860:	e030      	b.n	80018c4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d02c      	beq.n	80018c4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d020      	beq.n	80018b4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	699a      	ldr	r2, [r3, #24]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001880:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	691a      	ldr	r2, [r3, #16]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f042 0210 	orr.w	r2, r2, #16
 8001890:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	2b03      	cmp	r3, #3
 8001898:	d114      	bne.n	80018c4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	699a      	ldr	r2, [r3, #24]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0220 	orr.w	r2, r2, #32
 80018a8:	619a      	str	r2, [r3, #24]
 80018aa:	e00b      	b.n	80018c4 <HAL_FDCAN_Init+0x234>
 80018ac:	08006034 	.word	0x08006034
 80018b0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	699a      	ldr	r2, [r3, #24]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 0220 	orr.w	r2, r2, #32
 80018c2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	3b01      	subs	r3, #1
 80018ca:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018d4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a1b      	ldr	r3, [r3, #32]
 80018da:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80018dc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80018ec:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80018ee:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80018f8:	d115      	bne.n	8001926 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fe:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001904:	3b01      	subs	r3, #1
 8001906:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001908:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	3b01      	subs	r3, #1
 8001910:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001912:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191a:	3b01      	subs	r3, #1
 800191c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001922:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001924:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00a      	beq.n	8001944 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	430a      	orrs	r2, r1
 8001940:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194c:	4413      	add	r3, r2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d011      	beq.n	8001976 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800195a:	f023 0107 	bic.w	r1, r3, #7
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	3360      	adds	r3, #96	@ 0x60
 8001966:	443b      	add	r3, r7
 8001968:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	2b00      	cmp	r3, #0
 800197c:	d011      	beq.n	80019a2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001986:	f023 0107 	bic.w	r1, r3, #7
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	3360      	adds	r3, #96	@ 0x60
 8001992:	443b      	add	r3, r7
 8001994:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d012      	beq.n	80019d0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80019b2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	3360      	adds	r3, #96	@ 0x60
 80019be:	443b      	add	r3, r7
 80019c0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80019c4:	011a      	lsls	r2, r3, #4
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d012      	beq.n	80019fe <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80019e0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	3360      	adds	r3, #96	@ 0x60
 80019ec:	443b      	add	r3, r7
 80019ee:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80019f2:	021a      	lsls	r2, r3, #8
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	430a      	orrs	r2, r1
 80019fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a11      	ldr	r2, [pc, #68]	@ (8001a48 <HAL_FDCAN_Init+0x3b8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d107      	bne.n	8001a18 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f022 0203 	bic.w	r2, r2, #3
 8001a16:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 f867 	bl	8001b04 <FDCAN_CalcultateRamBlockAddresses>
 8001a36:	4603      	mov	r3, r0
 8001a38:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001a3c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3760      	adds	r7, #96	@ 0x60
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	4000a000 	.word	0x4000a000

08001a4c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d141      	bne.n	8001ae8 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001a6c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d109      	bne.n	8001a88 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a7a:	f043 0220 	orr.w	r2, r3, #32
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e038      	b.n	8001afa <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001a90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d009      	beq.n	8001aac <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a9e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e026      	b.n	8001afa <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001ab4:	0c1b      	lsrs	r3, r3, #16
 8001ab6:	f003 031f 	and.w	r3, r3, #31
 8001aba:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f000 f9a4 	bl	8001e10 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2101      	movs	r1, #1
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001ad8:	2201      	movs	r2, #1
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	409a      	lsls	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e008      	b.n	8001afa <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001aee:	f043 0208 	orr.w	r2, r3, #8
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
  }
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b10:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001b1a:	4ba7      	ldr	r3, [pc, #668]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	0091      	lsls	r1, r2, #2
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	430b      	orrs	r3, r1
 8001b28:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b34:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3c:	041a      	lsls	r2, r3, #16
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4c:	68ba      	ldr	r2, [r7, #8]
 8001b4e:	4413      	add	r3, r2
 8001b50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001b5a:	4b97      	ldr	r3, [pc, #604]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	0091      	lsls	r1, r2, #2
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6812      	ldr	r2, [r2, #0]
 8001b66:	430b      	orrs	r3, r1
 8001b68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b74:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b7c:	041a      	lsls	r2, r3, #16
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	4413      	add	r3, r2
 8001b92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001b9c:	4b86      	ldr	r3, [pc, #536]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	0091      	lsls	r1, r2, #2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001bb6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	041a      	lsls	r2, r3, #16
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001bd2:	fb02 f303 	mul.w	r3, r2, r3
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	4413      	add	r3, r2
 8001bda:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001be4:	4b74      	ldr	r3, [pc, #464]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	68ba      	ldr	r2, [r7, #8]
 8001bea:	0091      	lsls	r1, r2, #2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001bfe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c06:	041a      	lsls	r2, r3, #16
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c1a:	fb02 f303 	mul.w	r3, r2, r3
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	4413      	add	r3, r2
 8001c22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001c2c:	4b62      	ldr	r3, [pc, #392]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	68ba      	ldr	r2, [r7, #8]
 8001c32:	0091      	lsls	r1, r2, #2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001c46:	fb02 f303 	mul.w	r3, r2, r3
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001c58:	4b57      	ldr	r3, [pc, #348]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	68ba      	ldr	r2, [r7, #8]
 8001c5e:	0091      	lsls	r1, r2, #2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6812      	ldr	r2, [r2, #0]
 8001c64:	430b      	orrs	r3, r1
 8001c66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c72:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7a:	041a      	lsls	r2, r3, #16
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	68ba      	ldr	r2, [r7, #8]
 8001c8e:	4413      	add	r3, r2
 8001c90:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001c9a:	4b47      	ldr	r3, [pc, #284]	@ (8001db8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	0091      	lsls	r1, r2, #2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001cb4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbc:	041a      	lsls	r2, r3, #16
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001cd0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd8:	061a      	lsls	r2, r3, #24
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ce8:	4b34      	ldr	r3, [pc, #208]	@ (8001dbc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001cea:	4413      	add	r3, r2
 8001cec:	009a      	lsls	r2, r3, #2
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	441a      	add	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	441a      	add	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8001d1e:	fb01 f303 	mul.w	r3, r1, r3
 8001d22:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001d24:	441a      	add	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8001d36:	fb01 f303 	mul.w	r3, r1, r3
 8001d3a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001d3c:	441a      	add	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8001d4e:	fb01 f303 	mul.w	r3, r1, r3
 8001d52:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001d54:	441a      	add	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	441a      	add	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001d7e:	fb01 f303 	mul.w	r3, r1, r3
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	441a      	add	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001d9a:	fb01 f303 	mul.w	r3, r1, r3
 8001d9e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001da0:	441a      	add	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d915      	bls.n	8001de0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001db4:	e006      	b.n	8001dc4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8001db6:	bf00      	nop
 8001db8:	ffff0003 	.word	0xffff0003
 8001dbc:	10002b00 	.word	0x10002b00
 8001dc0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dca:	f043 0220 	orr.w	r2, r3, #32
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e010      	b.n	8001e02 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	e005      	b.n	8001df4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3304      	adds	r3, #4
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d3f3      	bcc.n	8001de8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop

08001e10 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b089      	sub	sp, #36	@ 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
 8001e1c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10a      	bne.n	8001e3c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001e2e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61fb      	str	r3, [r7, #28]
 8001e3a:	e00a      	b.n	8001e52 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001e44:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001e4a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001e4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e50:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e5c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001e62:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001e68:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e7e:	6839      	ldr	r1, [r7, #0]
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	4413      	add	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	69fa      	ldr	r2, [r7, #28]
 8001e8e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	3304      	adds	r3, #4
 8001e94:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	3304      	adds	r3, #4
 8001ea0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	e020      	b.n	8001eea <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	3303      	adds	r3, #3
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	440b      	add	r3, r1
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001ec0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	440b      	add	r3, r1
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001ece:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	440a      	add	r2, r1
 8001ed6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001ed8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <FDCAN_CopyMessageToRAM+0xf8>)
 8001ef0:	5cd3      	ldrb	r3, [r2, r3]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d3d6      	bcc.n	8001ea8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8001efa:	bf00      	nop
 8001efc:	bf00      	nop
 8001efe:	3724      	adds	r7, #36	@ 0x24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	0800609c 	.word	0x0800609c

08001f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f1a:	4b89      	ldr	r3, [pc, #548]	@ (8002140 <HAL_GPIO_Init+0x234>)
 8001f1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f1e:	e194      	b.n	800224a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2101      	movs	r1, #1
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 8186 	beq.w	8002244 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d005      	beq.n	8001f50 <HAL_GPIO_Init+0x44>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d130      	bne.n	8001fb2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	68da      	ldr	r2, [r3, #12]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f86:	2201      	movs	r2, #1
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	f003 0201 	and.w	r2, r3, #1
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d017      	beq.n	8001fee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	2203      	movs	r2, #3
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d123      	bne.n	8002042 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	08da      	lsrs	r2, r3, #3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3208      	adds	r2, #8
 8002002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	220f      	movs	r2, #15
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43db      	mvns	r3, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4013      	ands	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	691a      	ldr	r2, [r3, #16]
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	08da      	lsrs	r2, r3, #3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3208      	adds	r2, #8
 800203c:	69b9      	ldr	r1, [r7, #24]
 800203e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	2203      	movs	r2, #3
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43db      	mvns	r3, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4013      	ands	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0203 	and.w	r2, r3, #3
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4313      	orrs	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800207e:	2b00      	cmp	r3, #0
 8002080:	f000 80e0 	beq.w	8002244 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002084:	4b2f      	ldr	r3, [pc, #188]	@ (8002144 <HAL_GPIO_Init+0x238>)
 8002086:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800208a:	4a2e      	ldr	r2, [pc, #184]	@ (8002144 <HAL_GPIO_Init+0x238>)
 800208c:	f043 0302 	orr.w	r3, r3, #2
 8002090:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002094:	4b2b      	ldr	r3, [pc, #172]	@ (8002144 <HAL_GPIO_Init+0x238>)
 8002096:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020a2:	4a29      	ldr	r2, [pc, #164]	@ (8002148 <HAL_GPIO_Init+0x23c>)
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	3302      	adds	r3, #2
 80020aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	220f      	movs	r2, #15
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a20      	ldr	r2, [pc, #128]	@ (800214c <HAL_GPIO_Init+0x240>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d052      	beq.n	8002174 <HAL_GPIO_Init+0x268>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002150 <HAL_GPIO_Init+0x244>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d031      	beq.n	800213a <HAL_GPIO_Init+0x22e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002154 <HAL_GPIO_Init+0x248>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d02b      	beq.n	8002136 <HAL_GPIO_Init+0x22a>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002158 <HAL_GPIO_Init+0x24c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d025      	beq.n	8002132 <HAL_GPIO_Init+0x226>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a1c      	ldr	r2, [pc, #112]	@ (800215c <HAL_GPIO_Init+0x250>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d01f      	beq.n	800212e <HAL_GPIO_Init+0x222>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002160 <HAL_GPIO_Init+0x254>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d019      	beq.n	800212a <HAL_GPIO_Init+0x21e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002164 <HAL_GPIO_Init+0x258>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d013      	beq.n	8002126 <HAL_GPIO_Init+0x21a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a19      	ldr	r2, [pc, #100]	@ (8002168 <HAL_GPIO_Init+0x25c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00d      	beq.n	8002122 <HAL_GPIO_Init+0x216>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a18      	ldr	r2, [pc, #96]	@ (800216c <HAL_GPIO_Init+0x260>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d007      	beq.n	800211e <HAL_GPIO_Init+0x212>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a17      	ldr	r2, [pc, #92]	@ (8002170 <HAL_GPIO_Init+0x264>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d101      	bne.n	800211a <HAL_GPIO_Init+0x20e>
 8002116:	2309      	movs	r3, #9
 8002118:	e02d      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800211a:	230a      	movs	r3, #10
 800211c:	e02b      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800211e:	2308      	movs	r3, #8
 8002120:	e029      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 8002122:	2307      	movs	r3, #7
 8002124:	e027      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 8002126:	2306      	movs	r3, #6
 8002128:	e025      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800212a:	2305      	movs	r3, #5
 800212c:	e023      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800212e:	2304      	movs	r3, #4
 8002130:	e021      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 8002132:	2303      	movs	r3, #3
 8002134:	e01f      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 8002136:	2302      	movs	r3, #2
 8002138:	e01d      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800213a:	2301      	movs	r3, #1
 800213c:	e01b      	b.n	8002176 <HAL_GPIO_Init+0x26a>
 800213e:	bf00      	nop
 8002140:	58000080 	.word	0x58000080
 8002144:	58024400 	.word	0x58024400
 8002148:	58000400 	.word	0x58000400
 800214c:	58020000 	.word	0x58020000
 8002150:	58020400 	.word	0x58020400
 8002154:	58020800 	.word	0x58020800
 8002158:	58020c00 	.word	0x58020c00
 800215c:	58021000 	.word	0x58021000
 8002160:	58021400 	.word	0x58021400
 8002164:	58021800 	.word	0x58021800
 8002168:	58021c00 	.word	0x58021c00
 800216c:	58022000 	.word	0x58022000
 8002170:	58022400 	.word	0x58022400
 8002174:	2300      	movs	r3, #0
 8002176:	69fa      	ldr	r2, [r7, #28]
 8002178:	f002 0203 	and.w	r2, r2, #3
 800217c:	0092      	lsls	r2, r2, #2
 800217e:	4093      	lsls	r3, r2
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002186:	4938      	ldr	r1, [pc, #224]	@ (8002268 <HAL_GPIO_Init+0x35c>)
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	089b      	lsrs	r3, r3, #2
 800218c:	3302      	adds	r3, #2
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002194:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80021ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80021e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d003      	beq.n	8002214 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	3301      	adds	r3, #1
 8002248:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	fa22 f303 	lsr.w	r3, r2, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	f47f ae63 	bne.w	8001f20 <HAL_GPIO_Init+0x14>
  }
}
 800225a:	bf00      	nop
 800225c:	bf00      	nop
 800225e:	3724      	adds	r7, #36	@ 0x24
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	58000400 	.word	0x58000400

0800226c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	807b      	strh	r3, [r7, #2]
 8002278:	4613      	mov	r3, r2
 800227a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800227c:	787b      	ldrb	r3, [r7, #1]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002282:	887a      	ldrh	r2, [r7, #2]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002288:	e003      	b.n	8002292 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800228a:	887b      	ldrh	r3, [r7, #2]
 800228c:	041a      	lsls	r2, r3, #16
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	619a      	str	r2, [r3, #24]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
	...

080022a0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80022a8:	4a08      	ldr	r2, [pc, #32]	@ (80022cc <HAL_HSEM_FastTake+0x2c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3320      	adds	r3, #32
 80022ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b2:	4a07      	ldr	r2, [pc, #28]	@ (80022d0 <HAL_HSEM_FastTake+0x30>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d101      	bne.n	80022bc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	e000      	b.n	80022be <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	58026400 	.word	0x58026400
 80022d0:	80000300 	.word	0x80000300

080022d4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80022de:	4906      	ldr	r1, [pc, #24]	@ (80022f8 <HAL_HSEM_Release+0x24>)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	58026400 	.word	0x58026400

080022fc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002304:	4b29      	ldr	r3, [pc, #164]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	2b06      	cmp	r3, #6
 800230e:	d00a      	beq.n	8002326 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002310:	4b26      	ldr	r3, [pc, #152]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	d001      	beq.n	8002322 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e040      	b.n	80023a4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e03e      	b.n	80023a4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002326:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800232e:	491f      	ldr	r1, [pc, #124]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4313      	orrs	r3, r2
 8002334:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002336:	f7fe ffdd 	bl	80012f4 <HAL_GetTick>
 800233a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800233c:	e009      	b.n	8002352 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800233e:	f7fe ffd9 	bl	80012f4 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800234c:	d901      	bls.n	8002352 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e028      	b.n	80023a4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002352:	4b16      	ldr	r3, [pc, #88]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800235a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800235e:	d1ee      	bne.n	800233e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b1e      	cmp	r3, #30
 8002364:	d008      	beq.n	8002378 <HAL_PWREx_ConfigSupply+0x7c>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b2e      	cmp	r3, #46	@ 0x2e
 800236a:	d005      	beq.n	8002378 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b1d      	cmp	r3, #29
 8002370:	d002      	beq.n	8002378 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b2d      	cmp	r3, #45	@ 0x2d
 8002376:	d114      	bne.n	80023a2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002378:	f7fe ffbc 	bl	80012f4 <HAL_GetTick>
 800237c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800237e:	e009      	b.n	8002394 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002380:	f7fe ffb8 	bl	80012f4 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800238e:	d901      	bls.n	8002394 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e007      	b.n	80023a4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <HAL_PWREx_ConfigSupply+0xb0>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023a0:	d1ee      	bne.n	8002380 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	58024800 	.word	0x58024800

080023b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08c      	sub	sp, #48	@ 0x30
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d102      	bne.n	80023c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	f000 bc48 	b.w	8002c54 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 8088 	beq.w	80024e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d2:	4b99      	ldr	r3, [pc, #612]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023dc:	4b96      	ldr	r3, [pc, #600]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80023de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80023e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e4:	2b10      	cmp	r3, #16
 80023e6:	d007      	beq.n	80023f8 <HAL_RCC_OscConfig+0x48>
 80023e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ea:	2b18      	cmp	r3, #24
 80023ec:	d111      	bne.n	8002412 <HAL_RCC_OscConfig+0x62>
 80023ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d10c      	bne.n	8002412 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d06d      	beq.n	80024e0 <HAL_RCC_OscConfig+0x130>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d169      	bne.n	80024e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	f000 bc21 	b.w	8002c54 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800241a:	d106      	bne.n	800242a <HAL_RCC_OscConfig+0x7a>
 800241c:	4b86      	ldr	r3, [pc, #536]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a85      	ldr	r2, [pc, #532]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002422:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	e02e      	b.n	8002488 <HAL_RCC_OscConfig+0xd8>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10c      	bne.n	800244c <HAL_RCC_OscConfig+0x9c>
 8002432:	4b81      	ldr	r3, [pc, #516]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a80      	ldr	r2, [pc, #512]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4b7e      	ldr	r3, [pc, #504]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a7d      	ldr	r2, [pc, #500]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002444:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e01d      	b.n	8002488 <HAL_RCC_OscConfig+0xd8>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0xc0>
 8002456:	4b78      	ldr	r3, [pc, #480]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a77      	ldr	r2, [pc, #476]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b75      	ldr	r3, [pc, #468]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a74      	ldr	r2, [pc, #464]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e00b      	b.n	8002488 <HAL_RCC_OscConfig+0xd8>
 8002470:	4b71      	ldr	r3, [pc, #452]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a70      	ldr	r2, [pc, #448]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800247a:	6013      	str	r3, [r2, #0]
 800247c:	4b6e      	ldr	r3, [pc, #440]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a6d      	ldr	r2, [pc, #436]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002490:	f7fe ff30 	bl	80012f4 <HAL_GetTick>
 8002494:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002498:	f7fe ff2c 	bl	80012f4 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	@ 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e3d4      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024aa:	4b63      	ldr	r3, [pc, #396]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0xe8>
 80024b6:	e014      	b.n	80024e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b8:	f7fe ff1c 	bl	80012f4 <HAL_GetTick>
 80024bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024c0:	f7fe ff18 	bl	80012f4 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	@ 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e3c0      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024d2:	4b59      	ldr	r3, [pc, #356]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0x110>
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 80ca 	beq.w	8002684 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f0:	4b51      	ldr	r3, [pc, #324]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024fa:	4b4f      	ldr	r3, [pc, #316]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80024fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d007      	beq.n	8002516 <HAL_RCC_OscConfig+0x166>
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	2b18      	cmp	r3, #24
 800250a:	d156      	bne.n	80025ba <HAL_RCC_OscConfig+0x20a>
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d151      	bne.n	80025ba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002516:	4b48      	ldr	r3, [pc, #288]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_RCC_OscConfig+0x17e>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e392      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800252e:	4b42      	ldr	r3, [pc, #264]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 0219 	bic.w	r2, r3, #25
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	493f      	ldr	r1, [pc, #252]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800253c:	4313      	orrs	r3, r2
 800253e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7fe fed8 	bl	80012f4 <HAL_GetTick>
 8002544:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002548:	f7fe fed4 	bl	80012f4 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e37c      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800255a:	4b37      	ldr	r3, [pc, #220]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002566:	f7fe fef5 	bl	8001354 <HAL_GetREVID>
 800256a:	4603      	mov	r3, r0
 800256c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002570:	4293      	cmp	r3, r2
 8002572:	d817      	bhi.n	80025a4 <HAL_RCC_OscConfig+0x1f4>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	2b40      	cmp	r3, #64	@ 0x40
 800257a:	d108      	bne.n	800258e <HAL_RCC_OscConfig+0x1de>
 800257c:	4b2e      	ldr	r3, [pc, #184]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002584:	4a2c      	ldr	r2, [pc, #176]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800258a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800258c:	e07a      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258e:	4b2a      	ldr	r3, [pc, #168]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	031b      	lsls	r3, r3, #12
 800259c:	4926      	ldr	r1, [pc, #152]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025a2:	e06f      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a4:	4b24      	ldr	r3, [pc, #144]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	061b      	lsls	r3, r3, #24
 80025b2:	4921      	ldr	r1, [pc, #132]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025b8:	e064      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d047      	beq.n	8002652 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 0219 	bic.w	r2, r3, #25
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	491a      	ldr	r1, [pc, #104]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7fe fe8e 	bl	80012f4 <HAL_GetTick>
 80025d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025dc:	f7fe fe8a 	bl	80012f4 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e332      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025ee:	4b12      	ldr	r3, [pc, #72]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0f0      	beq.n	80025dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fa:	f7fe feab 	bl	8001354 <HAL_GetREVID>
 80025fe:	4603      	mov	r3, r0
 8002600:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002604:	4293      	cmp	r3, r2
 8002606:	d819      	bhi.n	800263c <HAL_RCC_OscConfig+0x28c>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	2b40      	cmp	r3, #64	@ 0x40
 800260e:	d108      	bne.n	8002622 <HAL_RCC_OscConfig+0x272>
 8002610:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002618:	4a07      	ldr	r2, [pc, #28]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 800261a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800261e:	6053      	str	r3, [r2, #4]
 8002620:	e030      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
 8002622:	4b05      	ldr	r3, [pc, #20]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	031b      	lsls	r3, r3, #12
 8002630:	4901      	ldr	r1, [pc, #4]	@ (8002638 <HAL_RCC_OscConfig+0x288>)
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
 8002636:	e025      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
 8002638:	58024400 	.word	0x58024400
 800263c:	4b9a      	ldr	r3, [pc, #616]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	4997      	ldr	r1, [pc, #604]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800264c:	4313      	orrs	r3, r2
 800264e:	604b      	str	r3, [r1, #4]
 8002650:	e018      	b.n	8002684 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002652:	4b95      	ldr	r3, [pc, #596]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a94      	ldr	r2, [pc, #592]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002658:	f023 0301 	bic.w	r3, r3, #1
 800265c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265e:	f7fe fe49 	bl	80012f4 <HAL_GetTick>
 8002662:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002666:	f7fe fe45 	bl	80012f4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e2ed      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002678:	4b8b      	ldr	r3, [pc, #556]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1f0      	bne.n	8002666 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0310 	and.w	r3, r3, #16
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 80a9 	beq.w	80027e4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002692:	4b85      	ldr	r3, [pc, #532]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800269a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800269c:	4b82      	ldr	r3, [pc, #520]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d007      	beq.n	80026b8 <HAL_RCC_OscConfig+0x308>
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	2b18      	cmp	r3, #24
 80026ac:	d13a      	bne.n	8002724 <HAL_RCC_OscConfig+0x374>
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d135      	bne.n	8002724 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026b8:	4b7b      	ldr	r3, [pc, #492]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_OscConfig+0x320>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	2b80      	cmp	r3, #128	@ 0x80
 80026ca:	d001      	beq.n	80026d0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e2c1      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026d0:	f7fe fe40 	bl	8001354 <HAL_GetREVID>
 80026d4:	4603      	mov	r3, r0
 80026d6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026da:	4293      	cmp	r3, r2
 80026dc:	d817      	bhi.n	800270e <HAL_RCC_OscConfig+0x35e>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	d108      	bne.n	80026f8 <HAL_RCC_OscConfig+0x348>
 80026e6:	4b70      	ldr	r3, [pc, #448]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80026ee:	4a6e      	ldr	r2, [pc, #440]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80026f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80026f4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026f6:	e075      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026f8:	4b6b      	ldr	r3, [pc, #428]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	069b      	lsls	r3, r3, #26
 8002706:	4968      	ldr	r1, [pc, #416]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002708:	4313      	orrs	r3, r2
 800270a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800270c:	e06a      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800270e:	4b66      	ldr	r3, [pc, #408]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	061b      	lsls	r3, r3, #24
 800271c:	4962      	ldr	r1, [pc, #392]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800271e:	4313      	orrs	r3, r2
 8002720:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002722:	e05f      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d042      	beq.n	80027b2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800272c:	4b5e      	ldr	r3, [pc, #376]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a5d      	ldr	r2, [pc, #372]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7fe fddc 	bl	80012f4 <HAL_GetTick>
 800273c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002740:	f7fe fdd8 	bl	80012f4 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e280      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002752:	4b55      	ldr	r3, [pc, #340]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800275e:	f7fe fdf9 	bl	8001354 <HAL_GetREVID>
 8002762:	4603      	mov	r3, r0
 8002764:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002768:	4293      	cmp	r3, r2
 800276a:	d817      	bhi.n	800279c <HAL_RCC_OscConfig+0x3ec>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	2b20      	cmp	r3, #32
 8002772:	d108      	bne.n	8002786 <HAL_RCC_OscConfig+0x3d6>
 8002774:	4b4c      	ldr	r3, [pc, #304]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800277c:	4a4a      	ldr	r2, [pc, #296]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800277e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002782:	6053      	str	r3, [r2, #4]
 8002784:	e02e      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
 8002786:	4b48      	ldr	r3, [pc, #288]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	069b      	lsls	r3, r3, #26
 8002794:	4944      	ldr	r1, [pc, #272]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002796:	4313      	orrs	r3, r2
 8002798:	604b      	str	r3, [r1, #4]
 800279a:	e023      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
 800279c:	4b42      	ldr	r3, [pc, #264]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	061b      	lsls	r3, r3, #24
 80027aa:	493f      	ldr	r1, [pc, #252]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	60cb      	str	r3, [r1, #12]
 80027b0:	e018      	b.n	80027e4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80027b2:	4b3d      	ldr	r3, [pc, #244]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a3c      	ldr	r2, [pc, #240]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027be:	f7fe fd99 	bl	80012f4 <HAL_GetTick>
 80027c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027c4:	e008      	b.n	80027d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027c6:	f7fe fd95 	bl	80012f4 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e23d      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027d8:	4b33      	ldr	r3, [pc, #204]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1f0      	bne.n	80027c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d036      	beq.n	800285e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d019      	beq.n	800282c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027f8:	4b2b      	ldr	r3, [pc, #172]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027fc:	4a2a      	ldr	r2, [pc, #168]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002804:	f7fe fd76 	bl	80012f4 <HAL_GetTick>
 8002808:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280c:	f7fe fd72 	bl	80012f4 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e21a      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800281e:	4b22      	ldr	r3, [pc, #136]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0x45c>
 800282a:	e018      	b.n	800285e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800282c:	4b1e      	ldr	r3, [pc, #120]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800282e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002830:	4a1d      	ldr	r2, [pc, #116]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7fe fd5c 	bl	80012f4 <HAL_GetTick>
 800283c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002840:	f7fe fd58 	bl	80012f4 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e200      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002852:	4b15      	ldr	r3, [pc, #84]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f0      	bne.n	8002840 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b00      	cmp	r3, #0
 8002868:	d039      	beq.n	80028de <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d01c      	beq.n	80028ac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002872:	4b0d      	ldr	r3, [pc, #52]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a0c      	ldr	r2, [pc, #48]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 8002878:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800287c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800287e:	f7fe fd39 	bl	80012f4 <HAL_GetTick>
 8002882:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002886:	f7fe fd35 	bl	80012f4 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e1dd      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002898:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <HAL_RCC_OscConfig+0x4f8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f0      	beq.n	8002886 <HAL_RCC_OscConfig+0x4d6>
 80028a4:	e01b      	b.n	80028de <HAL_RCC_OscConfig+0x52e>
 80028a6:	bf00      	nop
 80028a8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028ac:	4b9b      	ldr	r3, [pc, #620]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a9a      	ldr	r2, [pc, #616]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80028b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028b6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028b8:	f7fe fd1c 	bl	80012f4 <HAL_GetTick>
 80028bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028c0:	f7fe fd18 	bl	80012f4 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e1c0      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028d2:	4b92      	ldr	r3, [pc, #584]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0304 	and.w	r3, r3, #4
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 8081 	beq.w	80029ee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002b20 <HAL_RCC_OscConfig+0x770>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a8b      	ldr	r2, [pc, #556]	@ (8002b20 <HAL_RCC_OscConfig+0x770>)
 80028f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028f8:	f7fe fcfc 	bl	80012f4 <HAL_GetTick>
 80028fc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002900:	f7fe fcf8 	bl	80012f4 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	@ 0x64
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e1a0      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002912:	4b83      	ldr	r3, [pc, #524]	@ (8002b20 <HAL_RCC_OscConfig+0x770>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0f0      	beq.n	8002900 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d106      	bne.n	8002934 <HAL_RCC_OscConfig+0x584>
 8002926:	4b7d      	ldr	r3, [pc, #500]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292a:	4a7c      	ldr	r2, [pc, #496]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	6713      	str	r3, [r2, #112]	@ 0x70
 8002932:	e02d      	b.n	8002990 <HAL_RCC_OscConfig+0x5e0>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10c      	bne.n	8002956 <HAL_RCC_OscConfig+0x5a6>
 800293c:	4b77      	ldr	r3, [pc, #476]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800293e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002940:	4a76      	ldr	r2, [pc, #472]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002942:	f023 0301 	bic.w	r3, r3, #1
 8002946:	6713      	str	r3, [r2, #112]	@ 0x70
 8002948:	4b74      	ldr	r3, [pc, #464]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800294a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294c:	4a73      	ldr	r2, [pc, #460]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800294e:	f023 0304 	bic.w	r3, r3, #4
 8002952:	6713      	str	r3, [r2, #112]	@ 0x70
 8002954:	e01c      	b.n	8002990 <HAL_RCC_OscConfig+0x5e0>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	2b05      	cmp	r3, #5
 800295c:	d10c      	bne.n	8002978 <HAL_RCC_OscConfig+0x5c8>
 800295e:	4b6f      	ldr	r3, [pc, #444]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002962:	4a6e      	ldr	r2, [pc, #440]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002964:	f043 0304 	orr.w	r3, r3, #4
 8002968:	6713      	str	r3, [r2, #112]	@ 0x70
 800296a:	4b6c      	ldr	r3, [pc, #432]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800296e:	4a6b      	ldr	r2, [pc, #428]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6713      	str	r3, [r2, #112]	@ 0x70
 8002976:	e00b      	b.n	8002990 <HAL_RCC_OscConfig+0x5e0>
 8002978:	4b68      	ldr	r3, [pc, #416]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800297a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297c:	4a67      	ldr	r2, [pc, #412]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6713      	str	r3, [r2, #112]	@ 0x70
 8002984:	4b65      	ldr	r3, [pc, #404]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002988:	4a64      	ldr	r2, [pc, #400]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 800298a:	f023 0304 	bic.w	r3, r3, #4
 800298e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d015      	beq.n	80029c4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7fe fcac 	bl	80012f4 <HAL_GetTick>
 800299c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800299e:	e00a      	b.n	80029b6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a0:	f7fe fca8 	bl	80012f4 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e14e      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029b6:	4b59      	ldr	r3, [pc, #356]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0ee      	beq.n	80029a0 <HAL_RCC_OscConfig+0x5f0>
 80029c2:	e014      	b.n	80029ee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7fe fc96 	bl	80012f4 <HAL_GetTick>
 80029c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029ca:	e00a      	b.n	80029e2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029cc:	f7fe fc92 	bl	80012f4 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e138      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029e2:	4b4e      	ldr	r3, [pc, #312]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80029e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1ee      	bne.n	80029cc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 812d 	beq.w	8002c52 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80029f8:	4b48      	ldr	r3, [pc, #288]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a00:	2b18      	cmp	r3, #24
 8002a02:	f000 80bd 	beq.w	8002b80 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	f040 809e 	bne.w	8002b4c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a10:	4b42      	ldr	r3, [pc, #264]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a41      	ldr	r2, [pc, #260]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fc6a 	bl	80012f4 <HAL_GetTick>
 8002a20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a24:	f7fe fc66 	bl	80012f4 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e10e      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a36:	4b39      	ldr	r3, [pc, #228]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a42:	4b36      	ldr	r3, [pc, #216]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a46:	4b37      	ldr	r3, [pc, #220]	@ (8002b24 <HAL_RCC_OscConfig+0x774>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a52:	0112      	lsls	r2, r2, #4
 8002a54:	430a      	orrs	r2, r1
 8002a56:	4931      	ldr	r1, [pc, #196]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	3b01      	subs	r3, #1
 8002a62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	025b      	lsls	r3, r3, #9
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a76:	3b01      	subs	r3, #1
 8002a78:	041b      	lsls	r3, r3, #16
 8002a7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a84:	3b01      	subs	r3, #1
 8002a86:	061b      	lsls	r3, r3, #24
 8002a88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002a8c:	4923      	ldr	r1, [pc, #140]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a92:	4b22      	ldr	r3, [pc, #136]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a96:	4a21      	ldr	r2, [pc, #132]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002aa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002aa2:	4b21      	ldr	r3, [pc, #132]	@ (8002b28 <HAL_RCC_OscConfig+0x778>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002aaa:	00d2      	lsls	r2, r2, #3
 8002aac:	491b      	ldr	r1, [pc, #108]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab6:	f023 020c 	bic.w	r2, r3, #12
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	4917      	ldr	r1, [pc, #92]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ac4:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac8:	f023 0202 	bic.w	r2, r3, #2
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	4912      	ldr	r1, [pc, #72]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ad6:	4b11      	ldr	r3, [pc, #68]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	4a10      	ldr	r2, [pc, #64]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002aee:	4b0b      	ldr	r3, [pc, #44]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	4a0a      	ldr	r2, [pc, #40]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002af8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002afa:	4b08      	ldr	r3, [pc, #32]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afe:	4a07      	ldr	r2, [pc, #28]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b06:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a04      	ldr	r2, [pc, #16]	@ (8002b1c <HAL_RCC_OscConfig+0x76c>)
 8002b0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b12:	f7fe fbef 	bl	80012f4 <HAL_GetTick>
 8002b16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b18:	e011      	b.n	8002b3e <HAL_RCC_OscConfig+0x78e>
 8002b1a:	bf00      	nop
 8002b1c:	58024400 	.word	0x58024400
 8002b20:	58024800 	.word	0x58024800
 8002b24:	fffffc0c 	.word	0xfffffc0c
 8002b28:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2c:	f7fe fbe2 	bl	80012f4 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e08a      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b3e:	4b47      	ldr	r3, [pc, #284]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d0f0      	beq.n	8002b2c <HAL_RCC_OscConfig+0x77c>
 8002b4a:	e082      	b.n	8002c52 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4c:	4b43      	ldr	r3, [pc, #268]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a42      	ldr	r2, [pc, #264]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe fbcc 	bl	80012f4 <HAL_GetTick>
 8002b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe fbc8 	bl	80012f4 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e070      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b72:	4b3a      	ldr	r3, [pc, #232]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x7b0>
 8002b7e:	e068      	b.n	8002c52 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b80:	4b36      	ldr	r3, [pc, #216]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b86:	4b35      	ldr	r3, [pc, #212]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d031      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	f003 0203 	and.w	r2, r3, #3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d12a      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d122      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d11a      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	0a5b      	lsrs	r3, r3, #9
 8002bc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bce:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d111      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	0c1b      	lsrs	r3, r3, #16
 8002bd8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d108      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	0e1b      	lsrs	r3, r3, #24
 8002bea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e02b      	b.n	8002c54 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002bfc:	4b17      	ldr	r3, [pc, #92]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c06:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d01f      	beq.n	8002c52 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002c12:	4b12      	ldr	r3, [pc, #72]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c16:	4a11      	ldr	r2, [pc, #68]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c18:	f023 0301 	bic.w	r3, r3, #1
 8002c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c1e:	f7fe fb69 	bl	80012f4 <HAL_GetTick>
 8002c22:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002c24:	bf00      	nop
 8002c26:	f7fe fb65 	bl	80012f4 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d0f9      	beq.n	8002c26 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c32:	4b0a      	ldr	r3, [pc, #40]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c36:	4b0a      	ldr	r3, [pc, #40]	@ (8002c60 <HAL_RCC_OscConfig+0x8b0>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c3e:	00d2      	lsls	r2, r2, #3
 8002c40:	4906      	ldr	r1, [pc, #24]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002c46:	4b05      	ldr	r3, [pc, #20]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4a:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <HAL_RCC_OscConfig+0x8ac>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3730      	adds	r7, #48	@ 0x30
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	58024400 	.word	0x58024400
 8002c60:	ffff0007 	.word	0xffff0007

08002c64 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d101      	bne.n	8002c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e19c      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c78:	4b8a      	ldr	r3, [pc, #552]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 030f 	and.w	r3, r3, #15
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d910      	bls.n	8002ca8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c86:	4b87      	ldr	r3, [pc, #540]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 020f 	bic.w	r2, r3, #15
 8002c8e:	4985      	ldr	r1, [pc, #532]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c96:	4b83      	ldr	r3, [pc, #524]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 030f 	and.w	r3, r3, #15
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d001      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e184      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d010      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d908      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cc4:	4b78      	ldr	r3, [pc, #480]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	4975      	ldr	r1, [pc, #468]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d010      	beq.n	8002d04 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	4b70      	ldr	r3, [pc, #448]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d908      	bls.n	8002d04 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002cf2:	4b6d      	ldr	r3, [pc, #436]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	496a      	ldr	r1, [pc, #424]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d010      	beq.n	8002d32 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699a      	ldr	r2, [r3, #24]
 8002d14:	4b64      	ldr	r3, [pc, #400]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d16:	69db      	ldr	r3, [r3, #28]
 8002d18:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d908      	bls.n	8002d32 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d20:	4b61      	ldr	r3, [pc, #388]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	495e      	ldr	r1, [pc, #376]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0320 	and.w	r3, r3, #32
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d010      	beq.n	8002d60 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69da      	ldr	r2, [r3, #28]
 8002d42:	4b59      	ldr	r3, [pc, #356]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d908      	bls.n	8002d60 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d4e:	4b56      	ldr	r3, [pc, #344]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	4953      	ldr	r1, [pc, #332]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d010      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	4b4d      	ldr	r3, [pc, #308]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f003 030f 	and.w	r3, r3, #15
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d908      	bls.n	8002d8e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d7c:	4b4a      	ldr	r3, [pc, #296]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	f023 020f 	bic.w	r2, r3, #15
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	4947      	ldr	r1, [pc, #284]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d055      	beq.n	8002e46 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d9a:	4b43      	ldr	r3, [pc, #268]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	4940      	ldr	r1, [pc, #256]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d107      	bne.n	8002dc4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002db4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d121      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e0f6      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d107      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002dcc:	4b36      	ldr	r3, [pc, #216]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d115      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0ea      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d107      	bne.n	8002df4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002de4:	4b30      	ldr	r3, [pc, #192]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d109      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e0de      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002df4:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e0d6      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e04:	4b28      	ldr	r3, [pc, #160]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	f023 0207 	bic.w	r2, r3, #7
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	4925      	ldr	r1, [pc, #148]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e16:	f7fe fa6d 	bl	80012f4 <HAL_GetTick>
 8002e1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e1e:	f7fe fa69 	bl	80012f4 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e0be      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d1eb      	bne.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d010      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	4b14      	ldr	r3, [pc, #80]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d208      	bcs.n	8002e74 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e62:	4b11      	ldr	r3, [pc, #68]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	f023 020f 	bic.w	r2, r3, #15
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	490e      	ldr	r1, [pc, #56]	@ (8002ea8 <HAL_RCC_ClockConfig+0x244>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d214      	bcs.n	8002eac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b08      	ldr	r3, [pc, #32]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 020f 	bic.w	r2, r3, #15
 8002e8a:	4906      	ldr	r1, [pc, #24]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <HAL_RCC_ClockConfig+0x240>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d005      	beq.n	8002eac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e086      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x34e>
 8002ea4:	52002000 	.word	0x52002000
 8002ea8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d010      	beq.n	8002eda <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	4b3f      	ldr	r3, [pc, #252]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d208      	bcs.n	8002eda <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ec8:	4b3c      	ldr	r3, [pc, #240]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	4939      	ldr	r1, [pc, #228]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d010      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695a      	ldr	r2, [r3, #20]
 8002eea:	4b34      	ldr	r3, [pc, #208]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d208      	bcs.n	8002f08 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ef6:	4b31      	ldr	r3, [pc, #196]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	492e      	ldr	r1, [pc, #184]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d010      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699a      	ldr	r2, [r3, #24]
 8002f18:	4b28      	ldr	r3, [pc, #160]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f1a:	69db      	ldr	r3, [r3, #28]
 8002f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d208      	bcs.n	8002f36 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f24:	4b25      	ldr	r3, [pc, #148]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	4922      	ldr	r1, [pc, #136]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0320 	and.w	r3, r3, #32
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d010      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69da      	ldr	r2, [r3, #28]
 8002f46:	4b1d      	ldr	r3, [pc, #116]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d208      	bcs.n	8002f64 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f52:	4b1a      	ldr	r3, [pc, #104]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	4917      	ldr	r1, [pc, #92]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f64:	f000 f834 	bl	8002fd0 <HAL_RCC_GetSysClockFreq>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	0a1b      	lsrs	r3, r3, #8
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	4912      	ldr	r1, [pc, #72]	@ (8002fc0 <HAL_RCC_ClockConfig+0x35c>)
 8002f76:	5ccb      	ldrb	r3, [r1, r3]
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f80:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <HAL_RCC_ClockConfig+0x358>)
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc0 <HAL_RCC_ClockConfig+0x35c>)
 8002f8c:	5cd3      	ldrb	r3, [r2, r3]
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	fa22 f303 	lsr.w	r3, r2, r3
 8002f98:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc4 <HAL_RCC_ClockConfig+0x360>)
 8002f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <HAL_RCC_ClockConfig+0x364>)
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fcc <HAL_RCC_ClockConfig+0x368>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe f95a 	bl	8001260 <HAL_InitTick>
 8002fac:	4603      	mov	r3, r0
 8002fae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	58024400 	.word	0x58024400
 8002fc0:	08006080 	.word	0x08006080
 8002fc4:	24000004 	.word	0x24000004
 8002fc8:	24000000 	.word	0x24000000
 8002fcc:	24000024 	.word	0x24000024

08002fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b089      	sub	sp, #36	@ 0x24
 8002fd4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fd6:	4bb3      	ldr	r3, [pc, #716]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fde:	2b18      	cmp	r3, #24
 8002fe0:	f200 8155 	bhi.w	800328e <HAL_RCC_GetSysClockFreq+0x2be>
 8002fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fec <HAL_RCC_GetSysClockFreq+0x1c>)
 8002fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fea:	bf00      	nop
 8002fec:	08003051 	.word	0x08003051
 8002ff0:	0800328f 	.word	0x0800328f
 8002ff4:	0800328f 	.word	0x0800328f
 8002ff8:	0800328f 	.word	0x0800328f
 8002ffc:	0800328f 	.word	0x0800328f
 8003000:	0800328f 	.word	0x0800328f
 8003004:	0800328f 	.word	0x0800328f
 8003008:	0800328f 	.word	0x0800328f
 800300c:	08003077 	.word	0x08003077
 8003010:	0800328f 	.word	0x0800328f
 8003014:	0800328f 	.word	0x0800328f
 8003018:	0800328f 	.word	0x0800328f
 800301c:	0800328f 	.word	0x0800328f
 8003020:	0800328f 	.word	0x0800328f
 8003024:	0800328f 	.word	0x0800328f
 8003028:	0800328f 	.word	0x0800328f
 800302c:	0800307d 	.word	0x0800307d
 8003030:	0800328f 	.word	0x0800328f
 8003034:	0800328f 	.word	0x0800328f
 8003038:	0800328f 	.word	0x0800328f
 800303c:	0800328f 	.word	0x0800328f
 8003040:	0800328f 	.word	0x0800328f
 8003044:	0800328f 	.word	0x0800328f
 8003048:	0800328f 	.word	0x0800328f
 800304c:	08003083 	.word	0x08003083
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003050:	4b94      	ldr	r3, [pc, #592]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0320 	and.w	r3, r3, #32
 8003058:	2b00      	cmp	r3, #0
 800305a:	d009      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800305c:	4b91      	ldr	r3, [pc, #580]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	08db      	lsrs	r3, r3, #3
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	4a90      	ldr	r2, [pc, #576]	@ (80032a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003068:	fa22 f303 	lsr.w	r3, r2, r3
 800306c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800306e:	e111      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003070:	4b8d      	ldr	r3, [pc, #564]	@ (80032a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003072:	61bb      	str	r3, [r7, #24]
      break;
 8003074:	e10e      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003076:	4b8d      	ldr	r3, [pc, #564]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003078:	61bb      	str	r3, [r7, #24]
      break;
 800307a:	e10b      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800307c:	4b8c      	ldr	r3, [pc, #560]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800307e:	61bb      	str	r3, [r7, #24]
      break;
 8003080:	e108      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003082:	4b88      	ldr	r3, [pc, #544]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800308c:	4b85      	ldr	r3, [pc, #532]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800308e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003090:	091b      	lsrs	r3, r3, #4
 8003092:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003096:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003098:	4b82      	ldr	r3, [pc, #520]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800309a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80030a2:	4b80      	ldr	r3, [pc, #512]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a6:	08db      	lsrs	r3, r3, #3
 80030a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	fb02 f303 	mul.w	r3, r2, r3
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 80e1 	beq.w	8003288 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	f000 8083 	beq.w	80031d4 <HAL_RCC_GetSysClockFreq+0x204>
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	f200 80a1 	bhi.w	8003218 <HAL_RCC_GetSysClockFreq+0x248>
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_RCC_GetSysClockFreq+0x114>
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d056      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x1c0>
 80030e2:	e099      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030e4:	4b6f      	ldr	r3, [pc, #444]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0320 	and.w	r3, r3, #32
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d02d      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030f0:	4b6c      	ldr	r3, [pc, #432]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	08db      	lsrs	r3, r3, #3
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	4a6b      	ldr	r2, [pc, #428]	@ (80032a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003100:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	ee07 3a90 	vmov	s15, r3
 8003108:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800311a:	4b62      	ldr	r3, [pc, #392]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003122:	ee07 3a90 	vmov	s15, r3
 8003126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800312a:	ed97 6a02 	vldr	s12, [r7, #8]
 800312e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80032b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800313a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800313e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003146:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800314a:	e087      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	ee07 3a90 	vmov	s15, r3
 8003152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003156:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80032b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800315a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800315e:	4b51      	ldr	r3, [pc, #324]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003166:	ee07 3a90 	vmov	s15, r3
 800316a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800316e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003172:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80032b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800317a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800317e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800318e:	e065      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	ee07 3a90 	vmov	s15, r3
 8003196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800319a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80032bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800319e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031a2:	4b40      	ldr	r3, [pc, #256]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031aa:	ee07 3a90 	vmov	s15, r3
 80031ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80031b6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80032b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031d2:	e043      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031de:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80032c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80031e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031e6:	4b2f      	ldr	r3, [pc, #188]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ee:	ee07 3a90 	vmov	s15, r3
 80031f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031fa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80032b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800320a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800320e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003212:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003216:	e021      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	ee07 3a90 	vmov	s15, r3
 800321e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003222:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80032bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800322a:	4b1e      	ldr	r3, [pc, #120]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003232:	ee07 3a90 	vmov	s15, r3
 8003236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800323a:	ed97 6a02 	vldr	s12, [r7, #8]
 800323e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80032b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800324a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800324e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003256:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800325a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800325c:	4b11      	ldr	r3, [pc, #68]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800325e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003260:	0a5b      	lsrs	r3, r3, #9
 8003262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003266:	3301      	adds	r3, #1
 8003268:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	ee07 3a90 	vmov	s15, r3
 8003270:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003274:	edd7 6a07 	vldr	s13, [r7, #28]
 8003278:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800327c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003280:	ee17 3a90 	vmov	r3, s15
 8003284:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003286:	e005      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	61bb      	str	r3, [r7, #24]
      break;
 800328c:	e002      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800328e:	4b07      	ldr	r3, [pc, #28]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003290:	61bb      	str	r3, [r7, #24]
      break;
 8003292:	bf00      	nop
  }

  return sysclockfreq;
 8003294:	69bb      	ldr	r3, [r7, #24]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3724      	adds	r7, #36	@ 0x24
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	58024400 	.word	0x58024400
 80032a8:	03d09000 	.word	0x03d09000
 80032ac:	003d0900 	.word	0x003d0900
 80032b0:	017d7840 	.word	0x017d7840
 80032b4:	46000000 	.word	0x46000000
 80032b8:	4c742400 	.word	0x4c742400
 80032bc:	4a742400 	.word	0x4a742400
 80032c0:	4bbebc20 	.word	0x4bbebc20

080032c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80032ca:	f7ff fe81 	bl	8002fd0 <HAL_RCC_GetSysClockFreq>
 80032ce:	4602      	mov	r2, r0
 80032d0:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <HAL_RCC_GetHCLKFreq+0x50>)
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	0a1b      	lsrs	r3, r3, #8
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	490f      	ldr	r1, [pc, #60]	@ (8003318 <HAL_RCC_GetHCLKFreq+0x54>)
 80032dc:	5ccb      	ldrb	r3, [r1, r3]
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	fa22 f303 	lsr.w	r3, r2, r3
 80032e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80032e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <HAL_RCC_GetHCLKFreq+0x50>)
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	4a09      	ldr	r2, [pc, #36]	@ (8003318 <HAL_RCC_GetHCLKFreq+0x54>)
 80032f2:	5cd3      	ldrb	r3, [r2, r3]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	fa22 f303 	lsr.w	r3, r2, r3
 80032fe:	4a07      	ldr	r2, [pc, #28]	@ (800331c <HAL_RCC_GetHCLKFreq+0x58>)
 8003300:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003302:	4a07      	ldr	r2, [pc, #28]	@ (8003320 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003308:	4b04      	ldr	r3, [pc, #16]	@ (800331c <HAL_RCC_GetHCLKFreq+0x58>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	58024400 	.word	0x58024400
 8003318:	08006080 	.word	0x08006080
 800331c:	24000004 	.word	0x24000004
 8003320:	24000000 	.word	0x24000000

08003324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003328:	f7ff ffcc 	bl	80032c4 <HAL_RCC_GetHCLKFreq>
 800332c:	4602      	mov	r2, r0
 800332e:	4b06      	ldr	r3, [pc, #24]	@ (8003348 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	091b      	lsrs	r3, r3, #4
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	4904      	ldr	r1, [pc, #16]	@ (800334c <HAL_RCC_GetPCLK1Freq+0x28>)
 800333a:	5ccb      	ldrb	r3, [r1, r3]
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003344:	4618      	mov	r0, r3
 8003346:	bd80      	pop	{r7, pc}
 8003348:	58024400 	.word	0x58024400
 800334c:	08006080 	.word	0x08006080

08003350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003354:	f7ff ffb6 	bl	80032c4 <HAL_RCC_GetHCLKFreq>
 8003358:	4602      	mov	r2, r0
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <HAL_RCC_GetPCLK2Freq+0x24>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	0a1b      	lsrs	r3, r3, #8
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	4904      	ldr	r1, [pc, #16]	@ (8003378 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003366:	5ccb      	ldrb	r3, [r1, r3]
 8003368:	f003 031f 	and.w	r3, r3, #31
 800336c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003370:	4618      	mov	r0, r3
 8003372:	bd80      	pop	{r7, pc}
 8003374:	58024400 	.word	0x58024400
 8003378:	08006080 	.word	0x08006080

0800337c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800337c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003380:	b0ca      	sub	sp, #296	@ 0x128
 8003382:	af00      	add	r7, sp, #0
 8003384:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003388:	2300      	movs	r3, #0
 800338a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800338e:	2300      	movs	r3, #0
 8003390:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800339c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80033a0:	2500      	movs	r5, #0
 80033a2:	ea54 0305 	orrs.w	r3, r4, r5
 80033a6:	d049      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80033a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033b2:	d02f      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80033b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033b8:	d828      	bhi.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033be:	d01a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80033c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033c4:	d822      	bhi.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80033ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033ce:	d007      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033d0:	e01c      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033d2:	4bb8      	ldr	r3, [pc, #736]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	4ab7      	ldr	r2, [pc, #732]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033de:	e01a      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80033e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e4:	3308      	adds	r3, #8
 80033e6:	2102      	movs	r1, #2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f001 fc8f 	bl	8004d0c <RCCEx_PLL2_Config>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033f4:	e00f      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fa:	3328      	adds	r3, #40	@ 0x28
 80033fc:	2102      	movs	r1, #2
 80033fe:	4618      	mov	r0, r3
 8003400:	f001 fd36 	bl	8004e70 <RCCEx_PLL3_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800340a:	e004      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003412:	e000      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10a      	bne.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800341e:	4ba5      	ldr	r3, [pc, #660]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003422:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800342a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800342c:	4aa1      	ldr	r2, [pc, #644]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800342e:	430b      	orrs	r3, r1
 8003430:	6513      	str	r3, [r2, #80]	@ 0x50
 8003432:	e003      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003434:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003438:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800343c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003448:	f04f 0900 	mov.w	r9, #0
 800344c:	ea58 0309 	orrs.w	r3, r8, r9
 8003450:	d047      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003458:	2b04      	cmp	r3, #4
 800345a:	d82a      	bhi.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800345c:	a201      	add	r2, pc, #4	@ (adr r2, 8003464 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800345e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003462:	bf00      	nop
 8003464:	08003479 	.word	0x08003479
 8003468:	08003487 	.word	0x08003487
 800346c:	0800349d 	.word	0x0800349d
 8003470:	080034bb 	.word	0x080034bb
 8003474:	080034bb 	.word	0x080034bb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003478:	4b8e      	ldr	r3, [pc, #568]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	4a8d      	ldr	r2, [pc, #564]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800347e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003482:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003484:	e01a      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348a:	3308      	adds	r3, #8
 800348c:	2100      	movs	r1, #0
 800348e:	4618      	mov	r0, r3
 8003490:	f001 fc3c 	bl	8004d0c <RCCEx_PLL2_Config>
 8003494:	4603      	mov	r3, r0
 8003496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800349a:	e00f      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800349c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a0:	3328      	adds	r3, #40	@ 0x28
 80034a2:	2100      	movs	r1, #0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f001 fce3 	bl	8004e70 <RCCEx_PLL3_Config>
 80034aa:	4603      	mov	r3, r0
 80034ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034b0:	e004      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034b8:	e000      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80034ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10a      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034c4:	4b7b      	ldr	r3, [pc, #492]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034c8:	f023 0107 	bic.w	r1, r3, #7
 80034cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	4a78      	ldr	r2, [pc, #480]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d4:	430b      	orrs	r3, r1
 80034d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80034d8:	e003      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80034e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80034ee:	f04f 0b00 	mov.w	fp, #0
 80034f2:	ea5a 030b 	orrs.w	r3, sl, fp
 80034f6:	d04c      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80034f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003502:	d030      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003508:	d829      	bhi.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800350a:	2bc0      	cmp	r3, #192	@ 0xc0
 800350c:	d02d      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800350e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003510:	d825      	bhi.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003512:	2b80      	cmp	r3, #128	@ 0x80
 8003514:	d018      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003516:	2b80      	cmp	r3, #128	@ 0x80
 8003518:	d821      	bhi.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800351e:	2b40      	cmp	r3, #64	@ 0x40
 8003520:	d007      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003522:	e01c      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003524:	4b63      	ldr	r3, [pc, #396]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003528:	4a62      	ldr	r2, [pc, #392]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800352a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800352e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003530:	e01c      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003536:	3308      	adds	r3, #8
 8003538:	2100      	movs	r1, #0
 800353a:	4618      	mov	r0, r3
 800353c:	f001 fbe6 	bl	8004d0c <RCCEx_PLL2_Config>
 8003540:	4603      	mov	r3, r0
 8003542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003546:	e011      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	3328      	adds	r3, #40	@ 0x28
 800354e:	2100      	movs	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f001 fc8d 	bl	8004e70 <RCCEx_PLL3_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800355c:	e006      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003564:	e002      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003566:	bf00      	nop
 8003568:	e000      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800356a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800356c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10a      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003574:	4b4f      	ldr	r3, [pc, #316]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003578:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800357c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003582:	4a4c      	ldr	r2, [pc, #304]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003584:	430b      	orrs	r3, r1
 8003586:	6513      	str	r3, [r2, #80]	@ 0x50
 8003588:	e003      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800358e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800359e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80035a2:	2300      	movs	r3, #0
 80035a4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80035a8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80035ac:	460b      	mov	r3, r1
 80035ae:	4313      	orrs	r3, r2
 80035b0:	d053      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80035b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035be:	d035      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80035c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035c4:	d82e      	bhi.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80035ca:	d031      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80035cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80035d0:	d828      	bhi.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035d6:	d01a      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80035d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035dc:	d822      	bhi.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80035e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035e6:	d007      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80035e8:	e01c      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ea:	4b32      	ldr	r3, [pc, #200]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ee:	4a31      	ldr	r2, [pc, #196]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035f6:	e01c      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fc:	3308      	adds	r3, #8
 80035fe:	2100      	movs	r1, #0
 8003600:	4618      	mov	r0, r3
 8003602:	f001 fb83 	bl	8004d0c <RCCEx_PLL2_Config>
 8003606:	4603      	mov	r3, r0
 8003608:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800360c:	e011      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	3328      	adds	r3, #40	@ 0x28
 8003614:	2100      	movs	r1, #0
 8003616:	4618      	mov	r0, r3
 8003618:	f001 fc2a 	bl	8004e70 <RCCEx_PLL3_Config>
 800361c:	4603      	mov	r3, r0
 800361e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003622:	e006      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800362a:	e002      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800362c:	bf00      	nop
 800362e:	e000      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10b      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800363a:	4b1e      	ldr	r3, [pc, #120]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800363c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003646:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800364a:	4a1a      	ldr	r2, [pc, #104]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800364c:	430b      	orrs	r3, r1
 800364e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003650:	e003      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800365a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003662:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003666:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800366a:	2300      	movs	r3, #0
 800366c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003670:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003674:	460b      	mov	r3, r1
 8003676:	4313      	orrs	r3, r2
 8003678:	d056      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800367a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003682:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003686:	d038      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003688:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800368c:	d831      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800368e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003692:	d034      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003694:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003698:	d82b      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800369a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800369e:	d01d      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80036a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036a4:	d825      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d006      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80036aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036ae:	d00a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80036b0:	e01f      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80036b2:	bf00      	nop
 80036b4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036b8:	4ba2      	ldr	r3, [pc, #648]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036bc:	4aa1      	ldr	r2, [pc, #644]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036c4:	e01c      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ca:	3308      	adds	r3, #8
 80036cc:	2100      	movs	r1, #0
 80036ce:	4618      	mov	r0, r3
 80036d0:	f001 fb1c 	bl	8004d0c <RCCEx_PLL2_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036da:	e011      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e0:	3328      	adds	r3, #40	@ 0x28
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f001 fbc3 	bl	8004e70 <RCCEx_PLL3_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036f0:	e006      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036f8:	e002      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80036fa:	bf00      	nop
 80036fc:	e000      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80036fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003700:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10b      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003708:	4b8e      	ldr	r3, [pc, #568]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800370a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003714:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003718:	4a8a      	ldr	r2, [pc, #552]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800371a:	430b      	orrs	r3, r1
 800371c:	6593      	str	r3, [r2, #88]	@ 0x58
 800371e:	e003      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003730:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003734:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003738:	2300      	movs	r3, #0
 800373a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800373e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003742:	460b      	mov	r3, r1
 8003744:	4313      	orrs	r3, r2
 8003746:	d03a      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374e:	2b30      	cmp	r3, #48	@ 0x30
 8003750:	d01f      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003752:	2b30      	cmp	r3, #48	@ 0x30
 8003754:	d819      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003756:	2b20      	cmp	r3, #32
 8003758:	d00c      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800375a:	2b20      	cmp	r3, #32
 800375c:	d815      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800375e:	2b00      	cmp	r3, #0
 8003760:	d019      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003762:	2b10      	cmp	r3, #16
 8003764:	d111      	bne.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003766:	4b77      	ldr	r3, [pc, #476]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376a:	4a76      	ldr	r2, [pc, #472]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800376c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003770:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003772:	e011      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	3308      	adds	r3, #8
 800377a:	2102      	movs	r1, #2
 800377c:	4618      	mov	r0, r3
 800377e:	f001 fac5 	bl	8004d0c <RCCEx_PLL2_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003788:	e006      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003790:	e002      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003792:	bf00      	nop
 8003794:	e000      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003796:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10a      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037a0:	4b68      	ldr	r3, [pc, #416]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	4a65      	ldr	r2, [pc, #404]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037b0:	430b      	orrs	r3, r1
 80037b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037b4:	e003      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80037ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80037ce:	2300      	movs	r3, #0
 80037d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80037d4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80037d8:	460b      	mov	r3, r1
 80037da:	4313      	orrs	r3, r2
 80037dc:	d051      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80037de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037e8:	d035      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80037ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037ee:	d82e      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80037f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037f4:	d031      	beq.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80037f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037fa:	d828      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80037fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003800:	d01a      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003806:	d822      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800380c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003810:	d007      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003812:	e01c      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003814:	4b4b      	ldr	r3, [pc, #300]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	4a4a      	ldr	r2, [pc, #296]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800381a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800381e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003820:	e01c      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003826:	3308      	adds	r3, #8
 8003828:	2100      	movs	r1, #0
 800382a:	4618      	mov	r0, r3
 800382c:	f001 fa6e 	bl	8004d0c <RCCEx_PLL2_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003836:	e011      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800383c:	3328      	adds	r3, #40	@ 0x28
 800383e:	2100      	movs	r1, #0
 8003840:	4618      	mov	r0, r3
 8003842:	f001 fb15 	bl	8004e70 <RCCEx_PLL3_Config>
 8003846:	4603      	mov	r3, r0
 8003848:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800384c:	e006      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003854:	e002      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003856:	bf00      	nop
 8003858:	e000      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800385a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800385c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10a      	bne.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003864:	4b37      	ldr	r3, [pc, #220]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003868:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800386c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003872:	4a34      	ldr	r2, [pc, #208]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003874:	430b      	orrs	r3, r1
 8003876:	6513      	str	r3, [r2, #80]	@ 0x50
 8003878:	e003      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800387a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800388e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003892:	2300      	movs	r3, #0
 8003894:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003898:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800389c:	460b      	mov	r3, r1
 800389e:	4313      	orrs	r3, r2
 80038a0:	d056      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80038a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038ac:	d033      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80038ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038b2:	d82c      	bhi.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038b8:	d02f      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80038ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038be:	d826      	bhi.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038c4:	d02b      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80038c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038ca:	d820      	bhi.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038d0:	d012      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80038d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038d6:	d81a      	bhi.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d022      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80038dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e0:	d115      	bne.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e6:	3308      	adds	r3, #8
 80038e8:	2101      	movs	r1, #1
 80038ea:	4618      	mov	r0, r3
 80038ec:	f001 fa0e 	bl	8004d0c <RCCEx_PLL2_Config>
 80038f0:	4603      	mov	r3, r0
 80038f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038f6:	e015      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	3328      	adds	r3, #40	@ 0x28
 80038fe:	2101      	movs	r1, #1
 8003900:	4618      	mov	r0, r3
 8003902:	f001 fab5 	bl	8004e70 <RCCEx_PLL3_Config>
 8003906:	4603      	mov	r3, r0
 8003908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800390c:	e00a      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003914:	e006      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003916:	bf00      	nop
 8003918:	e004      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800391a:	bf00      	nop
 800391c:	e002      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800391e:	bf00      	nop
 8003920:	e000      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003922:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10d      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800392c:	4b05      	ldr	r3, [pc, #20]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800392e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003930:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003938:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800393a:	4a02      	ldr	r2, [pc, #8]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800393c:	430b      	orrs	r3, r1
 800393e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003940:	e006      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003942:	bf00      	nop
 8003944:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003958:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800395c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003960:	2300      	movs	r3, #0
 8003962:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003966:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800396a:	460b      	mov	r3, r1
 800396c:	4313      	orrs	r3, r2
 800396e:	d055      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003974:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003978:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800397c:	d033      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800397e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003982:	d82c      	bhi.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003988:	d02f      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800398a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800398e:	d826      	bhi.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003990:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003994:	d02b      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003996:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800399a:	d820      	bhi.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800399c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039a0:	d012      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80039a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039a6:	d81a      	bhi.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x662>
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d022      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80039ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039b0:	d115      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b6:	3308      	adds	r3, #8
 80039b8:	2101      	movs	r1, #1
 80039ba:	4618      	mov	r0, r3
 80039bc:	f001 f9a6 	bl	8004d0c <RCCEx_PLL2_Config>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039c6:	e015      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039cc:	3328      	adds	r3, #40	@ 0x28
 80039ce:	2101      	movs	r1, #1
 80039d0:	4618      	mov	r0, r3
 80039d2:	f001 fa4d 	bl	8004e70 <RCCEx_PLL3_Config>
 80039d6:	4603      	mov	r3, r0
 80039d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80039dc:	e00a      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039e4:	e006      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039e6:	bf00      	nop
 80039e8:	e004      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039ea:	bf00      	nop
 80039ec:	e002      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80039f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039fc:	4ba3      	ldr	r3, [pc, #652]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a00:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a0c:	4a9f      	ldr	r2, [pc, #636]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a0e:	430b      	orrs	r3, r1
 8003a10:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a12:	e003      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a24:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003a28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003a32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a36:	460b      	mov	r3, r1
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	d037      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a46:	d00e      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a4c:	d816      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d018      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003a52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a56:	d111      	bne.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a58:	4b8c      	ldr	r3, [pc, #560]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	4a8b      	ldr	r2, [pc, #556]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a64:	e00f      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f001 f94c 	bl	8004d0c <RCCEx_PLL2_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a7a:	e004      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a82:	e000      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003a84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10a      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a92:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9c:	4a7b      	ldr	r2, [pc, #492]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9e:	430b      	orrs	r3, r1
 8003aa0:	6513      	str	r3, [r2, #80]	@ 0x50
 8003aa2:	e003      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ab8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003abc:	2300      	movs	r3, #0
 8003abe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003ac2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	d039      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d81c      	bhi.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8003adc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003adc:	08003b19 	.word	0x08003b19
 8003ae0:	08003aed 	.word	0x08003aed
 8003ae4:	08003afb 	.word	0x08003afb
 8003ae8:	08003b19 	.word	0x08003b19
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aec:	4b67      	ldr	r3, [pc, #412]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af0:	4a66      	ldr	r2, [pc, #408]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003af6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003af8:	e00f      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afe:	3308      	adds	r3, #8
 8003b00:	2102      	movs	r1, #2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f001 f902 	bl	8004d0c <RCCEx_PLL2_Config>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b0e:	e004      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b16:	e000      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003b18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003b22:	4b5a      	ldr	r3, [pc, #360]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	f023 0103 	bic.w	r1, r3, #3
 8003b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b30:	4a56      	ldr	r2, [pc, #344]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b32:	430b      	orrs	r3, r1
 8003b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b36:	e003      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b48:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b50:	2300      	movs	r3, #0
 8003b52:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b56:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f000 809f 	beq.w	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b62:	4b4b      	ldr	r3, [pc, #300]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a4a      	ldr	r2, [pc, #296]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b6e:	f7fd fbc1 	bl	80012f4 <HAL_GetTick>
 8003b72:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b76:	e00b      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b78:	f7fd fbbc 	bl	80012f4 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b64      	cmp	r3, #100	@ 0x64
 8003b86:	d903      	bls.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b8e:	e005      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b90:	4b3f      	ldr	r3, [pc, #252]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0ed      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d179      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003ba4:	4b39      	ldr	r3, [pc, #228]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ba6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bb0:	4053      	eors	r3, r2
 8003bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d015      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bba:	4b34      	ldr	r3, [pc, #208]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bc2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bc6:	4b31      	ldr	r3, [pc, #196]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bca:	4a30      	ldr	r2, [pc, #192]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bdc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003bde:	4a2b      	ldr	r2, [pc, #172]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003be0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003be4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bf2:	d118      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf4:	f7fd fb7e 	bl	80012f4 <HAL_GetTick>
 8003bf8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bfc:	e00d      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfe:	f7fd fb79 	bl	80012f4 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c08:	1ad2      	subs	r2, r2, r3
 8003c0a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d903      	bls.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003c18:	e005      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0eb      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d129      	bne.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c32:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c3e:	d10e      	bne.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003c40:	4b12      	ldr	r3, [pc, #72]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c50:	091a      	lsrs	r2, r3, #4
 8003c52:	4b10      	ldr	r3, [pc, #64]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	4a0d      	ldr	r2, [pc, #52]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c58:	430b      	orrs	r3, r1
 8003c5a:	6113      	str	r3, [r2, #16]
 8003c5c:	e005      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	4a0a      	ldr	r2, [pc, #40]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c68:	6113      	str	r3, [r2, #16]
 8003c6a:	4b08      	ldr	r3, [pc, #32]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c7a:	4a04      	ldr	r2, [pc, #16]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c7c:	430b      	orrs	r3, r1
 8003c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c80:	e00e      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003c8a:	e009      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003c8c:	58024400 	.word	0x58024400
 8003c90:	58024800 	.word	0x58024800
 8003c94:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca8:	f002 0301 	and.w	r3, r2, #1
 8003cac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003cb6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	f000 8089 	beq.w	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cc8:	2b28      	cmp	r3, #40	@ 0x28
 8003cca:	d86b      	bhi.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd2:	bf00      	nop
 8003cd4:	08003dad 	.word	0x08003dad
 8003cd8:	08003da5 	.word	0x08003da5
 8003cdc:	08003da5 	.word	0x08003da5
 8003ce0:	08003da5 	.word	0x08003da5
 8003ce4:	08003da5 	.word	0x08003da5
 8003ce8:	08003da5 	.word	0x08003da5
 8003cec:	08003da5 	.word	0x08003da5
 8003cf0:	08003da5 	.word	0x08003da5
 8003cf4:	08003d79 	.word	0x08003d79
 8003cf8:	08003da5 	.word	0x08003da5
 8003cfc:	08003da5 	.word	0x08003da5
 8003d00:	08003da5 	.word	0x08003da5
 8003d04:	08003da5 	.word	0x08003da5
 8003d08:	08003da5 	.word	0x08003da5
 8003d0c:	08003da5 	.word	0x08003da5
 8003d10:	08003da5 	.word	0x08003da5
 8003d14:	08003d8f 	.word	0x08003d8f
 8003d18:	08003da5 	.word	0x08003da5
 8003d1c:	08003da5 	.word	0x08003da5
 8003d20:	08003da5 	.word	0x08003da5
 8003d24:	08003da5 	.word	0x08003da5
 8003d28:	08003da5 	.word	0x08003da5
 8003d2c:	08003da5 	.word	0x08003da5
 8003d30:	08003da5 	.word	0x08003da5
 8003d34:	08003dad 	.word	0x08003dad
 8003d38:	08003da5 	.word	0x08003da5
 8003d3c:	08003da5 	.word	0x08003da5
 8003d40:	08003da5 	.word	0x08003da5
 8003d44:	08003da5 	.word	0x08003da5
 8003d48:	08003da5 	.word	0x08003da5
 8003d4c:	08003da5 	.word	0x08003da5
 8003d50:	08003da5 	.word	0x08003da5
 8003d54:	08003dad 	.word	0x08003dad
 8003d58:	08003da5 	.word	0x08003da5
 8003d5c:	08003da5 	.word	0x08003da5
 8003d60:	08003da5 	.word	0x08003da5
 8003d64:	08003da5 	.word	0x08003da5
 8003d68:	08003da5 	.word	0x08003da5
 8003d6c:	08003da5 	.word	0x08003da5
 8003d70:	08003da5 	.word	0x08003da5
 8003d74:	08003dad 	.word	0x08003dad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7c:	3308      	adds	r3, #8
 8003d7e:	2101      	movs	r1, #1
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 ffc3 	bl	8004d0c <RCCEx_PLL2_Config>
 8003d86:	4603      	mov	r3, r0
 8003d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d8c:	e00f      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d92:	3328      	adds	r3, #40	@ 0x28
 8003d94:	2101      	movs	r1, #1
 8003d96:	4618      	mov	r0, r3
 8003d98:	f001 f86a 	bl	8004e70 <RCCEx_PLL3_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003da2:	e004      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003daa:	e000      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10a      	bne.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003db6:	4bbf      	ldr	r3, [pc, #764]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dc4:	4abb      	ldr	r2, [pc, #748]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dc6:	430b      	orrs	r3, r1
 8003dc8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003dca:	e003      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ddc:	f002 0302 	and.w	r3, r2, #2
 8003de0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003de4:	2300      	movs	r3, #0
 8003de6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003dea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003dee:	460b      	mov	r3, r1
 8003df0:	4313      	orrs	r3, r2
 8003df2:	d041      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dfa:	2b05      	cmp	r3, #5
 8003dfc:	d824      	bhi.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003e04 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e04:	08003e51 	.word	0x08003e51
 8003e08:	08003e1d 	.word	0x08003e1d
 8003e0c:	08003e33 	.word	0x08003e33
 8003e10:	08003e51 	.word	0x08003e51
 8003e14:	08003e51 	.word	0x08003e51
 8003e18:	08003e51 	.word	0x08003e51
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	3308      	adds	r3, #8
 8003e22:	2101      	movs	r1, #1
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 ff71 	bl	8004d0c <RCCEx_PLL2_Config>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e30:	e00f      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	3328      	adds	r3, #40	@ 0x28
 8003e38:	2101      	movs	r1, #1
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 f818 	bl	8004e70 <RCCEx_PLL3_Config>
 8003e40:	4603      	mov	r3, r0
 8003e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003e46:	e004      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e4e:	e000      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10a      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e5a:	4b96      	ldr	r3, [pc, #600]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5e:	f023 0107 	bic.w	r1, r3, #7
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e68:	4a92      	ldr	r2, [pc, #584]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e6a:	430b      	orrs	r3, r1
 8003e6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e6e:	e003      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f002 0304 	and.w	r3, r2, #4
 8003e84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e8e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003e92:	460b      	mov	r3, r1
 8003e94:	4313      	orrs	r3, r2
 8003e96:	d044      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ea0:	2b05      	cmp	r3, #5
 8003ea2:	d825      	bhi.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8003eac <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eaa:	bf00      	nop
 8003eac:	08003ef9 	.word	0x08003ef9
 8003eb0:	08003ec5 	.word	0x08003ec5
 8003eb4:	08003edb 	.word	0x08003edb
 8003eb8:	08003ef9 	.word	0x08003ef9
 8003ebc:	08003ef9 	.word	0x08003ef9
 8003ec0:	08003ef9 	.word	0x08003ef9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec8:	3308      	adds	r3, #8
 8003eca:	2101      	movs	r1, #1
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 ff1d 	bl	8004d0c <RCCEx_PLL2_Config>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003ed8:	e00f      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ede:	3328      	adds	r3, #40	@ 0x28
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 ffc4 	bl	8004e70 <RCCEx_PLL3_Config>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003eee:	e004      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ef6:	e000      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003ef8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10b      	bne.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f02:	4b6c      	ldr	r3, [pc, #432]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f06:	f023 0107 	bic.w	r1, r3, #7
 8003f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f12:	4a68      	ldr	r2, [pc, #416]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f14:	430b      	orrs	r3, r1
 8003f16:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f18:	e003      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	f002 0320 	and.w	r3, r2, #32
 8003f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f32:	2300      	movs	r3, #0
 8003f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	d055      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f4e:	d033      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f54:	d82c      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f5a:	d02f      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f60:	d826      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f66:	d02b      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003f68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f6c:	d820      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f72:	d012      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003f74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f78:	d81a      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d022      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003f7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f82:	d115      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	3308      	adds	r3, #8
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 febd 	bl	8004d0c <RCCEx_PLL2_Config>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f98:	e015      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9e:	3328      	adds	r3, #40	@ 0x28
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 ff64 	bl	8004e70 <RCCEx_PLL3_Config>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003fae:	e00a      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fb6:	e006      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fb8:	bf00      	nop
 8003fba:	e004      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fbc:	bf00      	nop
 8003fbe:	e002      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fc0:	bf00      	nop
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003fc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10b      	bne.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fce:	4b39      	ldr	r3, [pc, #228]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fde:	4a35      	ldr	r2, [pc, #212]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fe4:	e003      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ffe:	2300      	movs	r3, #0
 8004000:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004004:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004008:	460b      	mov	r3, r1
 800400a:	4313      	orrs	r3, r2
 800400c:	d058      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004016:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800401a:	d033      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800401c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004020:	d82c      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004026:	d02f      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800402c:	d826      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800402e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004032:	d02b      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004034:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004038:	d820      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800403a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800403e:	d012      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004040:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004044:	d81a      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004046:	2b00      	cmp	r3, #0
 8004048:	d022      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800404a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800404e:	d115      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	3308      	adds	r3, #8
 8004056:	2100      	movs	r1, #0
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fe57 	bl	8004d0c <RCCEx_PLL2_Config>
 800405e:	4603      	mov	r3, r0
 8004060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004064:	e015      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406a:	3328      	adds	r3, #40	@ 0x28
 800406c:	2102      	movs	r1, #2
 800406e:	4618      	mov	r0, r3
 8004070:	f000 fefe 	bl	8004e70 <RCCEx_PLL3_Config>
 8004074:	4603      	mov	r3, r0
 8004076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800407a:	e00a      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004082:	e006      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004084:	bf00      	nop
 8004086:	e004      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004088:	bf00      	nop
 800408a:	e002      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800408c:	bf00      	nop
 800408e:	e000      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10e      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800409a:	4b06      	ldr	r3, [pc, #24]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800409c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040aa:	4a02      	ldr	r2, [pc, #8]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040ac:	430b      	orrs	r3, r1
 80040ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80040b0:	e006      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80040b2:	bf00      	nop
 80040b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80040c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80040cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040d0:	2300      	movs	r3, #0
 80040d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040d6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80040da:	460b      	mov	r3, r1
 80040dc:	4313      	orrs	r3, r2
 80040de:	d055      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040e8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80040ec:	d033      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80040ee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80040f2:	d82c      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f8:	d02f      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80040fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040fe:	d826      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004100:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004104:	d02b      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004106:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800410a:	d820      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800410c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004110:	d012      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004112:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004116:	d81a      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004118:	2b00      	cmp	r3, #0
 800411a:	d022      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800411c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004120:	d115      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004126:	3308      	adds	r3, #8
 8004128:	2100      	movs	r1, #0
 800412a:	4618      	mov	r0, r3
 800412c:	f000 fdee 	bl	8004d0c <RCCEx_PLL2_Config>
 8004130:	4603      	mov	r3, r0
 8004132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004136:	e015      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413c:	3328      	adds	r3, #40	@ 0x28
 800413e:	2102      	movs	r1, #2
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fe95 	bl	8004e70 <RCCEx_PLL3_Config>
 8004146:	4603      	mov	r3, r0
 8004148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800414c:	e00a      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004154:	e006      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004156:	bf00      	nop
 8004158:	e004      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800415a:	bf00      	nop
 800415c:	e002      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800415e:	bf00      	nop
 8004160:	e000      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800416c:	4ba1      	ldr	r3, [pc, #644]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004170:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004178:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800417c:	4a9d      	ldr	r2, [pc, #628]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800417e:	430b      	orrs	r3, r1
 8004180:	6593      	str	r3, [r2, #88]	@ 0x58
 8004182:	e003      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800418c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004194:	f002 0308 	and.w	r3, r2, #8
 8004198:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800419c:	2300      	movs	r3, #0
 800419e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041a2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80041a6:	460b      	mov	r3, r1
 80041a8:	4313      	orrs	r3, r2
 80041aa:	d01e      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	3328      	adds	r3, #40	@ 0x28
 80041c0:	2102      	movs	r1, #2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fe54 	bl	8004e70 <RCCEx_PLL3_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80041d4:	4b87      	ldr	r3, [pc, #540]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041e4:	4a83      	ldr	r2, [pc, #524]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041e6:	430b      	orrs	r3, r1
 80041e8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	f002 0310 	and.w	r3, r2, #16
 80041f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041fa:	2300      	movs	r3, #0
 80041fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004200:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004204:	460b      	mov	r3, r1
 8004206:	4313      	orrs	r3, r2
 8004208:	d01e      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800420a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004216:	d10c      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	3328      	adds	r3, #40	@ 0x28
 800421e:	2102      	movs	r1, #2
 8004220:	4618      	mov	r0, r3
 8004222:	f000 fe25 	bl	8004e70 <RCCEx_PLL3_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004232:	4b70      	ldr	r3, [pc, #448]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004236:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800423a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800423e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004242:	4a6c      	ldr	r2, [pc, #432]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004244:	430b      	orrs	r3, r1
 8004246:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004250:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004254:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004258:	2300      	movs	r3, #0
 800425a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800425e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004262:	460b      	mov	r3, r1
 8004264:	4313      	orrs	r3, r2
 8004266:	d03e      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004270:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004274:	d022      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004276:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800427a:	d81b      	bhi.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004284:	d00b      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004286:	e015      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428c:	3308      	adds	r3, #8
 800428e:	2100      	movs	r1, #0
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fd3b 	bl	8004d0c <RCCEx_PLL2_Config>
 8004296:	4603      	mov	r3, r0
 8004298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800429c:	e00f      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800429e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a2:	3328      	adds	r3, #40	@ 0x28
 80042a4:	2102      	movs	r1, #2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fde2 	bl	8004e70 <RCCEx_PLL3_Config>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80042b2:	e004      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042ba:	e000      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80042bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10b      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042c6:	4b4b      	ldr	r3, [pc, #300]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80042ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042d6:	4a47      	ldr	r2, [pc, #284]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d8:	430b      	orrs	r3, r1
 80042da:	6593      	str	r3, [r2, #88]	@ 0x58
 80042dc:	e003      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80042f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042f4:	2300      	movs	r3, #0
 80042f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042f8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80042fc:	460b      	mov	r3, r1
 80042fe:	4313      	orrs	r3, r2
 8004300:	d03b      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800430e:	d01f      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004310:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004314:	d818      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800431a:	d003      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800431c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004320:	d007      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004322:	e011      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004324:	4b33      	ldr	r3, [pc, #204]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004328:	4a32      	ldr	r2, [pc, #200]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800432a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800432e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004330:	e00f      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004336:	3328      	adds	r3, #40	@ 0x28
 8004338:	2101      	movs	r1, #1
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fd98 	bl	8004e70 <RCCEx_PLL3_Config>
 8004340:	4603      	mov	r3, r0
 8004342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004346:	e004      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800434e:	e000      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004350:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10b      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800435a:	4b26      	ldr	r3, [pc, #152]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800435c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436a:	4a22      	ldr	r2, [pc, #136]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800436c:	430b      	orrs	r3, r1
 800436e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004370:	e003      	b.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004376:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800437a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004382:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004386:	673b      	str	r3, [r7, #112]	@ 0x70
 8004388:	2300      	movs	r3, #0
 800438a:	677b      	str	r3, [r7, #116]	@ 0x74
 800438c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004390:	460b      	mov	r3, r1
 8004392:	4313      	orrs	r3, r2
 8004394:	d034      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a4:	d007      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80043a6:	e011      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a8:	4b12      	ldr	r3, [pc, #72]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ac:	4a11      	ldr	r2, [pc, #68]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043b4:	e00e      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	3308      	adds	r3, #8
 80043bc:	2102      	movs	r1, #2
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fca4 	bl	8004d0c <RCCEx_PLL2_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80043ca:	e003      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10d      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80043dc:	4b05      	ldr	r3, [pc, #20]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80043e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ea:	4a02      	ldr	r2, [pc, #8]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ec:	430b      	orrs	r3, r1
 80043ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043f0:	e006      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80043f2:	bf00      	nop
 80043f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800440c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800440e:	2300      	movs	r3, #0
 8004410:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004412:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004416:	460b      	mov	r3, r1
 8004418:	4313      	orrs	r3, r2
 800441a:	d00c      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004420:	3328      	adds	r3, #40	@ 0x28
 8004422:	2102      	movs	r1, #2
 8004424:	4618      	mov	r0, r3
 8004426:	f000 fd23 	bl	8004e70 <RCCEx_PLL3_Config>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d002      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004442:	663b      	str	r3, [r7, #96]	@ 0x60
 8004444:	2300      	movs	r3, #0
 8004446:	667b      	str	r3, [r7, #100]	@ 0x64
 8004448:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800444c:	460b      	mov	r3, r1
 800444e:	4313      	orrs	r3, r2
 8004450:	d038      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800445a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800445e:	d018      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004460:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004464:	d811      	bhi.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004466:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800446a:	d014      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800446c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004470:	d80b      	bhi.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004472:	2b00      	cmp	r3, #0
 8004474:	d011      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800447a:	d106      	bne.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800447c:	4bc3      	ldr	r3, [pc, #780]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800447e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004480:	4ac2      	ldr	r2, [pc, #776]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004486:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004488:	e008      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004490:	e004      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004492:	bf00      	nop
 8004494:	e002      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004496:	bf00      	nop
 8004498:	e000      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800449a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800449c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10b      	bne.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044a4:	4bb9      	ldr	r3, [pc, #740]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044b4:	4ab5      	ldr	r2, [pc, #724]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044b6:	430b      	orrs	r3, r1
 80044b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80044ba:	e003      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80044c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80044d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044d2:	2300      	movs	r3, #0
 80044d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044d6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80044da:	460b      	mov	r3, r1
 80044dc:	4313      	orrs	r3, r2
 80044de:	d009      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80044e0:	4baa      	ldr	r3, [pc, #680]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80044e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ee:	4aa7      	ldr	r2, [pc, #668]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044f0:	430b      	orrs	r3, r1
 80044f2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80044f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004500:	653b      	str	r3, [r7, #80]	@ 0x50
 8004502:	2300      	movs	r3, #0
 8004504:	657b      	str	r3, [r7, #84]	@ 0x54
 8004506:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800450a:	460b      	mov	r3, r1
 800450c:	4313      	orrs	r3, r2
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004510:	4b9e      	ldr	r3, [pc, #632]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004520:	4a9a      	ldr	r2, [pc, #616]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004522:	430b      	orrs	r3, r1
 8004524:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004532:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004534:	2300      	movs	r3, #0
 8004536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004538:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800453c:	460b      	mov	r3, r1
 800453e:	4313      	orrs	r3, r2
 8004540:	d009      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004542:	4b92      	ldr	r3, [pc, #584]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004546:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800454a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004550:	4a8e      	ldr	r2, [pc, #568]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004552:	430b      	orrs	r3, r1
 8004554:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004562:	643b      	str	r3, [r7, #64]	@ 0x40
 8004564:	2300      	movs	r3, #0
 8004566:	647b      	str	r3, [r7, #68]	@ 0x44
 8004568:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800456c:	460b      	mov	r3, r1
 800456e:	4313      	orrs	r3, r2
 8004570:	d00e      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004572:	4b86      	ldr	r3, [pc, #536]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	4a85      	ldr	r2, [pc, #532]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004578:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800457c:	6113      	str	r3, [r2, #16]
 800457e:	4b83      	ldr	r3, [pc, #524]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004580:	6919      	ldr	r1, [r3, #16]
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800458a:	4a80      	ldr	r2, [pc, #512]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800458c:	430b      	orrs	r3, r1
 800458e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004598:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800459c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800459e:	2300      	movs	r3, #0
 80045a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045a2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80045a6:	460b      	mov	r3, r1
 80045a8:	4313      	orrs	r3, r2
 80045aa:	d009      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80045ac:	4b77      	ldr	r3, [pc, #476]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80045b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ba:	4a74      	ldr	r2, [pc, #464]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045bc:	430b      	orrs	r3, r1
 80045be:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80045cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80045ce:	2300      	movs	r3, #0
 80045d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80045d2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80045d6:	460b      	mov	r3, r1
 80045d8:	4313      	orrs	r3, r2
 80045da:	d00a      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045dc:	4b6b      	ldr	r3, [pc, #428]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80045e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045ec:	4a67      	ldr	r2, [pc, #412]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ee:	430b      	orrs	r3, r1
 80045f0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	2100      	movs	r1, #0
 80045fc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004604:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004608:	460b      	mov	r3, r1
 800460a:	4313      	orrs	r3, r2
 800460c:	d011      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	3308      	adds	r3, #8
 8004614:	2100      	movs	r1, #0
 8004616:	4618      	mov	r0, r3
 8004618:	f000 fb78 	bl	8004d0c <RCCEx_PLL2_Config>
 800461c:	4603      	mov	r3, r0
 800461e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800462e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	2100      	movs	r1, #0
 800463c:	6239      	str	r1, [r7, #32]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	627b      	str	r3, [r7, #36]	@ 0x24
 8004644:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d011      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	3308      	adds	r3, #8
 8004654:	2101      	movs	r1, #1
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fb58 	bl	8004d0c <RCCEx_PLL2_Config>
 800465c:	4603      	mov	r3, r0
 800465e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800466a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800466e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467a:	2100      	movs	r1, #0
 800467c:	61b9      	str	r1, [r7, #24]
 800467e:	f003 0304 	and.w	r3, r3, #4
 8004682:	61fb      	str	r3, [r7, #28]
 8004684:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004688:	460b      	mov	r3, r1
 800468a:	4313      	orrs	r3, r2
 800468c:	d011      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	3308      	adds	r3, #8
 8004694:	2102      	movs	r1, #2
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fb38 	bl	8004d0c <RCCEx_PLL2_Config>
 800469c:	4603      	mov	r3, r0
 800469e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80046b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ba:	2100      	movs	r1, #0
 80046bc:	6139      	str	r1, [r7, #16]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80046c8:	460b      	mov	r3, r1
 80046ca:	4313      	orrs	r3, r2
 80046cc:	d011      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	3328      	adds	r3, #40	@ 0x28
 80046d4:	2100      	movs	r1, #0
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fbca 	bl	8004e70 <RCCEx_PLL3_Config>
 80046dc:	4603      	mov	r3, r0
 80046de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80046e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80046f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fa:	2100      	movs	r1, #0
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	f003 0310 	and.w	r3, r3, #16
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004708:	460b      	mov	r3, r1
 800470a:	4313      	orrs	r3, r2
 800470c:	d011      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	3328      	adds	r3, #40	@ 0x28
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f000 fbaa 	bl	8004e70 <RCCEx_PLL3_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800472a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800472e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	2100      	movs	r1, #0
 800473c:	6039      	str	r1, [r7, #0]
 800473e:	f003 0320 	and.w	r3, r3, #32
 8004742:	607b      	str	r3, [r7, #4]
 8004744:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004748:	460b      	mov	r3, r1
 800474a:	4313      	orrs	r3, r2
 800474c:	d011      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800474e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004752:	3328      	adds	r3, #40	@ 0x28
 8004754:	2102      	movs	r1, #2
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fb8a 	bl	8004e70 <RCCEx_PLL3_Config>
 800475c:	4603      	mov	r3, r0
 800475e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800476a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800476e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004772:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e000      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
}
 8004780:	4618      	mov	r0, r3
 8004782:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004786:	46bd      	mov	sp, r7
 8004788:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800478c:	58024400 	.word	0x58024400

08004790 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004794:	f7fe fd96 	bl	80032c4 <HAL_RCC_GetHCLKFreq>
 8004798:	4602      	mov	r2, r0
 800479a:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	091b      	lsrs	r3, r3, #4
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	4904      	ldr	r1, [pc, #16]	@ (80047b8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80047a6:	5ccb      	ldrb	r3, [r1, r3]
 80047a8:	f003 031f 	and.w	r3, r3, #31
 80047ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	58024400 	.word	0x58024400
 80047b8:	08006080 	.word	0x08006080

080047bc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80047bc:	b480      	push	{r7}
 80047be:	b089      	sub	sp, #36	@ 0x24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047c4:	4ba1      	ldr	r3, [pc, #644]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	f003 0303 	and.w	r3, r3, #3
 80047cc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80047ce:	4b9f      	ldr	r3, [pc, #636]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d2:	0b1b      	lsrs	r3, r3, #12
 80047d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047d8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80047da:	4b9c      	ldr	r3, [pc, #624]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047de:	091b      	lsrs	r3, r3, #4
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80047e6:	4b99      	ldr	r3, [pc, #612]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ea:	08db      	lsrs	r3, r3, #3
 80047ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	fb02 f303 	mul.w	r3, r2, r3
 80047f6:	ee07 3a90 	vmov	s15, r3
 80047fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 8111 	beq.w	8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	2b02      	cmp	r3, #2
 800480e:	f000 8083 	beq.w	8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	2b02      	cmp	r3, #2
 8004816:	f200 80a1 	bhi.w	800495c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d056      	beq.n	80048d4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004826:	e099      	b.n	800495c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004828:	4b88      	ldr	r3, [pc, #544]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b00      	cmp	r3, #0
 8004832:	d02d      	beq.n	8004890 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004834:	4b85      	ldr	r3, [pc, #532]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	08db      	lsrs	r3, r3, #3
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	4a84      	ldr	r2, [pc, #528]	@ (8004a50 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
 8004844:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	ee07 3a90 	vmov	s15, r3
 800484c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	ee07 3a90 	vmov	s15, r3
 8004856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800485a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800485e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800486e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004872:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800487a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800487e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800488e:	e087      	b.n	80049a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800489e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048a2:	4b6a      	ldr	r3, [pc, #424]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80048b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048d2:	e065      	b.n	80049a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80048e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048e6:	4b59      	ldr	r3, [pc, #356]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800490a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800490e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004912:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004916:	e043      	b.n	80049a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	ee07 3a90 	vmov	s15, r3
 800491e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004922:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800492a:	4b48      	ldr	r3, [pc, #288]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800493a:	ed97 6a03 	vldr	s12, [r7, #12]
 800493e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800494a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800494e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800495a:	e021      	b.n	80049a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	ee07 3a90 	vmov	s15, r3
 8004962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004966:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800496a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800496e:	4b37      	ldr	r3, [pc, #220]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004976:	ee07 3a90 	vmov	s15, r3
 800497a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800497e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004982:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800498a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800498e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800499a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800499e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80049a0:	4b2a      	ldr	r3, [pc, #168]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	0a5b      	lsrs	r3, r3, #9
 80049a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049aa:	ee07 3a90 	vmov	s15, r3
 80049ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80049be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049c6:	ee17 2a90 	vmov	r2, s15
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80049ce:	4b1f      	ldr	r3, [pc, #124]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d2:	0c1b      	lsrs	r3, r3, #16
 80049d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049d8:	ee07 3a90 	vmov	s15, r3
 80049dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f4:	ee17 2a90 	vmov	r2, s15
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80049fc:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a00:	0e1b      	lsrs	r3, r3, #24
 8004a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a06:	ee07 3a90 	vmov	s15, r3
 8004a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a16:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a22:	ee17 2a90 	vmov	r2, s15
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a2a:	e008      	b.n	8004a3e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	609a      	str	r2, [r3, #8]
}
 8004a3e:	bf00      	nop
 8004a40:	3724      	adds	r7, #36	@ 0x24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	58024400 	.word	0x58024400
 8004a50:	03d09000 	.word	0x03d09000
 8004a54:	46000000 	.word	0x46000000
 8004a58:	4c742400 	.word	0x4c742400
 8004a5c:	4a742400 	.word	0x4a742400
 8004a60:	4bbebc20 	.word	0x4bbebc20

08004a64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b089      	sub	sp, #36	@ 0x24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a6c:	4ba1      	ldr	r3, [pc, #644]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a70:	f003 0303 	and.w	r3, r3, #3
 8004a74:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004a76:	4b9f      	ldr	r3, [pc, #636]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7a:	0d1b      	lsrs	r3, r3, #20
 8004a7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a80:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a82:	4b9c      	ldr	r3, [pc, #624]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a86:	0a1b      	lsrs	r3, r3, #8
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004a8e:	4b99      	ldr	r3, [pc, #612]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a92:	08db      	lsrs	r3, r3, #3
 8004a94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 8111 	beq.w	8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	f000 8083 	beq.w	8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	f200 80a1 	bhi.w	8004c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d056      	beq.n	8004b7c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004ace:	e099      	b.n	8004c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ad0:	4b88      	ldr	r3, [pc, #544]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d02d      	beq.n	8004b38 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004adc:	4b85      	ldr	r3, [pc, #532]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	08db      	lsrs	r3, r3, #3
 8004ae2:	f003 0303 	and.w	r3, r3, #3
 8004ae6:	4a84      	ldr	r2, [pc, #528]	@ (8004cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8004aec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	ee07 3a90 	vmov	s15, r3
 8004af4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	ee07 3a90 	vmov	s15, r3
 8004afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b06:	4b7b      	ldr	r3, [pc, #492]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b0e:	ee07 3a90 	vmov	s15, r3
 8004b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b16:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004cfc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b36:	e087      	b.n	8004c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	ee07 3a90 	vmov	s15, r3
 8004b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b52:	ee07 3a90 	vmov	s15, r3
 8004b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004cfc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b7a:	e065      	b.n	8004c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	ee07 3a90 	vmov	s15, r3
 8004b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b8e:	4b59      	ldr	r3, [pc, #356]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b96:	ee07 3a90 	vmov	s15, r3
 8004b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ba2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004cfc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bbe:	e043      	b.n	8004c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	ee07 3a90 	vmov	s15, r3
 8004bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bd2:	4b48      	ldr	r3, [pc, #288]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bda:	ee07 3a90 	vmov	s15, r3
 8004bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004be6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004cfc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c02:	e021      	b.n	8004c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	ee07 3a90 	vmov	s15, r3
 8004c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c16:	4b37      	ldr	r3, [pc, #220]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c1e:	ee07 3a90 	vmov	s15, r3
 8004c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c26:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004cfc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c46:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004c48:	4b2a      	ldr	r3, [pc, #168]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4c:	0a5b      	lsrs	r3, r3, #9
 8004c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c52:	ee07 3a90 	vmov	s15, r3
 8004c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c62:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c6e:	ee17 2a90 	vmov	r2, s15
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004c76:	4b1f      	ldr	r3, [pc, #124]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	0c1b      	lsrs	r3, r3, #16
 8004c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c80:	ee07 3a90 	vmov	s15, r3
 8004c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c90:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c9c:	ee17 2a90 	vmov	r2, s15
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004ca4:	4b13      	ldr	r3, [pc, #76]	@ (8004cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca8:	0e1b      	lsrs	r3, r3, #24
 8004caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cae:	ee07 3a90 	vmov	s15, r3
 8004cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cca:	ee17 2a90 	vmov	r2, s15
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004cd2:	e008      	b.n	8004ce6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	609a      	str	r2, [r3, #8]
}
 8004ce6:	bf00      	nop
 8004ce8:	3724      	adds	r7, #36	@ 0x24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	58024400 	.word	0x58024400
 8004cf8:	03d09000 	.word	0x03d09000
 8004cfc:	46000000 	.word	0x46000000
 8004d00:	4c742400 	.word	0x4c742400
 8004d04:	4a742400 	.word	0x4a742400
 8004d08:	4bbebc20 	.word	0x4bbebc20

08004d0c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d16:	2300      	movs	r3, #0
 8004d18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d1a:	4b53      	ldr	r3, [pc, #332]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d101      	bne.n	8004d2a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e099      	b.n	8004e5e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004d2a:	4b4f      	ldr	r3, [pc, #316]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a4e      	ldr	r2, [pc, #312]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d30:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d36:	f7fc fadd 	bl	80012f4 <HAL_GetTick>
 8004d3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d3c:	e008      	b.n	8004d50 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d3e:	f7fc fad9 	bl	80012f4 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e086      	b.n	8004e5e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d50:	4b45      	ldr	r3, [pc, #276]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1f0      	bne.n	8004d3e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d5c:	4b42      	ldr	r3, [pc, #264]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d60:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	031b      	lsls	r3, r3, #12
 8004d6a:	493f      	ldr	r1, [pc, #252]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	025b      	lsls	r3, r3, #9
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	041b      	lsls	r3, r3, #16
 8004d8e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	061b      	lsls	r3, r3, #24
 8004d9c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004da0:	4931      	ldr	r1, [pc, #196]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004da6:	4b30      	ldr	r3, [pc, #192]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004daa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	492d      	ldr	r1, [pc, #180]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004db8:	4b2b      	ldr	r3, [pc, #172]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbc:	f023 0220 	bic.w	r2, r3, #32
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	4928      	ldr	r1, [pc, #160]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004dca:	4b27      	ldr	r3, [pc, #156]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	4a26      	ldr	r2, [pc, #152]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dd0:	f023 0310 	bic.w	r3, r3, #16
 8004dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004dd6:	4b24      	ldr	r3, [pc, #144]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dda:	4b24      	ldr	r3, [pc, #144]	@ (8004e6c <RCCEx_PLL2_Config+0x160>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	69d2      	ldr	r2, [r2, #28]
 8004de2:	00d2      	lsls	r2, r2, #3
 8004de4:	4920      	ldr	r1, [pc, #128]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004dea:	4b1f      	ldr	r3, [pc, #124]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	4a1e      	ldr	r2, [pc, #120]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004df0:	f043 0310 	orr.w	r3, r3, #16
 8004df4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d106      	bne.n	8004e0a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e00:	4a19      	ldr	r2, [pc, #100]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e02:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e08:	e00f      	b.n	8004e2a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d106      	bne.n	8004e1e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e10:	4b15      	ldr	r3, [pc, #84]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e14:	4a14      	ldr	r2, [pc, #80]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e1c:	e005      	b.n	8004e2a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e1e:	4b12      	ldr	r3, [pc, #72]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e22:	4a11      	ldr	r2, [pc, #68]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004e28:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e36:	f7fc fa5d 	bl	80012f4 <HAL_GetTick>
 8004e3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e3c:	e008      	b.n	8004e50 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e3e:	f7fc fa59 	bl	80012f4 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d901      	bls.n	8004e50 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e006      	b.n	8004e5e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e50:	4b05      	ldr	r3, [pc, #20]	@ (8004e68 <RCCEx_PLL2_Config+0x15c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0f0      	beq.n	8004e3e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	58024400 	.word	0x58024400
 8004e6c:	ffff0007 	.word	0xffff0007

08004e70 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e7e:	4b53      	ldr	r3, [pc, #332]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d101      	bne.n	8004e8e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e099      	b.n	8004fc2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a4e      	ldr	r2, [pc, #312]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e9a:	f7fc fa2b 	bl	80012f4 <HAL_GetTick>
 8004e9e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ea0:	e008      	b.n	8004eb4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ea2:	f7fc fa27 	bl	80012f4 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e086      	b.n	8004fc2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004eb4:	4b45      	ldr	r3, [pc, #276]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1f0      	bne.n	8004ea2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ec0:	4b42      	ldr	r3, [pc, #264]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	051b      	lsls	r3, r3, #20
 8004ece:	493f      	ldr	r1, [pc, #252]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	025b      	lsls	r3, r3, #9
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	041b      	lsls	r3, r3, #16
 8004ef2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	061b      	lsls	r3, r3, #24
 8004f00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f04:	4931      	ldr	r1, [pc, #196]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f0a:	4b30      	ldr	r3, [pc, #192]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	492d      	ldr	r1, [pc, #180]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f20:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	4928      	ldr	r1, [pc, #160]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f2e:	4b27      	ldr	r3, [pc, #156]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f32:	4a26      	ldr	r2, [pc, #152]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f3a:	4b24      	ldr	r3, [pc, #144]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f3e:	4b24      	ldr	r3, [pc, #144]	@ (8004fd0 <RCCEx_PLL3_Config+0x160>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	69d2      	ldr	r2, [r2, #28]
 8004f46:	00d2      	lsls	r2, r2, #3
 8004f48:	4920      	ldr	r1, [pc, #128]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f52:	4a1e      	ldr	r2, [pc, #120]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d106      	bne.n	8004f6e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f60:	4b1a      	ldr	r3, [pc, #104]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f64:	4a19      	ldr	r2, [pc, #100]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f6c:	e00f      	b.n	8004f8e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d106      	bne.n	8004f82 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f74:	4b15      	ldr	r3, [pc, #84]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f78:	4a14      	ldr	r2, [pc, #80]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f80:	e005      	b.n	8004f8e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f82:	4b12      	ldr	r3, [pc, #72]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	4a11      	ldr	r2, [pc, #68]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a0e      	ldr	r2, [pc, #56]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9a:	f7fc f9ab 	bl	80012f4 <HAL_GetTick>
 8004f9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fa0:	e008      	b.n	8004fb4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004fa2:	f7fc f9a7 	bl	80012f4 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d901      	bls.n	8004fb4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e006      	b.n	8004fc2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004fb4:	4b05      	ldr	r3, [pc, #20]	@ (8004fcc <RCCEx_PLL3_Config+0x15c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0f0      	beq.n	8004fa2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	58024400 	.word	0x58024400
 8004fd0:	ffff0007 	.word	0xffff0007

08004fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e042      	b.n	800506c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d106      	bne.n	8004ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f83b 	bl	8005074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2224      	movs	r2, #36	@ 0x24
 8005002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 0201 	bic.w	r2, r2, #1
 8005014:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d002      	beq.n	8005024 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fd9a 	bl	8005b58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 f82f 	bl	8005088 <UART_SetConfig>
 800502a:	4603      	mov	r3, r0
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e01b      	b.n	800506c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005042:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005052:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 fe19 	bl	8005c9c <UART_CheckIdleState>
 800506a:	4603      	mov	r3, r0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800508c:	b092      	sub	sp, #72	@ 0x48
 800508e:	af00      	add	r7, sp, #0
 8005090:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005092:	2300      	movs	r3, #0
 8005094:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	431a      	orrs	r2, r3
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	431a      	orrs	r2, r3
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	4bbe      	ldr	r3, [pc, #760]	@ (80053b0 <UART_SetConfig+0x328>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	6812      	ldr	r2, [r2, #0]
 80050be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050c0:	430b      	orrs	r3, r1
 80050c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4ab3      	ldr	r2, [pc, #716]	@ (80053b4 <UART_SetConfig+0x32c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d004      	beq.n	80050f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050f0:	4313      	orrs	r3, r2
 80050f2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689a      	ldr	r2, [r3, #8]
 80050fa:	4baf      	ldr	r3, [pc, #700]	@ (80053b8 <UART_SetConfig+0x330>)
 80050fc:	4013      	ands	r3, r2
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	6812      	ldr	r2, [r2, #0]
 8005102:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005104:	430b      	orrs	r3, r1
 8005106:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510e:	f023 010f 	bic.w	r1, r3, #15
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4aa6      	ldr	r2, [pc, #664]	@ (80053bc <UART_SetConfig+0x334>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d177      	bne.n	8005218 <UART_SetConfig+0x190>
 8005128:	4ba5      	ldr	r3, [pc, #660]	@ (80053c0 <UART_SetConfig+0x338>)
 800512a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800512c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005130:	2b28      	cmp	r3, #40	@ 0x28
 8005132:	d86d      	bhi.n	8005210 <UART_SetConfig+0x188>
 8005134:	a201      	add	r2, pc, #4	@ (adr r2, 800513c <UART_SetConfig+0xb4>)
 8005136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513a:	bf00      	nop
 800513c:	080051e1 	.word	0x080051e1
 8005140:	08005211 	.word	0x08005211
 8005144:	08005211 	.word	0x08005211
 8005148:	08005211 	.word	0x08005211
 800514c:	08005211 	.word	0x08005211
 8005150:	08005211 	.word	0x08005211
 8005154:	08005211 	.word	0x08005211
 8005158:	08005211 	.word	0x08005211
 800515c:	080051e9 	.word	0x080051e9
 8005160:	08005211 	.word	0x08005211
 8005164:	08005211 	.word	0x08005211
 8005168:	08005211 	.word	0x08005211
 800516c:	08005211 	.word	0x08005211
 8005170:	08005211 	.word	0x08005211
 8005174:	08005211 	.word	0x08005211
 8005178:	08005211 	.word	0x08005211
 800517c:	080051f1 	.word	0x080051f1
 8005180:	08005211 	.word	0x08005211
 8005184:	08005211 	.word	0x08005211
 8005188:	08005211 	.word	0x08005211
 800518c:	08005211 	.word	0x08005211
 8005190:	08005211 	.word	0x08005211
 8005194:	08005211 	.word	0x08005211
 8005198:	08005211 	.word	0x08005211
 800519c:	080051f9 	.word	0x080051f9
 80051a0:	08005211 	.word	0x08005211
 80051a4:	08005211 	.word	0x08005211
 80051a8:	08005211 	.word	0x08005211
 80051ac:	08005211 	.word	0x08005211
 80051b0:	08005211 	.word	0x08005211
 80051b4:	08005211 	.word	0x08005211
 80051b8:	08005211 	.word	0x08005211
 80051bc:	08005201 	.word	0x08005201
 80051c0:	08005211 	.word	0x08005211
 80051c4:	08005211 	.word	0x08005211
 80051c8:	08005211 	.word	0x08005211
 80051cc:	08005211 	.word	0x08005211
 80051d0:	08005211 	.word	0x08005211
 80051d4:	08005211 	.word	0x08005211
 80051d8:	08005211 	.word	0x08005211
 80051dc:	08005209 	.word	0x08005209
 80051e0:	2301      	movs	r3, #1
 80051e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051e6:	e222      	b.n	800562e <UART_SetConfig+0x5a6>
 80051e8:	2304      	movs	r3, #4
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ee:	e21e      	b.n	800562e <UART_SetConfig+0x5a6>
 80051f0:	2308      	movs	r3, #8
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f6:	e21a      	b.n	800562e <UART_SetConfig+0x5a6>
 80051f8:	2310      	movs	r3, #16
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fe:	e216      	b.n	800562e <UART_SetConfig+0x5a6>
 8005200:	2320      	movs	r3, #32
 8005202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005206:	e212      	b.n	800562e <UART_SetConfig+0x5a6>
 8005208:	2340      	movs	r3, #64	@ 0x40
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520e:	e20e      	b.n	800562e <UART_SetConfig+0x5a6>
 8005210:	2380      	movs	r3, #128	@ 0x80
 8005212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005216:	e20a      	b.n	800562e <UART_SetConfig+0x5a6>
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a69      	ldr	r2, [pc, #420]	@ (80053c4 <UART_SetConfig+0x33c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d130      	bne.n	8005284 <UART_SetConfig+0x1fc>
 8005222:	4b67      	ldr	r3, [pc, #412]	@ (80053c0 <UART_SetConfig+0x338>)
 8005224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	2b05      	cmp	r3, #5
 800522c:	d826      	bhi.n	800527c <UART_SetConfig+0x1f4>
 800522e:	a201      	add	r2, pc, #4	@ (adr r2, 8005234 <UART_SetConfig+0x1ac>)
 8005230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005234:	0800524d 	.word	0x0800524d
 8005238:	08005255 	.word	0x08005255
 800523c:	0800525d 	.word	0x0800525d
 8005240:	08005265 	.word	0x08005265
 8005244:	0800526d 	.word	0x0800526d
 8005248:	08005275 	.word	0x08005275
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005252:	e1ec      	b.n	800562e <UART_SetConfig+0x5a6>
 8005254:	2304      	movs	r3, #4
 8005256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525a:	e1e8      	b.n	800562e <UART_SetConfig+0x5a6>
 800525c:	2308      	movs	r3, #8
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005262:	e1e4      	b.n	800562e <UART_SetConfig+0x5a6>
 8005264:	2310      	movs	r3, #16
 8005266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526a:	e1e0      	b.n	800562e <UART_SetConfig+0x5a6>
 800526c:	2320      	movs	r3, #32
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005272:	e1dc      	b.n	800562e <UART_SetConfig+0x5a6>
 8005274:	2340      	movs	r3, #64	@ 0x40
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527a:	e1d8      	b.n	800562e <UART_SetConfig+0x5a6>
 800527c:	2380      	movs	r3, #128	@ 0x80
 800527e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005282:	e1d4      	b.n	800562e <UART_SetConfig+0x5a6>
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a4f      	ldr	r2, [pc, #316]	@ (80053c8 <UART_SetConfig+0x340>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d130      	bne.n	80052f0 <UART_SetConfig+0x268>
 800528e:	4b4c      	ldr	r3, [pc, #304]	@ (80053c0 <UART_SetConfig+0x338>)
 8005290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005292:	f003 0307 	and.w	r3, r3, #7
 8005296:	2b05      	cmp	r3, #5
 8005298:	d826      	bhi.n	80052e8 <UART_SetConfig+0x260>
 800529a:	a201      	add	r2, pc, #4	@ (adr r2, 80052a0 <UART_SetConfig+0x218>)
 800529c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a0:	080052b9 	.word	0x080052b9
 80052a4:	080052c1 	.word	0x080052c1
 80052a8:	080052c9 	.word	0x080052c9
 80052ac:	080052d1 	.word	0x080052d1
 80052b0:	080052d9 	.word	0x080052d9
 80052b4:	080052e1 	.word	0x080052e1
 80052b8:	2300      	movs	r3, #0
 80052ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052be:	e1b6      	b.n	800562e <UART_SetConfig+0x5a6>
 80052c0:	2304      	movs	r3, #4
 80052c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052c6:	e1b2      	b.n	800562e <UART_SetConfig+0x5a6>
 80052c8:	2308      	movs	r3, #8
 80052ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ce:	e1ae      	b.n	800562e <UART_SetConfig+0x5a6>
 80052d0:	2310      	movs	r3, #16
 80052d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052d6:	e1aa      	b.n	800562e <UART_SetConfig+0x5a6>
 80052d8:	2320      	movs	r3, #32
 80052da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052de:	e1a6      	b.n	800562e <UART_SetConfig+0x5a6>
 80052e0:	2340      	movs	r3, #64	@ 0x40
 80052e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052e6:	e1a2      	b.n	800562e <UART_SetConfig+0x5a6>
 80052e8:	2380      	movs	r3, #128	@ 0x80
 80052ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ee:	e19e      	b.n	800562e <UART_SetConfig+0x5a6>
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a35      	ldr	r2, [pc, #212]	@ (80053cc <UART_SetConfig+0x344>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d130      	bne.n	800535c <UART_SetConfig+0x2d4>
 80052fa:	4b31      	ldr	r3, [pc, #196]	@ (80053c0 <UART_SetConfig+0x338>)
 80052fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fe:	f003 0307 	and.w	r3, r3, #7
 8005302:	2b05      	cmp	r3, #5
 8005304:	d826      	bhi.n	8005354 <UART_SetConfig+0x2cc>
 8005306:	a201      	add	r2, pc, #4	@ (adr r2, 800530c <UART_SetConfig+0x284>)
 8005308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530c:	08005325 	.word	0x08005325
 8005310:	0800532d 	.word	0x0800532d
 8005314:	08005335 	.word	0x08005335
 8005318:	0800533d 	.word	0x0800533d
 800531c:	08005345 	.word	0x08005345
 8005320:	0800534d 	.word	0x0800534d
 8005324:	2300      	movs	r3, #0
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532a:	e180      	b.n	800562e <UART_SetConfig+0x5a6>
 800532c:	2304      	movs	r3, #4
 800532e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005332:	e17c      	b.n	800562e <UART_SetConfig+0x5a6>
 8005334:	2308      	movs	r3, #8
 8005336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533a:	e178      	b.n	800562e <UART_SetConfig+0x5a6>
 800533c:	2310      	movs	r3, #16
 800533e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005342:	e174      	b.n	800562e <UART_SetConfig+0x5a6>
 8005344:	2320      	movs	r3, #32
 8005346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800534a:	e170      	b.n	800562e <UART_SetConfig+0x5a6>
 800534c:	2340      	movs	r3, #64	@ 0x40
 800534e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005352:	e16c      	b.n	800562e <UART_SetConfig+0x5a6>
 8005354:	2380      	movs	r3, #128	@ 0x80
 8005356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800535a:	e168      	b.n	800562e <UART_SetConfig+0x5a6>
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1b      	ldr	r2, [pc, #108]	@ (80053d0 <UART_SetConfig+0x348>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d142      	bne.n	80053ec <UART_SetConfig+0x364>
 8005366:	4b16      	ldr	r3, [pc, #88]	@ (80053c0 <UART_SetConfig+0x338>)
 8005368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536a:	f003 0307 	and.w	r3, r3, #7
 800536e:	2b05      	cmp	r3, #5
 8005370:	d838      	bhi.n	80053e4 <UART_SetConfig+0x35c>
 8005372:	a201      	add	r2, pc, #4	@ (adr r2, 8005378 <UART_SetConfig+0x2f0>)
 8005374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005378:	08005391 	.word	0x08005391
 800537c:	08005399 	.word	0x08005399
 8005380:	080053a1 	.word	0x080053a1
 8005384:	080053a9 	.word	0x080053a9
 8005388:	080053d5 	.word	0x080053d5
 800538c:	080053dd 	.word	0x080053dd
 8005390:	2300      	movs	r3, #0
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005396:	e14a      	b.n	800562e <UART_SetConfig+0x5a6>
 8005398:	2304      	movs	r3, #4
 800539a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539e:	e146      	b.n	800562e <UART_SetConfig+0x5a6>
 80053a0:	2308      	movs	r3, #8
 80053a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053a6:	e142      	b.n	800562e <UART_SetConfig+0x5a6>
 80053a8:	2310      	movs	r3, #16
 80053aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ae:	e13e      	b.n	800562e <UART_SetConfig+0x5a6>
 80053b0:	cfff69f3 	.word	0xcfff69f3
 80053b4:	58000c00 	.word	0x58000c00
 80053b8:	11fff4ff 	.word	0x11fff4ff
 80053bc:	40011000 	.word	0x40011000
 80053c0:	58024400 	.word	0x58024400
 80053c4:	40004400 	.word	0x40004400
 80053c8:	40004800 	.word	0x40004800
 80053cc:	40004c00 	.word	0x40004c00
 80053d0:	40005000 	.word	0x40005000
 80053d4:	2320      	movs	r3, #32
 80053d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053da:	e128      	b.n	800562e <UART_SetConfig+0x5a6>
 80053dc:	2340      	movs	r3, #64	@ 0x40
 80053de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053e2:	e124      	b.n	800562e <UART_SetConfig+0x5a6>
 80053e4:	2380      	movs	r3, #128	@ 0x80
 80053e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ea:	e120      	b.n	800562e <UART_SetConfig+0x5a6>
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4acb      	ldr	r2, [pc, #812]	@ (8005720 <UART_SetConfig+0x698>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d176      	bne.n	80054e4 <UART_SetConfig+0x45c>
 80053f6:	4bcb      	ldr	r3, [pc, #812]	@ (8005724 <UART_SetConfig+0x69c>)
 80053f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053fe:	2b28      	cmp	r3, #40	@ 0x28
 8005400:	d86c      	bhi.n	80054dc <UART_SetConfig+0x454>
 8005402:	a201      	add	r2, pc, #4	@ (adr r2, 8005408 <UART_SetConfig+0x380>)
 8005404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005408:	080054ad 	.word	0x080054ad
 800540c:	080054dd 	.word	0x080054dd
 8005410:	080054dd 	.word	0x080054dd
 8005414:	080054dd 	.word	0x080054dd
 8005418:	080054dd 	.word	0x080054dd
 800541c:	080054dd 	.word	0x080054dd
 8005420:	080054dd 	.word	0x080054dd
 8005424:	080054dd 	.word	0x080054dd
 8005428:	080054b5 	.word	0x080054b5
 800542c:	080054dd 	.word	0x080054dd
 8005430:	080054dd 	.word	0x080054dd
 8005434:	080054dd 	.word	0x080054dd
 8005438:	080054dd 	.word	0x080054dd
 800543c:	080054dd 	.word	0x080054dd
 8005440:	080054dd 	.word	0x080054dd
 8005444:	080054dd 	.word	0x080054dd
 8005448:	080054bd 	.word	0x080054bd
 800544c:	080054dd 	.word	0x080054dd
 8005450:	080054dd 	.word	0x080054dd
 8005454:	080054dd 	.word	0x080054dd
 8005458:	080054dd 	.word	0x080054dd
 800545c:	080054dd 	.word	0x080054dd
 8005460:	080054dd 	.word	0x080054dd
 8005464:	080054dd 	.word	0x080054dd
 8005468:	080054c5 	.word	0x080054c5
 800546c:	080054dd 	.word	0x080054dd
 8005470:	080054dd 	.word	0x080054dd
 8005474:	080054dd 	.word	0x080054dd
 8005478:	080054dd 	.word	0x080054dd
 800547c:	080054dd 	.word	0x080054dd
 8005480:	080054dd 	.word	0x080054dd
 8005484:	080054dd 	.word	0x080054dd
 8005488:	080054cd 	.word	0x080054cd
 800548c:	080054dd 	.word	0x080054dd
 8005490:	080054dd 	.word	0x080054dd
 8005494:	080054dd 	.word	0x080054dd
 8005498:	080054dd 	.word	0x080054dd
 800549c:	080054dd 	.word	0x080054dd
 80054a0:	080054dd 	.word	0x080054dd
 80054a4:	080054dd 	.word	0x080054dd
 80054a8:	080054d5 	.word	0x080054d5
 80054ac:	2301      	movs	r3, #1
 80054ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054b2:	e0bc      	b.n	800562e <UART_SetConfig+0x5a6>
 80054b4:	2304      	movs	r3, #4
 80054b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ba:	e0b8      	b.n	800562e <UART_SetConfig+0x5a6>
 80054bc:	2308      	movs	r3, #8
 80054be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c2:	e0b4      	b.n	800562e <UART_SetConfig+0x5a6>
 80054c4:	2310      	movs	r3, #16
 80054c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ca:	e0b0      	b.n	800562e <UART_SetConfig+0x5a6>
 80054cc:	2320      	movs	r3, #32
 80054ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d2:	e0ac      	b.n	800562e <UART_SetConfig+0x5a6>
 80054d4:	2340      	movs	r3, #64	@ 0x40
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054da:	e0a8      	b.n	800562e <UART_SetConfig+0x5a6>
 80054dc:	2380      	movs	r3, #128	@ 0x80
 80054de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e2:	e0a4      	b.n	800562e <UART_SetConfig+0x5a6>
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a8f      	ldr	r2, [pc, #572]	@ (8005728 <UART_SetConfig+0x6a0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d130      	bne.n	8005550 <UART_SetConfig+0x4c8>
 80054ee:	4b8d      	ldr	r3, [pc, #564]	@ (8005724 <UART_SetConfig+0x69c>)
 80054f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	2b05      	cmp	r3, #5
 80054f8:	d826      	bhi.n	8005548 <UART_SetConfig+0x4c0>
 80054fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005500 <UART_SetConfig+0x478>)
 80054fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005500:	08005519 	.word	0x08005519
 8005504:	08005521 	.word	0x08005521
 8005508:	08005529 	.word	0x08005529
 800550c:	08005531 	.word	0x08005531
 8005510:	08005539 	.word	0x08005539
 8005514:	08005541 	.word	0x08005541
 8005518:	2300      	movs	r3, #0
 800551a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551e:	e086      	b.n	800562e <UART_SetConfig+0x5a6>
 8005520:	2304      	movs	r3, #4
 8005522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005526:	e082      	b.n	800562e <UART_SetConfig+0x5a6>
 8005528:	2308      	movs	r3, #8
 800552a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552e:	e07e      	b.n	800562e <UART_SetConfig+0x5a6>
 8005530:	2310      	movs	r3, #16
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005536:	e07a      	b.n	800562e <UART_SetConfig+0x5a6>
 8005538:	2320      	movs	r3, #32
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553e:	e076      	b.n	800562e <UART_SetConfig+0x5a6>
 8005540:	2340      	movs	r3, #64	@ 0x40
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e072      	b.n	800562e <UART_SetConfig+0x5a6>
 8005548:	2380      	movs	r3, #128	@ 0x80
 800554a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554e:	e06e      	b.n	800562e <UART_SetConfig+0x5a6>
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a75      	ldr	r2, [pc, #468]	@ (800572c <UART_SetConfig+0x6a4>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d130      	bne.n	80055bc <UART_SetConfig+0x534>
 800555a:	4b72      	ldr	r3, [pc, #456]	@ (8005724 <UART_SetConfig+0x69c>)
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	f003 0307 	and.w	r3, r3, #7
 8005562:	2b05      	cmp	r3, #5
 8005564:	d826      	bhi.n	80055b4 <UART_SetConfig+0x52c>
 8005566:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <UART_SetConfig+0x4e4>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	08005585 	.word	0x08005585
 8005570:	0800558d 	.word	0x0800558d
 8005574:	08005595 	.word	0x08005595
 8005578:	0800559d 	.word	0x0800559d
 800557c:	080055a5 	.word	0x080055a5
 8005580:	080055ad 	.word	0x080055ad
 8005584:	2300      	movs	r3, #0
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558a:	e050      	b.n	800562e <UART_SetConfig+0x5a6>
 800558c:	2304      	movs	r3, #4
 800558e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005592:	e04c      	b.n	800562e <UART_SetConfig+0x5a6>
 8005594:	2308      	movs	r3, #8
 8005596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559a:	e048      	b.n	800562e <UART_SetConfig+0x5a6>
 800559c:	2310      	movs	r3, #16
 800559e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a2:	e044      	b.n	800562e <UART_SetConfig+0x5a6>
 80055a4:	2320      	movs	r3, #32
 80055a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055aa:	e040      	b.n	800562e <UART_SetConfig+0x5a6>
 80055ac:	2340      	movs	r3, #64	@ 0x40
 80055ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055b2:	e03c      	b.n	800562e <UART_SetConfig+0x5a6>
 80055b4:	2380      	movs	r3, #128	@ 0x80
 80055b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ba:	e038      	b.n	800562e <UART_SetConfig+0x5a6>
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a5b      	ldr	r2, [pc, #364]	@ (8005730 <UART_SetConfig+0x6a8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d130      	bne.n	8005628 <UART_SetConfig+0x5a0>
 80055c6:	4b57      	ldr	r3, [pc, #348]	@ (8005724 <UART_SetConfig+0x69c>)
 80055c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ca:	f003 0307 	and.w	r3, r3, #7
 80055ce:	2b05      	cmp	r3, #5
 80055d0:	d826      	bhi.n	8005620 <UART_SetConfig+0x598>
 80055d2:	a201      	add	r2, pc, #4	@ (adr r2, 80055d8 <UART_SetConfig+0x550>)
 80055d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d8:	080055f1 	.word	0x080055f1
 80055dc:	080055f9 	.word	0x080055f9
 80055e0:	08005601 	.word	0x08005601
 80055e4:	08005609 	.word	0x08005609
 80055e8:	08005611 	.word	0x08005611
 80055ec:	08005619 	.word	0x08005619
 80055f0:	2302      	movs	r3, #2
 80055f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f6:	e01a      	b.n	800562e <UART_SetConfig+0x5a6>
 80055f8:	2304      	movs	r3, #4
 80055fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055fe:	e016      	b.n	800562e <UART_SetConfig+0x5a6>
 8005600:	2308      	movs	r3, #8
 8005602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005606:	e012      	b.n	800562e <UART_SetConfig+0x5a6>
 8005608:	2310      	movs	r3, #16
 800560a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800560e:	e00e      	b.n	800562e <UART_SetConfig+0x5a6>
 8005610:	2320      	movs	r3, #32
 8005612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005616:	e00a      	b.n	800562e <UART_SetConfig+0x5a6>
 8005618:	2340      	movs	r3, #64	@ 0x40
 800561a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800561e:	e006      	b.n	800562e <UART_SetConfig+0x5a6>
 8005620:	2380      	movs	r3, #128	@ 0x80
 8005622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005626:	e002      	b.n	800562e <UART_SetConfig+0x5a6>
 8005628:	2380      	movs	r3, #128	@ 0x80
 800562a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a3f      	ldr	r2, [pc, #252]	@ (8005730 <UART_SetConfig+0x6a8>)
 8005634:	4293      	cmp	r3, r2
 8005636:	f040 80f8 	bne.w	800582a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800563a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800563e:	2b20      	cmp	r3, #32
 8005640:	dc46      	bgt.n	80056d0 <UART_SetConfig+0x648>
 8005642:	2b02      	cmp	r3, #2
 8005644:	f2c0 8082 	blt.w	800574c <UART_SetConfig+0x6c4>
 8005648:	3b02      	subs	r3, #2
 800564a:	2b1e      	cmp	r3, #30
 800564c:	d87e      	bhi.n	800574c <UART_SetConfig+0x6c4>
 800564e:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <UART_SetConfig+0x5cc>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	080056d7 	.word	0x080056d7
 8005658:	0800574d 	.word	0x0800574d
 800565c:	080056df 	.word	0x080056df
 8005660:	0800574d 	.word	0x0800574d
 8005664:	0800574d 	.word	0x0800574d
 8005668:	0800574d 	.word	0x0800574d
 800566c:	080056ef 	.word	0x080056ef
 8005670:	0800574d 	.word	0x0800574d
 8005674:	0800574d 	.word	0x0800574d
 8005678:	0800574d 	.word	0x0800574d
 800567c:	0800574d 	.word	0x0800574d
 8005680:	0800574d 	.word	0x0800574d
 8005684:	0800574d 	.word	0x0800574d
 8005688:	0800574d 	.word	0x0800574d
 800568c:	080056ff 	.word	0x080056ff
 8005690:	0800574d 	.word	0x0800574d
 8005694:	0800574d 	.word	0x0800574d
 8005698:	0800574d 	.word	0x0800574d
 800569c:	0800574d 	.word	0x0800574d
 80056a0:	0800574d 	.word	0x0800574d
 80056a4:	0800574d 	.word	0x0800574d
 80056a8:	0800574d 	.word	0x0800574d
 80056ac:	0800574d 	.word	0x0800574d
 80056b0:	0800574d 	.word	0x0800574d
 80056b4:	0800574d 	.word	0x0800574d
 80056b8:	0800574d 	.word	0x0800574d
 80056bc:	0800574d 	.word	0x0800574d
 80056c0:	0800574d 	.word	0x0800574d
 80056c4:	0800574d 	.word	0x0800574d
 80056c8:	0800574d 	.word	0x0800574d
 80056cc:	0800573f 	.word	0x0800573f
 80056d0:	2b40      	cmp	r3, #64	@ 0x40
 80056d2:	d037      	beq.n	8005744 <UART_SetConfig+0x6bc>
 80056d4:	e03a      	b.n	800574c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80056d6:	f7ff f85b 	bl	8004790 <HAL_RCCEx_GetD3PCLK1Freq>
 80056da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80056dc:	e03c      	b.n	8005758 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff f86a 	bl	80047bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056ec:	e034      	b.n	8005758 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056ee:	f107 0318 	add.w	r3, r7, #24
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff f9b6 	bl	8004a64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056fc:	e02c      	b.n	8005758 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056fe:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <UART_SetConfig+0x69c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	d016      	beq.n	8005738 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800570a:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <UART_SetConfig+0x69c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	08db      	lsrs	r3, r3, #3
 8005710:	f003 0303 	and.w	r3, r3, #3
 8005714:	4a07      	ldr	r2, [pc, #28]	@ (8005734 <UART_SetConfig+0x6ac>)
 8005716:	fa22 f303 	lsr.w	r3, r2, r3
 800571a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800571c:	e01c      	b.n	8005758 <UART_SetConfig+0x6d0>
 800571e:	bf00      	nop
 8005720:	40011400 	.word	0x40011400
 8005724:	58024400 	.word	0x58024400
 8005728:	40007800 	.word	0x40007800
 800572c:	40007c00 	.word	0x40007c00
 8005730:	58000c00 	.word	0x58000c00
 8005734:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005738:	4b9d      	ldr	r3, [pc, #628]	@ (80059b0 <UART_SetConfig+0x928>)
 800573a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800573c:	e00c      	b.n	8005758 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800573e:	4b9d      	ldr	r3, [pc, #628]	@ (80059b4 <UART_SetConfig+0x92c>)
 8005740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005742:	e009      	b.n	8005758 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005744:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800574a:	e005      	b.n	8005758 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005756:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 81de 	beq.w	8005b1c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005764:	4a94      	ldr	r2, [pc, #592]	@ (80059b8 <UART_SetConfig+0x930>)
 8005766:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800576a:	461a      	mov	r2, r3
 800576c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800576e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005772:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	4613      	mov	r3, r2
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	4413      	add	r3, r2
 800577e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005780:	429a      	cmp	r2, r3
 8005782:	d305      	bcc.n	8005790 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800578a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800578c:	429a      	cmp	r2, r3
 800578e:	d903      	bls.n	8005798 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005796:	e1c1      	b.n	8005b1c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800579a:	2200      	movs	r2, #0
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	60fa      	str	r2, [r7, #12]
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	4a84      	ldr	r2, [pc, #528]	@ (80059b8 <UART_SetConfig+0x930>)
 80057a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2200      	movs	r2, #0
 80057ae:	603b      	str	r3, [r7, #0]
 80057b0:	607a      	str	r2, [r7, #4]
 80057b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057ba:	f7fa fd8d 	bl	80002d8 <__aeabi_uldivmod>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4610      	mov	r0, r2
 80057c4:	4619      	mov	r1, r3
 80057c6:	f04f 0200 	mov.w	r2, #0
 80057ca:	f04f 0300 	mov.w	r3, #0
 80057ce:	020b      	lsls	r3, r1, #8
 80057d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057d4:	0202      	lsls	r2, r0, #8
 80057d6:	6979      	ldr	r1, [r7, #20]
 80057d8:	6849      	ldr	r1, [r1, #4]
 80057da:	0849      	lsrs	r1, r1, #1
 80057dc:	2000      	movs	r0, #0
 80057de:	460c      	mov	r4, r1
 80057e0:	4605      	mov	r5, r0
 80057e2:	eb12 0804 	adds.w	r8, r2, r4
 80057e6:	eb43 0905 	adc.w	r9, r3, r5
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	469a      	mov	sl, r3
 80057f2:	4693      	mov	fp, r2
 80057f4:	4652      	mov	r2, sl
 80057f6:	465b      	mov	r3, fp
 80057f8:	4640      	mov	r0, r8
 80057fa:	4649      	mov	r1, r9
 80057fc:	f7fa fd6c 	bl	80002d8 <__aeabi_uldivmod>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4613      	mov	r3, r2
 8005806:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800580e:	d308      	bcc.n	8005822 <UART_SetConfig+0x79a>
 8005810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005816:	d204      	bcs.n	8005822 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800581e:	60da      	str	r2, [r3, #12]
 8005820:	e17c      	b.n	8005b1c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005828:	e178      	b.n	8005b1c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	69db      	ldr	r3, [r3, #28]
 800582e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005832:	f040 80c5 	bne.w	80059c0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005836:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800583a:	2b20      	cmp	r3, #32
 800583c:	dc48      	bgt.n	80058d0 <UART_SetConfig+0x848>
 800583e:	2b00      	cmp	r3, #0
 8005840:	db7b      	blt.n	800593a <UART_SetConfig+0x8b2>
 8005842:	2b20      	cmp	r3, #32
 8005844:	d879      	bhi.n	800593a <UART_SetConfig+0x8b2>
 8005846:	a201      	add	r2, pc, #4	@ (adr r2, 800584c <UART_SetConfig+0x7c4>)
 8005848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584c:	080058d7 	.word	0x080058d7
 8005850:	080058df 	.word	0x080058df
 8005854:	0800593b 	.word	0x0800593b
 8005858:	0800593b 	.word	0x0800593b
 800585c:	080058e7 	.word	0x080058e7
 8005860:	0800593b 	.word	0x0800593b
 8005864:	0800593b 	.word	0x0800593b
 8005868:	0800593b 	.word	0x0800593b
 800586c:	080058f7 	.word	0x080058f7
 8005870:	0800593b 	.word	0x0800593b
 8005874:	0800593b 	.word	0x0800593b
 8005878:	0800593b 	.word	0x0800593b
 800587c:	0800593b 	.word	0x0800593b
 8005880:	0800593b 	.word	0x0800593b
 8005884:	0800593b 	.word	0x0800593b
 8005888:	0800593b 	.word	0x0800593b
 800588c:	08005907 	.word	0x08005907
 8005890:	0800593b 	.word	0x0800593b
 8005894:	0800593b 	.word	0x0800593b
 8005898:	0800593b 	.word	0x0800593b
 800589c:	0800593b 	.word	0x0800593b
 80058a0:	0800593b 	.word	0x0800593b
 80058a4:	0800593b 	.word	0x0800593b
 80058a8:	0800593b 	.word	0x0800593b
 80058ac:	0800593b 	.word	0x0800593b
 80058b0:	0800593b 	.word	0x0800593b
 80058b4:	0800593b 	.word	0x0800593b
 80058b8:	0800593b 	.word	0x0800593b
 80058bc:	0800593b 	.word	0x0800593b
 80058c0:	0800593b 	.word	0x0800593b
 80058c4:	0800593b 	.word	0x0800593b
 80058c8:	0800593b 	.word	0x0800593b
 80058cc:	0800592d 	.word	0x0800592d
 80058d0:	2b40      	cmp	r3, #64	@ 0x40
 80058d2:	d02e      	beq.n	8005932 <UART_SetConfig+0x8aa>
 80058d4:	e031      	b.n	800593a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058d6:	f7fd fd25 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 80058da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058dc:	e033      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058de:	f7fd fd37 	bl	8003350 <HAL_RCC_GetPCLK2Freq>
 80058e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058e4:	e02f      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7fe ff66 	bl	80047bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80058f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058f4:	e027      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058f6:	f107 0318 	add.w	r3, r7, #24
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff f8b2 	bl	8004a64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005904:	e01f      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005906:	4b2d      	ldr	r3, [pc, #180]	@ (80059bc <UART_SetConfig+0x934>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0320 	and.w	r3, r3, #32
 800590e:	2b00      	cmp	r3, #0
 8005910:	d009      	beq.n	8005926 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005912:	4b2a      	ldr	r3, [pc, #168]	@ (80059bc <UART_SetConfig+0x934>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	08db      	lsrs	r3, r3, #3
 8005918:	f003 0303 	and.w	r3, r3, #3
 800591c:	4a24      	ldr	r2, [pc, #144]	@ (80059b0 <UART_SetConfig+0x928>)
 800591e:	fa22 f303 	lsr.w	r3, r2, r3
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005924:	e00f      	b.n	8005946 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005926:	4b22      	ldr	r3, [pc, #136]	@ (80059b0 <UART_SetConfig+0x928>)
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800592a:	e00c      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800592c:	4b21      	ldr	r3, [pc, #132]	@ (80059b4 <UART_SetConfig+0x92c>)
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005930:	e009      	b.n	8005946 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005938:	e005      	b.n	8005946 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005944:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80e7 	beq.w	8005b1c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005952:	4a19      	ldr	r2, [pc, #100]	@ (80059b8 <UART_SetConfig+0x930>)
 8005954:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005958:	461a      	mov	r2, r3
 800595a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800595c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005960:	005a      	lsls	r2, r3, #1
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	085b      	lsrs	r3, r3, #1
 8005968:	441a      	add	r2, r3
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005972:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005976:	2b0f      	cmp	r3, #15
 8005978:	d916      	bls.n	80059a8 <UART_SetConfig+0x920>
 800597a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005980:	d212      	bcs.n	80059a8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005984:	b29b      	uxth	r3, r3
 8005986:	f023 030f 	bic.w	r3, r3, #15
 800598a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800598c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598e:	085b      	lsrs	r3, r3, #1
 8005990:	b29b      	uxth	r3, r3
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	b29a      	uxth	r2, r3
 8005998:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800599a:	4313      	orrs	r3, r2
 800599c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80059a4:	60da      	str	r2, [r3, #12]
 80059a6:	e0b9      	b.n	8005b1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80059ae:	e0b5      	b.n	8005b1c <UART_SetConfig+0xa94>
 80059b0:	03d09000 	.word	0x03d09000
 80059b4:	003d0900 	.word	0x003d0900
 80059b8:	080060ac 	.word	0x080060ac
 80059bc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80059c0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80059c4:	2b20      	cmp	r3, #32
 80059c6:	dc49      	bgt.n	8005a5c <UART_SetConfig+0x9d4>
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	db7c      	blt.n	8005ac6 <UART_SetConfig+0xa3e>
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	d87a      	bhi.n	8005ac6 <UART_SetConfig+0xa3e>
 80059d0:	a201      	add	r2, pc, #4	@ (adr r2, 80059d8 <UART_SetConfig+0x950>)
 80059d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d6:	bf00      	nop
 80059d8:	08005a63 	.word	0x08005a63
 80059dc:	08005a6b 	.word	0x08005a6b
 80059e0:	08005ac7 	.word	0x08005ac7
 80059e4:	08005ac7 	.word	0x08005ac7
 80059e8:	08005a73 	.word	0x08005a73
 80059ec:	08005ac7 	.word	0x08005ac7
 80059f0:	08005ac7 	.word	0x08005ac7
 80059f4:	08005ac7 	.word	0x08005ac7
 80059f8:	08005a83 	.word	0x08005a83
 80059fc:	08005ac7 	.word	0x08005ac7
 8005a00:	08005ac7 	.word	0x08005ac7
 8005a04:	08005ac7 	.word	0x08005ac7
 8005a08:	08005ac7 	.word	0x08005ac7
 8005a0c:	08005ac7 	.word	0x08005ac7
 8005a10:	08005ac7 	.word	0x08005ac7
 8005a14:	08005ac7 	.word	0x08005ac7
 8005a18:	08005a93 	.word	0x08005a93
 8005a1c:	08005ac7 	.word	0x08005ac7
 8005a20:	08005ac7 	.word	0x08005ac7
 8005a24:	08005ac7 	.word	0x08005ac7
 8005a28:	08005ac7 	.word	0x08005ac7
 8005a2c:	08005ac7 	.word	0x08005ac7
 8005a30:	08005ac7 	.word	0x08005ac7
 8005a34:	08005ac7 	.word	0x08005ac7
 8005a38:	08005ac7 	.word	0x08005ac7
 8005a3c:	08005ac7 	.word	0x08005ac7
 8005a40:	08005ac7 	.word	0x08005ac7
 8005a44:	08005ac7 	.word	0x08005ac7
 8005a48:	08005ac7 	.word	0x08005ac7
 8005a4c:	08005ac7 	.word	0x08005ac7
 8005a50:	08005ac7 	.word	0x08005ac7
 8005a54:	08005ac7 	.word	0x08005ac7
 8005a58:	08005ab9 	.word	0x08005ab9
 8005a5c:	2b40      	cmp	r3, #64	@ 0x40
 8005a5e:	d02e      	beq.n	8005abe <UART_SetConfig+0xa36>
 8005a60:	e031      	b.n	8005ac6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a62:	f7fd fc5f 	bl	8003324 <HAL_RCC_GetPCLK1Freq>
 8005a66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a68:	e033      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a6a:	f7fd fc71 	bl	8003350 <HAL_RCC_GetPCLK2Freq>
 8005a6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a70:	e02f      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fe fea0 	bl	80047bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a80:	e027      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a82:	f107 0318 	add.w	r3, r7, #24
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fe ffec 	bl	8004a64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a90:	e01f      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a92:	4b2d      	ldr	r3, [pc, #180]	@ (8005b48 <UART_SetConfig+0xac0>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0320 	and.w	r3, r3, #32
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d009      	beq.n	8005ab2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8005b48 <UART_SetConfig+0xac0>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	08db      	lsrs	r3, r3, #3
 8005aa4:	f003 0303 	and.w	r3, r3, #3
 8005aa8:	4a28      	ldr	r2, [pc, #160]	@ (8005b4c <UART_SetConfig+0xac4>)
 8005aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8005aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ab0:	e00f      	b.n	8005ad2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005ab2:	4b26      	ldr	r3, [pc, #152]	@ (8005b4c <UART_SetConfig+0xac4>)
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ab6:	e00c      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005ab8:	4b25      	ldr	r3, [pc, #148]	@ (8005b50 <UART_SetConfig+0xac8>)
 8005aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005abc:	e009      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ac4:	e005      	b.n	8005ad2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ad0:	bf00      	nop
    }

    if (pclk != 0U)
 8005ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d021      	beq.n	8005b1c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005adc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b54 <UART_SetConfig+0xacc>)
 8005ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ae6:	fbb3 f2f2 	udiv	r2, r3, r2
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	085b      	lsrs	r3, r3, #1
 8005af0:	441a      	add	r2, r3
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005afa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005afe:	2b0f      	cmp	r3, #15
 8005b00:	d909      	bls.n	8005b16 <UART_SetConfig+0xa8e>
 8005b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b08:	d205      	bcs.n	8005b16 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	60da      	str	r2, [r3, #12]
 8005b14:	e002      	b.n	8005b1c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	2200      	movs	r2, #0
 8005b36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b38:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3748      	adds	r7, #72	@ 0x48
 8005b40:	46bd      	mov	sp, r7
 8005b42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b46:	bf00      	nop
 8005b48:	58024400 	.word	0x58024400
 8005b4c:	03d09000 	.word	0x03d09000
 8005b50:	003d0900 	.word	0x003d0900
 8005b54:	080060ac 	.word	0x080060ac

08005b58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00a      	beq.n	8005b82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	430a      	orrs	r2, r1
 8005b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00a      	beq.n	8005ba4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00a      	beq.n	8005bc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bca:	f003 0304 	and.w	r3, r3, #4
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00a      	beq.n	8005be8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bec:	f003 0310 	and.w	r3, r3, #16
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00a      	beq.n	8005c0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0e:	f003 0320 	and.w	r3, r3, #32
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d01a      	beq.n	8005c6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c56:	d10a      	bne.n	8005c6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00a      	beq.n	8005c90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	605a      	str	r2, [r3, #4]
  }
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b098      	sub	sp, #96	@ 0x60
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cac:	f7fb fb22 	bl	80012f4 <HAL_GetTick>
 8005cb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d12f      	bne.n	8005d20 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f88e 	bl	8005df0 <UART_WaitOnFlagUntilTimeout>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d022      	beq.n	8005d20 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce2:	e853 3f00 	ldrex	r3, [r3]
 8005ce6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cfa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d00:	e841 2300 	strex	r3, r2, [r1]
 8005d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1e6      	bne.n	8005cda <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e063      	b.n	8005de8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0304 	and.w	r3, r3, #4
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d149      	bne.n	8005dc2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d36:	2200      	movs	r2, #0
 8005d38:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f857 	bl	8005df0 <UART_WaitOnFlagUntilTimeout>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d03c      	beq.n	8005dc2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	623b      	str	r3, [r7, #32]
   return(result);
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d66:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d68:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e6      	bne.n	8005d48 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3308      	adds	r3, #8
 8005d80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	3308      	adds	r3, #8
 8005d98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d9a:	61fa      	str	r2, [r7, #28]
 8005d9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9e:	69b9      	ldr	r1, [r7, #24]
 8005da0:	69fa      	ldr	r2, [r7, #28]
 8005da2:	e841 2300 	strex	r3, r2, [r1]
 8005da6:	617b      	str	r3, [r7, #20]
   return(result);
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1e5      	bne.n	8005d7a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e012      	b.n	8005de8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3758      	adds	r7, #88	@ 0x58
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	603b      	str	r3, [r7, #0]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e00:	e04f      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e08:	d04b      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e0a:	f7fb fa73 	bl	80012f4 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d302      	bcc.n	8005e20 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e04e      	b.n	8005ec2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0304 	and.w	r3, r3, #4
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d037      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	2b80      	cmp	r3, #128	@ 0x80
 8005e36:	d034      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b40      	cmp	r3, #64	@ 0x40
 8005e3c:	d031      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b08      	cmp	r3, #8
 8005e4a:	d110      	bne.n	8005e6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2208      	movs	r2, #8
 8005e52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 f839 	bl	8005ecc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2208      	movs	r2, #8
 8005e5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e029      	b.n	8005ec2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e7c:	d111      	bne.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 f81f 	bl	8005ecc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2220      	movs	r2, #32
 8005e92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e00f      	b.n	8005ec2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	69da      	ldr	r2, [r3, #28]
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	bf0c      	ite	eq
 8005eb2:	2301      	moveq	r3, #1
 8005eb4:	2300      	movne	r3, #0
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	461a      	mov	r2, r3
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d0a0      	beq.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b095      	sub	sp, #84	@ 0x54
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ef2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ef4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ef8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005efa:	e841 2300 	strex	r3, r2, [r1]
 8005efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1e6      	bne.n	8005ed4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f16:	69fa      	ldr	r2, [r7, #28]
 8005f18:	4b1e      	ldr	r3, [pc, #120]	@ (8005f94 <UART_EndRxTransfer+0xc8>)
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3308      	adds	r3, #8
 8005f24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f2e:	e841 2300 	strex	r3, r2, [r1]
 8005f32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1e5      	bne.n	8005f06 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d118      	bne.n	8005f74 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f023 0310 	bic.w	r3, r3, #16
 8005f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f60:	61bb      	str	r3, [r7, #24]
 8005f62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6979      	ldr	r1, [r7, #20]
 8005f66:	69ba      	ldr	r2, [r7, #24]
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e6      	bne.n	8005f42 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005f88:	bf00      	nop
 8005f8a:	3754      	adds	r7, #84	@ 0x54
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	effffffe 	.word	0xeffffffe

08005f98 <memset>:
 8005f98:	4402      	add	r2, r0
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d100      	bne.n	8005fa2 <memset+0xa>
 8005fa0:	4770      	bx	lr
 8005fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8005fa6:	e7f9      	b.n	8005f9c <memset+0x4>

08005fa8 <__libc_init_array>:
 8005fa8:	b570      	push	{r4, r5, r6, lr}
 8005faa:	4d0d      	ldr	r5, [pc, #52]	@ (8005fe0 <__libc_init_array+0x38>)
 8005fac:	4c0d      	ldr	r4, [pc, #52]	@ (8005fe4 <__libc_init_array+0x3c>)
 8005fae:	1b64      	subs	r4, r4, r5
 8005fb0:	10a4      	asrs	r4, r4, #2
 8005fb2:	2600      	movs	r6, #0
 8005fb4:	42a6      	cmp	r6, r4
 8005fb6:	d109      	bne.n	8005fcc <__libc_init_array+0x24>
 8005fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8005fe8 <__libc_init_array+0x40>)
 8005fba:	4c0c      	ldr	r4, [pc, #48]	@ (8005fec <__libc_init_array+0x44>)
 8005fbc:	f000 f826 	bl	800600c <_init>
 8005fc0:	1b64      	subs	r4, r4, r5
 8005fc2:	10a4      	asrs	r4, r4, #2
 8005fc4:	2600      	movs	r6, #0
 8005fc6:	42a6      	cmp	r6, r4
 8005fc8:	d105      	bne.n	8005fd6 <__libc_init_array+0x2e>
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd0:	4798      	blx	r3
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	e7ee      	b.n	8005fb4 <__libc_init_array+0xc>
 8005fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fda:	4798      	blx	r3
 8005fdc:	3601      	adds	r6, #1
 8005fde:	e7f2      	b.n	8005fc6 <__libc_init_array+0x1e>
 8005fe0:	080060cc 	.word	0x080060cc
 8005fe4:	080060cc 	.word	0x080060cc
 8005fe8:	080060cc 	.word	0x080060cc
 8005fec:	080060d0 	.word	0x080060d0

08005ff0 <memcpy>:
 8005ff0:	440a      	add	r2, r1
 8005ff2:	4291      	cmp	r1, r2
 8005ff4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ff8:	d100      	bne.n	8005ffc <memcpy+0xc>
 8005ffa:	4770      	bx	lr
 8005ffc:	b510      	push	{r4, lr}
 8005ffe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006002:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006006:	4291      	cmp	r1, r2
 8006008:	d1f9      	bne.n	8005ffe <memcpy+0xe>
 800600a:	bd10      	pop	{r4, pc}

0800600c <_init>:
 800600c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600e:	bf00      	nop
 8006010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006012:	bc08      	pop	{r3}
 8006014:	469e      	mov	lr, r3
 8006016:	4770      	bx	lr

08006018 <_fini>:
 8006018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800601a:	bf00      	nop
 800601c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800601e:	bc08      	pop	{r3}
 8006020:	469e      	mov	lr, r3
 8006022:	4770      	bx	lr
