---
title: "MIPS based 5-stage pipeline processor"
excerpt: "A simple processor based on MIPS ISA, which is written in Verilog and has a 5-stage pipeline"
collection: projects
---
