Analysis & Elaboration report for Processador
Sat Dec 16 09:34:51 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated
  6. Source assignments for ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated
  7. Parameter Settings for User Entity Instance: Datapath:inst5|Stack:stack
  8. Parameter Settings for User Entity Instance: InstructionsROM:inst13|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: ValuesRAM:inst|altsyncram:altsyncram_component
 10. altsyncram Parameter Settings by Entity Instance
 11. Analysis & Elaboration Settings
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Dec 16 09:34:51 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; Processador                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+---------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Processador|ValuesRAM:inst         ; ValuesRAM.vhd       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Processador|InstructionsROM:inst13 ; InstructionsROM.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst5|Stack:stack ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                 ;
; DEPTH          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionsROM:inst13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 13                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ROM.mif              ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_2lr3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ValuesRAM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; RAM.mif              ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_umr3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; InstructionsROM:inst13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 13                                                     ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 0                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; ValuesRAM:inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 0                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Processador        ; Processador        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 16 09:34:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration
Warning (125092): Tcl Script File RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RAM.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: Stack File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file processador.bdf
    Info (12023): Found entity 1: Processador
Info (12021): Found 0 design units, including 0 entities, in source file definitions.v
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instructionsrom.vhd
    Info (12022): Found design unit 1: instructionsrom-SYN File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd Line: 53
    Info (12023): Found entity 1: InstructionsROM File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpuregisters.v
    Info (12023): Found entity 1: CPURegisters File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPURegisters.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpucontrol.v
    Info (12023): Found entity 1: CPUControl File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file valuesram.vhd
    Info (12022): Found design unit 1: valuesram-SYN File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd Line: 55
    Info (12023): Found entity 1: ValuesRAM File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v Line: 1
Info (12127): Elaborating entity "Processador" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:inst5"
Info (12128): Elaborating entity "Stack" for hierarchy "Datapath:inst5|Stack:stack" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at Stack.v(59): inferring latch(es) for variable "next_dout", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 59
Info (10041): Inferred latch for "next_dout[0]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[1]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[2]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[3]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[4]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[5]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[6]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (10041): Inferred latch for "next_dout[7]" at Stack.v(64) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Stack.v Line: 64
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:inst5|ALU:alu" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable "carryOut", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v Line: 17
Info (10041): Inferred latch for "carryOut" at ALU.v(17) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ALU.v Line: 17
Info (12128): Elaborating entity "CPURegisters" for hierarchy "Datapath:inst5|CPURegisters:registers" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/Datapath.v Line: 29
Info (12128): Elaborating entity "CPUControl" for hierarchy "CPUControl:inst4"
Warning (10230): Verilog HDL assignment warning at CPUControl.v(22): truncated value with size 8 to match size of target (1) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 22
Warning (10230): Verilog HDL assignment warning at CPUControl.v(300): truncated value with size 8 to match size of target (1) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 300
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "ip", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "data_to_push", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "stack_clk", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "values_ram_clk", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "inst_ram_clk", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "alu_selector", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "reg_selector", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "pop", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "push", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "ew_ram_values", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "values_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "values_data", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "is_jmp_inst", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "ir", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "ew_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "two_register_instruction", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at CPUControl.v(49): inferring latch(es) for variable "temp_memory", which holds its previous value in one or more paths through the always construct File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "temp_memory" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "two_register_instruction" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ew_reg" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ir[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ir[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ir[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ir[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ir[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "is_jmp_inst" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[5]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[6]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_data[7]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[5]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[6]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_addr[7]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ew_ram_values" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "push" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "pop" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "reg_selector" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "alu_selector[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "alu_selector[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "alu_selector[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "alu_selector[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "alu_selector[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "inst_ram_clk" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "values_ram_clk" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "stack_clk" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[5]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[6]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "data_to_push[7]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[0]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[1]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[2]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[3]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[4]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[5]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[6]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (10041): Inferred latch for "ip[7]" at CPUControl.v(49) File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/CPUControl.v Line: 49
Info (12128): Elaborating entity "InstructionsROM" for hierarchy "InstructionsROM:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionsROM:inst13|altsyncram:altsyncram_component" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "InstructionsROM:inst13|altsyncram:altsyncram_component" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd Line: 60
Info (12133): Instantiated megafunction "InstructionsROM:inst13|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/InstructionsROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2lr3.tdf
    Info (12023): Found entity 1: altsyncram_2lr3 File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_2lr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2lr3" for hierarchy "InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ValuesRAM" for hierarchy "ValuesRAM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ValuesRAM:inst|altsyncram:altsyncram_component" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "ValuesRAM:inst|altsyncram:altsyncram_component" File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd Line: 62
Info (12133): Instantiated megafunction "ValuesRAM:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/ValuesRAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umr3.tdf
    Info (12023): Found entity 1: altsyncram_umr3 File: C:/Users/david/OneDrive/Documentos/GitHub/ENGG56_CPU/Processador/Quartus/db/altsyncram_umr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_umr3" for hierarchy "ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Sat Dec 16 09:34:51 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


