# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on ModelSim/ALU_Cal.v}
