Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 16:32:00 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 2.584ns (41.212%)  route 3.686ns (58.788%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 7.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=53, unplaced)        0.584    -3.108    counter_8khz_trigger/CLK
                         FDRE                                         r  counter_8khz_trigger/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 r  counter_8khz_trigger/count_reg[2]/Q
                         net (fo=2, unplaced)         0.850    -1.802    counter_8khz_trigger/count[2]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -1.128 r  counter_8khz_trigger/count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009    -1.119    counter_8khz_trigger/count0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.005 r  counter_8khz_trigger/count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    -1.005    counter_8khz_trigger/count0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.891 r  counter_8khz_trigger/count0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    -0.891    counter_8khz_trigger/count0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.777 r  counter_8khz_trigger/count0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.777    counter_8khz_trigger/count0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.663 r  counter_8khz_trigger/count0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    -0.663    counter_8khz_trigger/count0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  counter_8khz_trigger/count0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    -0.549    counter_8khz_trigger/count0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    -0.220 f  counter_8khz_trigger/count0_carry__5/O[3]
                         net (fo=2, unplaced)         0.629     0.409    counter_8khz_trigger/p_0_in[28]
                         LUT4 (Prop_lut4_I1_O)        0.307     0.716 f  counter_8khz_trigger/count[31]_i_8/O
                         net (fo=1, unplaced)         0.449     1.165    counter_8khz_trigger/count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     1.289 r  counter_8khz_trigger/count[31]_i_4/O
                         net (fo=1, unplaced)         0.902     2.191    counter_8khz_trigger/count[31]_i_4_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     2.315 r  counter_8khz_trigger/count[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.162    counter_8khz_trigger/c[31]
                         FDRE                                         r  counter_8khz_trigger/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     5.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     6.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=53, unplaced)        0.439     7.206    counter_8khz_trigger/CLK
                         FDRE                                         r  counter_8khz_trigger/count_reg[0]/C
                         clock pessimism             -0.459     6.747    
                         clock uncertainty           -0.074     6.674    
                         FDRE (Setup_fdre_C_R)       -0.433     6.241    counter_8khz_trigger/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  3.078    




