[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21506       tick       3204010       1494541       1442429       3204010 
      2  21506       tick       4232565       2072596       2051996       4232565 
      3  21506       tick       4232965       2074044       2057054       4232965 
      4  21506       tick       4234626       2074594       2055108       4234626 
      5  21506       tick       4237876       2075780       2052848       4237876 
      6  21506       tick       4233416       2073404       2055342       4233416 
      7  21506       tick       4235555       2074045       2058323       4235555 
      8  21506       tick       4244079       2078169       2051660       4244079 
      9  21506       tick       4235063       2073977       2058678       4235063 
     10  21506       tick       4235672       2074757       2053175       4235672 
     11  21506       tick       4228115       2071797       2052119       4228115 
     12  21506       tick       4225308       2069821       2054604       4225308 
     13  21506       tick       4239441       2076456       2050519       4239441 
     14  21506       tick       4236604       2074794       2055146       4236604 
     15  21506       tick       4237675       2076098       2051863       4237675 
     16  21506       tick       4237380       2075700       2055671       4237380 
     17  21506       tick       4232102       2073402       2055205       4232102 
     18  21506       tick       4239414       2076751       2051580       4239414 
     19  21506       tick       4232999       2072473       2055772       4232999 
     20  21506       exit       2212928       1083725       1074458       2212928 
