./rtl/src/ram/sadrls0s4LOW2p128x256m1b2w0c1p0d0t0s2z0rw00.v
./rtl/src/ram/sadrls0s4LOW2p128x256m1b2w1c1p0d0t0s2z0rw00.v
./rtl/src/ram/sadrls0s4LOW2p128x4m2b1w0c0p0d0t0s2z0rw00.v
./rtl/src/ram/sram_dp_128x256.v
./rtl/src/ram/sram_dp_128x256_m.v
./rtl/src/ram/sram_dp_128x4.v
./rtl/src/RST_SYNC.sv
./rtl/src/ddr_crg.sv

./rtl/src/testbench/DWC_DDRPHY_define.v 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/arch_defines.v 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/arch_package.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/proj_package.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/interface.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/StateTable.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/MemoryArray.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/ddr4_model.sv 
./rtl/src/testbench/models/memory_models/micron/ddr4/ddr4_modified/ddr4_model_top.v


./rtl/SCG_V2.sv

./rtl/wrapper.sv
