// Generated by CIRCT unknown git version
module cr_clint_busif(	// file.cleaned.mlir:2:3
  input  [31:0] msip_value,	// file.cleaned.mlir:2:32
                mtime_hi_value,	// file.cleaned.mlir:2:54
                mtime_lo_value,	// file.cleaned.mlir:2:80
                mtimecmp_hi_value,	// file.cleaned.mlir:2:106
                mtimecmp_lo_value,	// file.cleaned.mlir:2:135
  input  [15:0] tcipif_clint_addr,	// file.cleaned.mlir:2:164
  input         tcipif_clint_sel,	// file.cleaned.mlir:2:193
  input  [31:0] tcipif_clint_wdata,	// file.cleaned.mlir:2:220
  input         tcipif_clint_write,	// file.cleaned.mlir:2:250
  output        busif_regs_msip_sel,	// file.cleaned.mlir:2:280
                busif_regs_mtimecmp_hi_sel,	// file.cleaned.mlir:2:310
                busif_regs_mtimecmp_lo_sel,	// file.cleaned.mlir:2:347
  output [31:0] busif_regs_wdata,	// file.cleaned.mlir:2:384
  output        busif_regs_write_vld,	// file.cleaned.mlir:2:412
                clint_tcipif_cmplt,	// file.cleaned.mlir:2:443
  output [31:0] clint_tcipif_rdata	// file.cleaned.mlir:2:472
);

  wire msip_sel = tcipif_clint_addr == 16'h0;	// file.cleaned.mlir:8:15, :9:10
  wire mtimecmp_lo_sel = tcipif_clint_addr == 16'h4000;	// file.cleaned.mlir:7:19, :10:10
  wire mtimecmp_hi_sel = tcipif_clint_addr == 16'h4004;	// file.cleaned.mlir:6:19, :11:10
  assign busif_regs_msip_sel = msip_sel;	// file.cleaned.mlir:9:10, :30:5
  assign busif_regs_mtimecmp_hi_sel = mtimecmp_hi_sel;	// file.cleaned.mlir:11:10, :30:5
  assign busif_regs_mtimecmp_lo_sel = mtimecmp_lo_sel;	// file.cleaned.mlir:10:10, :30:5
  assign busif_regs_wdata = tcipif_clint_wdata;	// file.cleaned.mlir:30:5
  assign busif_regs_write_vld = tcipif_clint_sel & tcipif_clint_write;	// file.cleaned.mlir:14:10, :30:5
  assign clint_tcipif_cmplt = tcipif_clint_sel;	// file.cleaned.mlir:30:5
  assign clint_tcipif_rdata =
    ({32{msip_sel}} & msip_value | {32{mtimecmp_lo_sel}} & mtimecmp_lo_value
     | {32{mtimecmp_hi_sel}} & mtimecmp_hi_value | {32{tcipif_clint_addr == 16'hBFF8}}
     & mtime_lo_value | {32{tcipif_clint_addr == 16'hBFFC}} & mtime_hi_value)
    & {32{tcipif_clint_sel & ~tcipif_clint_write}};	// file.cleaned.mlir:4:20, :5:20, :9:10, :10:10, :11:10, :12:10, :13:10, :15:10, :16:10, :17:10, :18:10, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:5
endmodule

