Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    F:\PT-HD_eval\Xilinx\Hw-debug\Fpga\fpga_debug.vhd
Scanning    F:\PT-HD_eval\Xilinx\Hw-debug\Fpga\fpga_debug.vhd
Writing fpga_debug.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <fpga_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd line 241: The following signals are missing in the process sensitivity list:
   video<19>, video<18>, video<17>, video<16>, video<15>, video<14>, video<13>, video<12>, video<11>, video<10>, video<9>, video<8>, video<7>, video<6>, video<5>, video<4>, video<3>, video<2>, video<1>, f_tp3.
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd.
    Found 20-bit register for signal <din>.
WARNING:Xst:649 - Inout <pin21> is never used.
WARNING:Xst:649 - Inout <pin22> is never used.
WARNING:Xst:649 - Inout <pin23> is never used.
WARNING:Xst:649 - Inout <pin24> is never used.
WARNING:Xst:649 - Inout <pin25> is never used.
WARNING:Xst:649 - Inout <pin26> is never used.
WARNING:Xst:652 - Inout <pin74> is used but never assigned.
WARNING:Xst:1306 - Output <f_tp1> is never assigned.
WARNING:Xst:1306 - Output <f_tp2> is never assigned.
WARNING:Xst:649 - Inout <pin7> is never used.
WARNING:Xst:649 - Inout <pin9> is never used.
WARNING:Xst:652 - Inout <extf> is used but never assigned.
WARNING:Xst:652 - Inout <exth> is used but never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:649 - Inout <pin20> is never used.
Unit <fpga_debug> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "U:/Program/xilinx_webpack_52/data/librtl.xst" Consulted

Optimizing unit <fpga_debug> ...

Mapping all equations...
Loading device for application Xst from file '2s300e.nph' in environment U:/Program/xilinx_webpack_52.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_debug, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s300efg456-6 

 Number of Slices:                      23  out of   3072     0%  
 Number of Slice Flip Flops:            20  out of   6144     0%  
 Number of 4 input LUTs:                40  out of   6144     0%  
 Number of bonded IOBs:                103  out of    329    31%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 6.274ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.945ns

=========================================================================

Completed process "Synthesize".


