Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 30 00:57:53 2018
| Host         : LAPTOP-CQ3P38QL running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-16 | Warning  | Large setup violation         | 32         |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -29.859 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -30.019 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -30.069 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -30.130 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -30.136 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -30.145 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -30.157 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -30.164 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -30.181 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -30.221 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -30.321 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -30.321 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -30.324 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -30.336 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -30.336 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -30.346 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -30.350 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -30.361 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -30.420 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -30.427 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -30.442 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -30.450 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -30.460 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -30.469 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -30.513 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -30.547 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -30.562 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -30.576 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -30.588 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -30.631 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -30.673 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -30.796 ns between design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>


