{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674803262076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674803262078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 15:07:41 2023 " "Processing started: Fri Jan 27 15:07:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674803262078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674803262078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674803262078 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674803262859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sevensegmentdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sevensegmentdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDecoder " "Found entity 1: sevenSegmentDecoder" {  } { { "design/sevenSegmentDecoder.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/sevenSegmentDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "design/ALU.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803262998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803262998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674803263011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674803263011 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_change cpu.sv(32) " "Verilog HDL Implicit Net warning at cpu.sv(32): created implicit net for \"w_change\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW cpu.sv(141) " "Verilog HDL Implicit Net warning at cpu.sv(141): created implicit net for \"MOVLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW cpu.sv(142) " "Verilog HDL Implicit Net warning at cpu.sv(142): created implicit net for \"ADDLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW cpu.sv(143) " "Verilog HDL Implicit Net warning at cpu.sv(143): created implicit net for \"IORLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW cpu.sv(144) " "Verilog HDL Implicit Net warning at cpu.sv(144): created implicit net for \"ANDLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW cpu.sv(145) " "Verilog HDL Implicit Net warning at cpu.sv(145): created implicit net for \"SUBLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW cpu.sv(146) " "Verilog HDL Implicit Net warning at cpu.sv(146): created implicit net for \"XORLW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF cpu.sv(148) " "Verilog HDL Implicit Net warning at cpu.sv(148): created implicit net for \"ADDWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF cpu.sv(149) " "Verilog HDL Implicit Net warning at cpu.sv(149): created implicit net for \"ANDWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF cpu.sv(150) " "Verilog HDL Implicit Net warning at cpu.sv(150): created implicit net for \"CLRF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW cpu.sv(151) " "Verilog HDL Implicit Net warning at cpu.sv(151): created implicit net for \"CLRW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF cpu.sv(152) " "Verilog HDL Implicit Net warning at cpu.sv(152): created implicit net for \"COMF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF cpu.sv(153) " "Verilog HDL Implicit Net warning at cpu.sv(153): created implicit net for \"DECF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO cpu.sv(154) " "Verilog HDL Implicit Net warning at cpu.sv(154): created implicit net for \"GOTO\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF cpu.sv(156) " "Verilog HDL Implicit Net warning at cpu.sv(156): created implicit net for \"INCF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF cpu.sv(157) " "Verilog HDL Implicit Net warning at cpu.sv(157): created implicit net for \"IORWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF cpu.sv(158) " "Verilog HDL Implicit Net warning at cpu.sv(158): created implicit net for \"MOVF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF cpu.sv(159) " "Verilog HDL Implicit Net warning at cpu.sv(159): created implicit net for \"MOVWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF cpu.sv(160) " "Verilog HDL Implicit Net warning at cpu.sv(160): created implicit net for \"SUBWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF cpu.sv(161) " "Verilog HDL Implicit Net warning at cpu.sv(161): created implicit net for \"XORWF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF cpu.sv(163) " "Verilog HDL Implicit Net warning at cpu.sv(163): created implicit net for \"BCF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF cpu.sv(164) " "Verilog HDL Implicit Net warning at cpu.sv(164): created implicit net for \"BSF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC cpu.sv(165) " "Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for \"BTFSC\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS cpu.sv(166) " "Verilog HDL Implicit Net warning at cpu.sv(166): created implicit net for \"BTFSS\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ cpu.sv(167) " "Verilog HDL Implicit Net warning at cpu.sv(167): created implicit net for \"DECFSZ\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ cpu.sv(168) " "Verilog HDL Implicit Net warning at cpu.sv(168): created implicit net for \"INCFSZ\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.sv(170) " "Verilog HDL Implicit Net warning at cpu.sv(170): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.sv(171) " "Verilog HDL Implicit Net warning at cpu.sv(171): created implicit net for \"btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.sv(172) " "Verilog HDL Implicit Net warning at cpu.sv(172): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF cpu.sv(174) " "Verilog HDL Implicit Net warning at cpu.sv(174): created implicit net for \"ASRF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF cpu.sv(175) " "Verilog HDL Implicit Net warning at cpu.sv(175): created implicit net for \"LSLF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF cpu.sv(176) " "Verilog HDL Implicit Net warning at cpu.sv(176): created implicit net for \"LSRF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF cpu.sv(177) " "Verilog HDL Implicit Net warning at cpu.sv(177): created implicit net for \"RLF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF cpu.sv(178) " "Verilog HDL Implicit Net warning at cpu.sv(178): created implicit net for \"RRF\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAP cpu.sv(179) " "Verilog HDL Implicit Net warning at cpu.sv(179): created implicit net for \"SWAP\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL cpu.sv(181) " "Verilog HDL Implicit Net warning at cpu.sv(181): created implicit net for \"CALL\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN cpu.sv(182) " "Verilog HDL Implicit Net warning at cpu.sv(182): created implicit net for \"RETURN\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRA cpu.sv(184) " "Verilog HDL Implicit Net warning at cpu.sv(184): created implicit net for \"BRA\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRW cpu.sv(185) " "Verilog HDL Implicit Net warning at cpu.sv(185): created implicit net for \"BRW\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOP cpu.sv(186) " "Verilog HDL Implicit Net warning at cpu.sv(186): created implicit net for \"NOP\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero cpu.sv(195) " "Verilog HDL Implicit Net warning at cpu.sv(195): created implicit net for \"aluout_zero\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b cpu.sv(229) " "Verilog HDL Implicit Net warning at cpu.sv(229): created implicit net for \"addr_port_b\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674803263021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674803263176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674803263178 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674803263178 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674803263179 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674803263179 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_test " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_test\"" {  } { { "design/mcu.sv" "cpu_test" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP cpu.sv(186) " "Verilog HDL or VHDL warning at cpu.sv(186): object \"NOP\" assigned a value but never read" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unit cpu.sv(223) " "Verilog HDL or VHDL warning at cpu.sv(223): object \"unit\" assigned a value but never read" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(32) " "Verilog HDL assignment warning at cpu.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(33) " "Verilog HDL assignment warning at cpu.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 cpu.sv(47) " "Verilog HDL assignment warning at cpu.sv(47): truncated value with size 14 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(50) " "Verilog HDL assignment warning at cpu.sv(50): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 cpu.sv(136) " "Verilog HDL assignment warning at cpu.sv(136): truncated value with size 14 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(225) " "Verilog HDL assignment warning at cpu.sv(225): truncated value with size 32 to match size of target (4)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(226) " "Verilog HDL assignment warning at cpu.sv(226): truncated value with size 32 to match size of target (4)" {  } { { "design/cpu.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263195 "|mcu|cpu:cpu_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack cpu:cpu_test\|Stack:Stack_1 " "Elaborating entity \"Stack\" for hierarchy \"cpu:cpu_test\|Stack:Stack_1\"" {  } { { "design/cpu.sv" "Stack_1" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(13) " "Verilog HDL assignment warning at Stack.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/Stack.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263201 "|mcu|cpu:cpu_test|Stack:Stack_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(22) " "Verilog HDL assignment warning at Stack.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/Stack.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263201 "|mcu|cpu:cpu_test|Stack:Stack_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(25) " "Verilog HDL assignment warning at Stack.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/Stack.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263201 "|mcu|cpu:cpu_test|Stack:Stack_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu_test\|Program_Rom:ROM_1 " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu_test\|Program_Rom:ROM_1\"" {  } { { "design/cpu.sv" "ROM_1" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu_test\|single_port_ram_128x8:single_port_ram_128x8_1 " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu_test\|single_port_ram_128x8:single_port_ram_128x8_1\"" {  } { { "design/cpu.sv" "single_port_ram_128x8_1" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:cpu_test\|ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"cpu:cpu_test\|ALU:ALU_1\"" {  } { { "design/cpu.sv" "ALU_1" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/cpu.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(15) " "Verilog HDL assignment warning at ALU.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "design/ALU.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/ALU.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263228 "|mcu|cpu:cpu_test|ALU:ALU_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(16) " "Verilog HDL assignment warning at ALU.sv(16): truncated value with size 32 to match size of target (8)" {  } { { "design/ALU.sv" "" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/ALU.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674803263228 "|mcu|cpu:cpu_test|ALU:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDecoder sevenSegmentDecoder:sevenSegmentDecoder_0 " "Elaborating entity \"sevenSegmentDecoder\" for hierarchy \"sevenSegmentDecoder:sevenSegmentDecoder_0\"" {  } { { "design/mcu.sv" "sevenSegmentDecoder_0" { Text "C:/Users/Acer Spin 5/Documents/fnwieufhwioefjw/design/mcu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674803263231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674803263478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 15:07:43 2023 " "Processing ended: Fri Jan 27 15:07:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674803263478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674803263478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674803263478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674803263478 ""}
