INFO-FLOW: Workspace C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1 opened at Sun Nov 13 19:18:12 +0800 2022
Execute     ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.825 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.983 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.014 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.149 sec.
Execute   create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
Execute   source ./hls_harris_prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_harris_prj/solution1/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'harris.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling harris.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang harris.cpp -foptimization-record-file=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.cpp.clang.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.cpp.clang.err.log 
Command       ap_eval done; 0.301 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top harris -name=harris 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/clang.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.779 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.665 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.017 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.666 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.385 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.497 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.663 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.777 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.549 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.g.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.847 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.85 sec.
Execute       run_link_or_opt -opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=harris -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=harris -reflow-float-conversion -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.022 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.026 sec.
Execute       run_link_or_opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.109 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.112 sec.
Execute       run_link_or_opt -opt -out C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=harris 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=harris -mllvm -hls-db-dir -mllvm C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.214 sec.
INFO: [HLS 214-131] Inlining function 'sobel_y(int (*) [16], data_t&)' into 'sobel(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:195:4)
INFO: [HLS 214-131] Inlining function 'sobel_x(int (*) [16], data_t&)' into 'sobel(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:194:4)
INFO: [HLS 214-131] Inlining function 'windowShiftLeft(int (*) [16], int (*) [8])' into 'sobel(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:191:4)
INFO: [HLS 214-131] Inlining function 'boxFilter(int (*) [16], int*)' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:283:4)
INFO: [HLS 214-131] Inlining function 'windowShiftLeft(int (*) [16], int (*) [8])' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:280:4)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::mult ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<53, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::mult ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::mult ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:1989)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::mult ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:1978)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb1EEC2EDq54_i' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb1EEC2EDq54_i' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::minus ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<54, 34, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::minus ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::minus ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::minus ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:1565)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::minus ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:1625)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi39ELb1EEC2EDq39_i' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<39, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi39ELb1EEC2EDq39_i' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1695:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:9938)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:342:25)
INFO: [HLS 214-131] Inlining function 'bool operator><39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<39, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:341:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<39, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:339:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:339:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:339:56)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<21, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:339:32)
INFO: [HLS 214-131] Inlining function 'compareNeighbor(int, int, int, int, int)' into 'localMaximum(int (*) [16], bool*)' (harris.cpp:136:11)
INFO: [HLS 214-131] Inlining function 'localMaximum(int (*) [16], bool*)' into 'findCorner(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:414:4)
INFO: [HLS 214-131] Inlining function 'windowShiftLeft(int (*) [16], int (*) [8])' into 'findCorner(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:411:4)
INFO: [HLS 214-186] Unrolling loop 'obj_wr' (harris.cpp:34:3) in function 'write_result' completely with a factor of 8 (harris.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_386_3' (harris.cpp:386:22) in function 'findCorner' completely with a factor of 8 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_394_4' (harris.cpp:394:22) in function 'findCorner' completely with a factor of 8 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (harris.cpp:50:19) in function 'findCorner' completely with a factor of 3 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (harris.cpp:52:19) in function 'findCorner' completely with a factor of 8 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (harris.cpp:134:20) in function 'findCorner' completely with a factor of 8 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_417_5' (harris.cpp:417:23) in function 'findCorner' completely with a factor of 4 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_425_6' (harris.cpp:425:23) in function 'findCorner' completely with a factor of 5 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_435_7' (harris.cpp:435:23) in function 'findCorner' completely with a factor of 5 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_442_8' (harris.cpp:442:23) in function 'findCorner' completely with a factor of 5 (harris.cpp:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_3' (harris.cpp:331:22) in function 'response' completely with a factor of 8 (harris.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_5' (harris.cpp:267:23) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (harris.cpp:252:23) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_4' (harris.cpp:260:23) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (harris.cpp:50:19) in function 'filterSingle' completely with a factor of 3 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (harris.cpp:52:19) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (harris.cpp:107:20) in function 'filterSingle' completely with a factor of 10 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_2' (harris.cpp:111:20) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_6' (harris.cpp:285:22) in function 'filterSingle' completely with a factor of 8 (harris.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (harris.cpp:171:22) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_4' (harris.cpp:179:22) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (harris.cpp:50:19) in function 'sobel' completely with a factor of 3 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (harris.cpp:52:19) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (harris.cpp:65:22) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_1' (harris.cpp:79:22) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_5' (harris.cpp:197:22) in function 'sobel' completely with a factor of 8 (harris.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'obj_rd' (harris.cpp:13:6) in function 'read_input' completely with a factor of 8 (harris.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'divideByNine(int)' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&)' (harris.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<21, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&)' (harris.cpp:315:0)
INFO: [HLS 214-248] Applying array_reshape to 'windowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:157:8)
INFO: [HLS 214-248] Applying array_reshape to 'rowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:159:8)
INFO: [HLS 214-248] Applying array_reshape to 'input': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:230:8)
INFO: [HLS 214-248] Applying array_reshape to 'windowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:234:8)
INFO: [HLS 214-248] Applying array_reshape to 'rowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:236:8)
INFO: [HLS 214-248] Applying array_reshape to 'windowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:368:8)
INFO: [HLS 214-248] Applying array_reshape to 'rowBuffer': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (harris.cpp:370:8)
INFO: [HLS 214-248] Applying array_reshape to 'imgSrc': Cyclic reshaping with factor 8 on dimension 1. (harris.cpp:457:0)
INFO: [HLS 214-248] Applying array_reshape to 'imgDst': Cyclic reshaping with factor 8 on dimension 1. (harris.cpp:457:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'read_input(int*, hls::stream<data_t, 0>&, int) (.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'sobel(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&) (.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&) (.6.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&) (.7.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'filterSingle(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&) (.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'response(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, hls::stream<data_t, 0>&, double, hls::stream<data_t, 0>&) (.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.data_ts' into 'findCorner(hls::stream<data_t, 0>&, hls::stream<data_t, 0>&) (.1)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.971 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.461 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top harris -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.207 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.172 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.g.1.bc to C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_2' (harris.cpp:234) in function 'filterSingle.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_2' (harris.cpp:234) in function 'filterSingle.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_2' (harris.cpp:234) in function 'filterSingle' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (harris.cpp:157) in function 'sobel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_326_2' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'response' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (harris.cpp:10) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_2' (harris.cpp:368) in function 'findCorner' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_452_9' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'findCorner' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rowBuffer' in function 'filterSingle.2' (harris.cpp:254:16).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rowBuffer' in function 'filterSingle.1' (harris.cpp:254:16).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rowBuffer' in function 'filterSingle' (harris.cpp:254:16).
INFO: [XFORM 203-712] Applying dataflow to function 'filter' (harris.cpp:301:12), detected/extracted 3 process function(s): 
	 'filterSingle'
	 'filterSingle.1'
	 'filterSingle.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'harris' (harris.cpp:471:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'read_input'
	 'sobel'
	 'filter'
	 'response'
	 'findCorner'
	 'write_result'.
Command         transform done; 0.668 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (harris.cpp:54:23) to (harris.cpp:213:3) in function 'sobel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to (harris.cpp:326:27) in function 'response'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (harris.cpp:54:23) to (harris.cpp:447:8) in function 'findCorner'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'findCorner' (harris.cpp:0:21)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'filterSingle.2' (harris.cpp:54:4)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'filterSingle.1' (harris.cpp:54:4)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'filterSingle' (harris.cpp:54:4)...14 expression(s) balanced.
Command         transform done; 0.304 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.461 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_1' (harris.cpp:157:8) in function 'sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (harris.cpp:317:6) in function 'response'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_375_1' (harris.cpp:368:8) in function 'findCorner'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_1' (harris.cpp:234:8) in function 'filterSingle.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_1' (harris.cpp:234:8) in function 'filterSingle.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_1' (harris.cpp:234:8) in function 'filterSingle'.
INFO: [HLS 200-472] Inferring partial write operation for 'rowBuffer' (harris.cpp:183:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rowBuffer' (harris.cpp:398:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rowBuffer' (harris.cpp:264:25)
Command         transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.053 sec.
Command     elaborate done; 15.64 sec.
Execute     ap_eval exec zip -j C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'harris' ...
Execute       ap_set_top_model harris 
WARNING: [SYN 201-103] Legalizing function name 'filterSingle.1' to 'filterSingle_1'.
WARNING: [SYN 201-103] Legalizing function name 'filterSingle.2' to 'filterSingle_2'.
Execute       get_model_list harris -filter all-wo-channel -topdown 
Execute       preproc_iomode -model harris 
Execute       preproc_iomode -model write_result 
Execute       preproc_iomode -model findCorner 
Execute       preproc_iomode -model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       preproc_iomode -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       preproc_iomode -model response 
Execute       preproc_iomode -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       preproc_iomode -model filter 
Execute       preproc_iomode -model filterSingle.2 
Execute       preproc_iomode -model filterSingle.1 
Execute       preproc_iomode -model filterSingle 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model read_input 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list harris -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_input sobel filterSingle filterSingle.1 filterSingle.2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_input ...
Execute       set_default_model read_input 
Execute       apply_spec_resource_limit read_input 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Configuring Module : filterSingle ...
Execute       set_default_model filterSingle 
Execute       apply_spec_resource_limit filterSingle 
INFO-FLOW: Configuring Module : filterSingle.1 ...
Execute       set_default_model filterSingle.1 
Execute       apply_spec_resource_limit filterSingle.1 
INFO-FLOW: Configuring Module : filterSingle.2 ...
Execute       set_default_model filterSingle.2 
Execute       apply_spec_resource_limit filterSingle.2 
INFO-FLOW: Configuring Module : filter ...
Execute       set_default_model filter 
Execute       apply_spec_resource_limit filter 
INFO-FLOW: Configuring Module : response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 ...
Execute       set_default_model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       apply_spec_resource_limit response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
INFO-FLOW: Configuring Module : response ...
Execute       set_default_model response 
Execute       apply_spec_resource_limit response 
INFO-FLOW: Configuring Module : findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 ...
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       apply_spec_resource_limit findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
INFO-FLOW: Configuring Module : findCorner_Pipeline_VITIS_LOOP_452_9 ...
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       apply_spec_resource_limit findCorner_Pipeline_VITIS_LOOP_452_9 
INFO-FLOW: Configuring Module : findCorner ...
Execute       set_default_model findCorner 
Execute       apply_spec_resource_limit findCorner 
INFO-FLOW: Configuring Module : write_result ...
Execute       set_default_model write_result 
Execute       apply_spec_resource_limit write_result 
INFO-FLOW: Configuring Module : harris ...
Execute       set_default_model harris 
Execute       apply_spec_resource_limit harris 
INFO-FLOW: Model list for preprocess: entry_proc read_input sobel filterSingle filterSingle.1 filterSingle.2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_input ...
Execute       set_default_model read_input 
Execute       cdfg_preprocess -model read_input 
Execute       rtl_gen_preprocess read_input 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Preprocessing Module: filterSingle ...
Execute       set_default_model filterSingle 
Execute       cdfg_preprocess -model filterSingle 
Execute       rtl_gen_preprocess filterSingle 
INFO-FLOW: Preprocessing Module: filterSingle.1 ...
Execute       set_default_model filterSingle.1 
Execute       cdfg_preprocess -model filterSingle.1 
Execute       rtl_gen_preprocess filterSingle.1 
INFO-FLOW: Preprocessing Module: filterSingle.2 ...
Execute       set_default_model filterSingle.2 
Execute       cdfg_preprocess -model filterSingle.2 
Execute       rtl_gen_preprocess filterSingle.2 
INFO-FLOW: Preprocessing Module: filter ...
Execute       set_default_model filter 
Execute       cdfg_preprocess -model filter 
Execute       rtl_gen_preprocess filter 
INFO-FLOW: Preprocessing Module: response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 ...
Execute       set_default_model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       cdfg_preprocess -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       rtl_gen_preprocess response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
INFO-FLOW: Preprocessing Module: response ...
Execute       set_default_model response 
Execute       cdfg_preprocess -model response 
Execute       rtl_gen_preprocess response 
INFO-FLOW: Preprocessing Module: findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 ...
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       cdfg_preprocess -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       rtl_gen_preprocess findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
INFO-FLOW: Preprocessing Module: findCorner_Pipeline_VITIS_LOOP_452_9 ...
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       cdfg_preprocess -model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       rtl_gen_preprocess findCorner_Pipeline_VITIS_LOOP_452_9 
INFO-FLOW: Preprocessing Module: findCorner ...
Execute       set_default_model findCorner 
Execute       cdfg_preprocess -model findCorner 
Execute       rtl_gen_preprocess findCorner 
INFO-FLOW: Preprocessing Module: write_result ...
Execute       set_default_model write_result 
Execute       cdfg_preprocess -model write_result 
Execute       rtl_gen_preprocess write_result 
INFO-FLOW: Preprocessing Module: harris ...
Execute       set_default_model harris 
Execute       cdfg_preprocess -model harris 
Execute       rtl_gen_preprocess harris 
INFO-FLOW: Model list for synthesis: entry_proc read_input sobel filterSingle filterSingle.1 filterSingle.2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input 
Execute       schedule -model read_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.sched.adb -f 
INFO-FLOW: Finish scheduling read_input.
Execute       set_default_model read_input 
Execute       bind -model read_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.bind.adb -f 
INFO-FLOW: Finish binding read_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_1_VITIS_LOOP_165_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_164_1_VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.285 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterSingle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filterSingle 
Execute       schedule -model filterSingle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.sched.adb -f 
INFO-FLOW: Finish scheduling filterSingle.
Execute       set_default_model filterSingle 
Execute       bind -model filterSingle 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.206 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.bind.adb -f 
INFO-FLOW: Finish binding filterSingle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterSingle_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filterSingle.1 
Execute       schedule -model filterSingle.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.sched.adb -f 
INFO-FLOW: Finish scheduling filterSingle.1.
Execute       set_default_model filterSingle.1 
Execute       bind -model filterSingle.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.202 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.bind.adb -f 
INFO-FLOW: Finish binding filterSingle.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filterSingle_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filterSingle.2 
Execute       schedule -model filterSingle.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_241_1_VITIS_LOOP_242_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.173 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.sched.adb -f 
INFO-FLOW: Finish scheduling filterSingle.2.
Execute       set_default_model filterSingle.2 
Execute       bind -model filterSingle.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.199 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.bind.adb -f 
INFO-FLOW: Finish binding filterSingle.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter 
Execute       schedule -model filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.sched.adb -f 
INFO-FLOW: Finish scheduling filter.
Execute       set_default_model filter 
Execute       bind -model filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.458 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.bind.adb -f 
INFO-FLOW: Finish binding filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       schedule -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_326_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_325_1_VITIS_LOOP_326_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.sched.adb -f 
INFO-FLOW: Finish scheduling response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.
Execute       set_default_model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       bind -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.bind.adb -f 
INFO-FLOW: Finish binding response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'response' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model response 
Execute       schedule -model response 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.sched.adb -f 
INFO-FLOW: Finish scheduling response.
Execute       set_default_model response 
Execute       bind -model response 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.186 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.bind.adb -f 
INFO-FLOW: Finish binding response.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       schedule -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_1_VITIS_LOOP_376_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_375_1_VITIS_LOOP_376_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.sched.adb -f 
INFO-FLOW: Finish scheduling findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       bind -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.252 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.bind.adb -f 
INFO-FLOW: Finish binding findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner_Pipeline_VITIS_LOOP_452_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       schedule -model findCorner_Pipeline_VITIS_LOOP_452_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_452_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_452_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.sched.adb -f 
INFO-FLOW: Finish scheduling findCorner_Pipeline_VITIS_LOOP_452_9.
Execute       set_default_model findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       bind -model findCorner_Pipeline_VITIS_LOOP_452_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.bind.adb -f 
INFO-FLOW: Finish binding findCorner_Pipeline_VITIS_LOOP_452_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findCorner 
Execute       schedule -model findCorner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.sched.adb -f 
INFO-FLOW: Finish scheduling findCorner.
Execute       set_default_model findCorner 
Execute       bind -model findCorner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.211 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.bind.adb -f 
INFO-FLOW: Finish binding findCorner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_result 
Execute       schedule -model write_result 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.sched.adb -f 
INFO-FLOW: Finish scheduling write_result.
Execute       set_default_model write_result 
Execute       bind -model write_result 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.bind.adb -f 
INFO-FLOW: Finish binding write_result.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'harris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model harris 
Execute       schedule -model harris 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.sched.adb -f 
INFO-FLOW: Finish scheduling harris.
Execute       set_default_model harris 
Execute       bind -model harris 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.406 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.461 GB.
Execute       syn_report -verbosereport -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.007 sec.
Execute       db_write -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.bind.adb -f 
INFO-FLOW: Finish binding harris.
Execute       get_model_list harris -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_input 
Execute       rtl_gen_preprocess sobel 
Execute       rtl_gen_preprocess filterSingle 
Execute       rtl_gen_preprocess filterSingle.1 
Execute       rtl_gen_preprocess filterSingle.2 
Execute       rtl_gen_preprocess filter 
Execute       rtl_gen_preprocess response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       rtl_gen_preprocess response 
Execute       rtl_gen_preprocess findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       rtl_gen_preprocess findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       rtl_gen_preprocess findCorner 
Execute       rtl_gen_preprocess write_result 
Execute       rtl_gen_preprocess harris 
INFO-FLOW: Model list for RTL generation: entry_proc read_input sobel filterSingle filterSingle.1 filterSingle.2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_input -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input' pipeline 'mem_rd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_read_input 
Execute       gen_rtl read_input -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_read_input 
Execute       syn_report -csynth -model read_input -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/read_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_input -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/read_input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_input -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_input -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.adb 
Execute       db_write -model read_input -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel' pipeline 'VITIS_LOOP_164_1_VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_sobel 
Execute       gen_rtl sobel -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_sobel 
Execute       syn_report -csynth -model sobel -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.165 sec.
Execute       syn_report -rtlxml -model sobel -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -model sobel -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.adb 
Command       db_write done; 0.127 sec.
Execute       db_write -model sobel -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sobel -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterSingle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filterSingle -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterSingle' pipeline 'VITIS_LOOP_241_1_VITIS_LOOP_242_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterSingle'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.463 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl filterSingle -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_filterSingle 
Execute       gen_rtl filterSingle -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_filterSingle 
Execute       syn_report -csynth -model filterSingle -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model filterSingle -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model filterSingle -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.263 sec.
Execute       db_write -model filterSingle -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.adb 
Command       db_write done; 0.104 sec.
Execute       db_write -model filterSingle -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filterSingle -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterSingle_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filterSingle.1 -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterSingle_1' pipeline 'VITIS_LOOP_241_1_VITIS_LOOP_242_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterSingle_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl filterSingle.1 -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_filterSingle_1 
Execute       gen_rtl filterSingle.1 -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_filterSingle_1 
Execute       syn_report -csynth -model filterSingle.1 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       syn_report -rtlxml -model filterSingle.1 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model filterSingle.1 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.269 sec.
Execute       db_write -model filterSingle.1 -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.adb 
Command       db_write done; 0.111 sec.
Execute       db_write -model filterSingle.1 -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filterSingle.1 -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filterSingle_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filterSingle.2 -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filterSingle_2' pipeline 'VITIS_LOOP_241_1_VITIS_LOOP_242_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filterSingle_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl filterSingle.2 -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_filterSingle_2 
Execute       gen_rtl filterSingle.2 -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_filterSingle_2 
Execute       syn_report -csynth -model filterSingle.2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       syn_report -rtlxml -model filterSingle.2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filterSingle_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model filterSingle.2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.276 sec.
Execute       db_write -model filterSingle.2 -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.adb 
Command       db_write done; 0.112 sec.
Execute       db_write -model filterSingle.2 -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filterSingle.2 -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model filter -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.278 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_filter 
Execute       gen_rtl filter -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_filter 
Execute       syn_report -csynth -model filter -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filter_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model filter -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/filter_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model filter -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.458 sec.
Execute       db_write -model filter -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.adb 
Execute       db_write -model filter -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2' pipeline 'VITIS_LOOP_325_1_VITIS_LOOP_326_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_5_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       gen_rtl response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
Execute       syn_report -csynth -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.112 sec.
Execute       syn_report -rtlxml -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.308 sec.
Execute       db_write -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.adb 
Execute       db_write -model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'response' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model response -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'response'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl response -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_response 
Execute       gen_rtl response -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_response 
Execute       syn_report -csynth -model response -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/response_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model response -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/response_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model response -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model response -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.adb 
Execute       db_write -model response -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info response -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2' pipeline 'VITIS_LOOP_375_1_VITIS_LOOP_376_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       gen_rtl findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
Execute       syn_report -csynth -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.164 sec.
Execute       syn_report -rtlxml -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.344 sec.
Execute       db_write -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.adb 
Command       db_write done; 0.118 sec.
Execute       db_write -model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner_Pipeline_VITIS_LOOP_452_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model findCorner_Pipeline_VITIS_LOOP_452_9 -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findCorner_Pipeline_VITIS_LOOP_452_9' pipeline 'VITIS_LOOP_452_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner_Pipeline_VITIS_LOOP_452_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.289 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl findCorner_Pipeline_VITIS_LOOP_452_9 -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       gen_rtl findCorner_Pipeline_VITIS_LOOP_452_9 -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_findCorner_Pipeline_VITIS_LOOP_452_9 
Execute       syn_report -csynth -model findCorner_Pipeline_VITIS_LOOP_452_9 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_Pipeline_VITIS_LOOP_452_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model findCorner_Pipeline_VITIS_LOOP_452_9 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_Pipeline_VITIS_LOOP_452_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model findCorner_Pipeline_VITIS_LOOP_452_9 -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model findCorner_Pipeline_VITIS_LOOP_452_9 -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.adb 
Execute       db_write -model findCorner_Pipeline_VITIS_LOOP_452_9 -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info findCorner_Pipeline_VITIS_LOOP_452_9 -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model findCorner -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCorner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl findCorner -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_findCorner 
Execute       gen_rtl findCorner -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_findCorner 
Execute       syn_report -csynth -model findCorner -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model findCorner -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/findCorner_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model findCorner -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.213 sec.
Execute       db_write -model findCorner -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.adb 
Execute       db_write -model findCorner -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info findCorner -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_result -top_prefix harris_ -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_result' pipeline 'mem_wr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_result -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris_write_result 
Execute       gen_rtl write_result -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris_write_result 
Execute       syn_report -csynth -model write_result -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/write_result_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_result -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/write_result_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_result -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_result -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.adb 
Execute       db_write -model write_result -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_result -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'harris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model harris -top_prefix  -sub_prefix harris_ -mg_file C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'harris/imgSrc' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harris/imgDst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harris/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'harris' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'harris'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       gen_rtl harris -istop -style xilinx -f -lang vhdl -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/vhdl/harris 
Execute       gen_rtl harris -istop -style xilinx -f -lang vlog -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/verilog/harris 
Execute       syn_report -csynth -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/harris_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/harris_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.014 sec.
Execute       db_write -model harris -f -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.adb 
Execute       db_write -model harris -bindview -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info harris -p C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris 
Execute       export_constraint_db -f -tool general -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.constraint.tcl 
Execute       syn_report -designview -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.design.xml 
Command       syn_report done; 0.887 sec.
Execute       syn_report -csynthDesign -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model harris -o C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks harris 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain harris 
INFO-FLOW: Model list for RTL component generation: entry_proc read_input sobel filterSingle filterSingle.1 filterSingle.2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_input] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component harris_mul_32s_32s_32_5_1.
INFO-FLOW: Append model harris_mul_32s_32s_32_5_1
INFO-FLOW: Found component harris_sobel_rowBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model harris_sobel_rowBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [filterSingle] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [filterSingle_1] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [filterSingle_2] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [filter] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.compgen.tcl 
INFO-FLOW: Handling components in module [response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.compgen.tcl 
INFO-FLOW: Found component harris_mul_32s_21ns_52_5_1.
INFO-FLOW: Append model harris_mul_32s_21ns_52_5_1
INFO-FLOW: Found component harris_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [response] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.compgen.tcl 
INFO-FLOW: Found component harris_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model harris_ashr_54ns_32ns_54_2_1
INFO-FLOW: Handling components in module [findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.compgen.tcl 
INFO-FLOW: Found component harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component harris_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [findCorner_Pipeline_VITIS_LOOP_452_9] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [findCorner] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.compgen.tcl 
INFO-FLOW: Handling components in module [write_result] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.compgen.tcl 
INFO-FLOW: Found component harris_flow_control_loop_pipe.
INFO-FLOW: Append model harris_flow_control_loop_pipe
INFO-FLOW: Handling components in module [harris] ... 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.compgen.tcl 
INFO-FLOW: Found component harris_fifo_w64_d5_S.
INFO-FLOW: Append model harris_fifo_w64_d5_S
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_fifo_w256_d16_A.
INFO-FLOW: Append model harris_fifo_w256_d16_A
INFO-FLOW: Found component harris_start_for_response_U0.
INFO-FLOW: Append model harris_start_for_response_U0
INFO-FLOW: Found component harris_start_for_sobel_U0.
INFO-FLOW: Append model harris_start_for_sobel_U0
INFO-FLOW: Found component harris_start_for_filter_U0.
INFO-FLOW: Append model harris_start_for_filter_U0
INFO-FLOW: Found component harris_start_for_findCorner_U0.
INFO-FLOW: Append model harris_start_for_findCorner_U0
INFO-FLOW: Found component harris_start_for_write_result_U0.
INFO-FLOW: Append model harris_start_for_write_result_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_input
INFO-FLOW: Append model sobel
INFO-FLOW: Append model filterSingle
INFO-FLOW: Append model filterSingle_1
INFO-FLOW: Append model filterSingle_2
INFO-FLOW: Append model filter
INFO-FLOW: Append model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2
INFO-FLOW: Append model response
INFO-FLOW: Append model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2
INFO-FLOW: Append model findCorner_Pipeline_VITIS_LOOP_452_9
INFO-FLOW: Append model findCorner
INFO-FLOW: Append model write_result
INFO-FLOW: Append model harris
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: harris_flow_control_loop_pipe harris_mul_32s_32s_32_5_1 harris_sobel_rowBuffer_RAM_AUTO_1R1W harris_flow_control_loop_pipe harris_flow_control_loop_pipe harris_flow_control_loop_pipe harris_flow_control_loop_pipe harris_mul_32s_21ns_52_5_1 harris_flow_control_loop_pipe_sequential_init harris_ashr_54ns_32ns_54_2_1 harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W harris_flow_control_loop_pipe_sequential_init harris_flow_control_loop_pipe_sequential_init harris_flow_control_loop_pipe harris_fifo_w64_d5_S harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_fifo_w256_d16_A harris_start_for_response_U0 harris_start_for_sobel_U0 harris_start_for_filter_U0 harris_start_for_findCorner_U0 harris_start_for_write_result_U0 entry_proc read_input sobel filterSingle filterSingle_1 filterSingle_2 filter response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 response findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 findCorner_Pipeline_VITIS_LOOP_452_9 findCorner write_result harris
INFO-FLOW: Generating C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_mul_32s_32s_32_5_1
INFO-FLOW: To file: write model harris_sobel_rowBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_mul_32s_21ns_52_5_1
INFO-FLOW: To file: write model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harris_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harris_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harris_flow_control_loop_pipe
INFO-FLOW: To file: write model harris_fifo_w64_d5_S
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_fifo_w256_d16_A
INFO-FLOW: To file: write model harris_start_for_response_U0
INFO-FLOW: To file: write model harris_start_for_sobel_U0
INFO-FLOW: To file: write model harris_start_for_filter_U0
INFO-FLOW: To file: write model harris_start_for_findCorner_U0
INFO-FLOW: To file: write model harris_start_for_write_result_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_input
INFO-FLOW: To file: write model sobel
INFO-FLOW: To file: write model filterSingle
INFO-FLOW: To file: write model filterSingle_1
INFO-FLOW: To file: write model filterSingle_2
INFO-FLOW: To file: write model filter
INFO-FLOW: To file: write model response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2
INFO-FLOW: To file: write model response
INFO-FLOW: To file: write model findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2
INFO-FLOW: To file: write model findCorner_Pipeline_VITIS_LOOP_452_9
INFO-FLOW: To file: write model findCorner
INFO-FLOW: To file: write model write_result
INFO-FLOW: To file: write model harris
INFO-FLOW: Generating C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/vlog' tclDir='C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db' modelList='harris_flow_control_loop_pipe
harris_mul_32s_32s_32_5_1
harris_sobel_rowBuffer_RAM_AUTO_1R1W
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_mul_32s_21ns_52_5_1
harris_flow_control_loop_pipe_sequential_init
harris_ashr_54ns_32ns_54_2_1
harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W
harris_flow_control_loop_pipe_sequential_init
harris_flow_control_loop_pipe_sequential_init
harris_flow_control_loop_pipe
harris_fifo_w64_d5_S
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_start_for_response_U0
harris_start_for_sobel_U0
harris_start_for_filter_U0
harris_start_for_findCorner_U0
harris_start_for_write_result_U0
entry_proc
read_input
sobel
filterSingle
filterSingle_1
filterSingle_2
filter
response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2
response
findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2
findCorner_Pipeline_VITIS_LOOP_452_9
findCorner
write_result
harris
' expOnly='0'
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'harris_sobel_rowBuffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'harris_ashr_54ns_32ns_54_2_1'
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.compgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(harris_fifo_w64_d5_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'inStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'GxxStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'GyyStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'GxyStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SxxStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SyyStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SxyStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'RStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outStream_U(harris_fifo_w256_d16_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_response_U0_U(harris_start_for_response_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sobel_U0_U(harris_start_for_sobel_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_filter_U0_U(harris_start_for_filter_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findCorner_U0_U(harris_start_for_findCorner_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_result_U0_U(harris_start_for_write_result_U0)' using Shift Registers.
Command       ap_source done; 0.906 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.842 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='harris_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name filter
INFO-FLOW: No bind nodes found for module_name findCorner
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='harris_flow_control_loop_pipe
harris_mul_32s_32s_32_5_1
harris_sobel_rowBuffer_RAM_AUTO_1R1W
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_flow_control_loop_pipe
harris_mul_32s_21ns_52_5_1
harris_flow_control_loop_pipe_sequential_init
harris_ashr_54ns_32ns_54_2_1
harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W
harris_flow_control_loop_pipe_sequential_init
harris_flow_control_loop_pipe_sequential_init
harris_flow_control_loop_pipe
harris_fifo_w64_d5_S
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_fifo_w256_d16_A
harris_start_for_response_U0
harris_start_for_sobel_U0
harris_start_for_filter_U0
harris_start_for_findCorner_U0
harris_start_for_write_result_U0
entry_proc
read_input
sobel
filterSingle
filterSingle_1
filterSingle_2
filter
response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2
response
findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2
findCorner_Pipeline_VITIS_LOOP_452_9
findCorner
write_result
harris
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/read_input.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_1.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filterSingle_2.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/filter.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/response.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner_Pipeline_VITIS_LOOP_452_9.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/findCorner.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/write_result.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.constraint.tcl 
Execute       sc_get_clocks harris 
Execute       source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST harris MODULE2INSTS {harris harris read_input read_input_U0 sobel sobel_U0 filter filter_U0 filterSingle filterSingle_U0 filterSingle_1 filterSingle_1_U0 filterSingle_2 filterSingle_2_U0 entry_proc entry_proc_U0 response response_U0 response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76 findCorner findCorner_U0 findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22 findCorner_Pipeline_VITIS_LOOP_452_9 grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30 write_result write_result_U0} INST2MODULE {harris harris read_input_U0 read_input sobel_U0 sobel filter_U0 filter filterSingle_U0 filterSingle filterSingle_1_U0 filterSingle_1 filterSingle_2_U0 filterSingle_2 entry_proc_U0 entry_proc response_U0 response grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76 response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 findCorner_U0 findCorner grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22 findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30 findCorner_Pipeline_VITIS_LOOP_452_9 write_result_U0 write_result} INSTDATA {harris {DEPTH 1 CHILDREN {read_input_U0 sobel_U0 filter_U0 entry_proc_U0 response_U0 findCorner_U0 write_result_U0}} read_input_U0 {DEPTH 2 CHILDREN {}} sobel_U0 {DEPTH 2 CHILDREN {}} filter_U0 {DEPTH 2 CHILDREN {filterSingle_U0 filterSingle_1_U0 filterSingle_2_U0}} filterSingle_U0 {DEPTH 3 CHILDREN {}} filterSingle_1_U0 {DEPTH 3 CHILDREN {}} filterSingle_2_U0 {DEPTH 3 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} response_U0 {DEPTH 2 CHILDREN grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76} grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76 {DEPTH 3 CHILDREN {}} findCorner_U0 {DEPTH 2 CHILDREN {grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22 grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30}} grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22 {DEPTH 3 CHILDREN {}} grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30 {DEPTH 3 CHILDREN {}} write_result_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_105_p2 SOURCE harris.cpp:10 VARIABLE add_ln10 LOOP mem_rd BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sobel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rowBuffer_U SOURCE harris.cpp:159 VARIABLE rowBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_317_p2 SOURCE harris.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_354_p2 SOURCE harris.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_fu_801_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_805_p2 SOURCE harris.cpp:70 VARIABLE sub_ln70 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_fu_809_p2 SOURCE harris.cpp:68 VARIABLE sub_ln68 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_1_fu_813_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_1_fu_817_p2 SOURCE harris.cpp:70 VARIABLE sub_ln70_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_1_fu_821_p2 SOURCE harris.cpp:68 VARIABLE sub_ln68_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_2_fu_825_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_2 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_3_fu_838_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_3 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_4_fu_851_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_4 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_5_fu_864_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_5 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_6_fu_877_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_6 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln69_7_fu_890_p2 SOURCE harris.cpp:69 VARIABLE sub_ln69_7 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln83_fu_903_p2 SOURCE harris.cpp:83 VARIABLE sub_ln83 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_fu_907_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln82_fu_911_p2 SOURCE harris.cpp:82 VARIABLE sub_ln82 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_1_fu_915_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_2_fu_919_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_2 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_3_fu_923_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_3 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_4_fu_927_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_4 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_5_fu_931_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_5 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_6_fu_935_p2 SOURCE harris.cpp:84 VARIABLE sub_ln84_6 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_1180_p2 SOURCE harris.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U5 SOURCE harris.cpp:204 VARIABLE mul_ln204 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U6 SOURCE harris.cpp:205 VARIABLE mul_ln205 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U7 SOURCE harris.cpp:206 VARIABLE mul_ln206 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U8 SOURCE harris.cpp:204 VARIABLE mul_ln204_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U9 SOURCE harris.cpp:205 VARIABLE mul_ln205_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U10 SOURCE harris.cpp:206 VARIABLE mul_ln206_1 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U11 SOURCE harris.cpp:204 VARIABLE mul_ln204_2 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U12 SOURCE harris.cpp:205 VARIABLE mul_ln205_2 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U13 SOURCE harris.cpp:206 VARIABLE mul_ln206_2 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U14 SOURCE harris.cpp:204 VARIABLE mul_ln204_3 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U15 SOURCE harris.cpp:205 VARIABLE mul_ln205_3 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U16 SOURCE harris.cpp:206 VARIABLE mul_ln206_3 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U17 SOURCE harris.cpp:204 VARIABLE mul_ln204_4 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U18 SOURCE harris.cpp:205 VARIABLE mul_ln205_4 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U19 SOURCE harris.cpp:206 VARIABLE mul_ln206_4 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U20 SOURCE harris.cpp:204 VARIABLE mul_ln204_5 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U21 SOURCE harris.cpp:205 VARIABLE mul_ln205_5 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U22 SOURCE harris.cpp:206 VARIABLE mul_ln206_5 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U23 SOURCE harris.cpp:204 VARIABLE mul_ln204_6 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U24 SOURCE harris.cpp:205 VARIABLE mul_ln205_6 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U25 SOURCE harris.cpp:206 VARIABLE mul_ln206_6 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U26 SOURCE harris.cpp:204 VARIABLE mul_ln204_7 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U27 SOURCE harris.cpp:205 VARIABLE mul_ln205_7 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U28 SOURCE harris.cpp:206 VARIABLE mul_ln206_7 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_340_p2 SOURCE harris.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_164_1_VITIS_LOOP_165_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 72 BRAM 22 URAM 0}} filterSingle {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rowBuffer_U SOURCE harris.cpp:236 VARIABLE rowBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_400_p2 SOURCE harris.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_3_fu_426_p2 SOURCE harris.cpp:241 VARIABLE add_ln241_3 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_98_fu_1287_p2 SOURCE harris.cpp:90 VARIABLE res_98 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_99_fu_1435_p2 SOURCE harris.cpp:91 VARIABLE res_99 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_100_fu_1579_p2 SOURCE harris.cpp:92 VARIABLE res_100 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_101_fu_1723_p2 SOURCE harris.cpp:93 VARIABLE res_101 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_30_fu_1116_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_30 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_39_fu_1174_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_39 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_102_fu_1307_p2 SOURCE harris.cpp:90 VARIABLE res_102 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_103_fu_1453_p2 SOURCE harris.cpp:91 VARIABLE res_103 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_104_fu_1597_p2 SOURCE harris.cpp:92 VARIABLE res_104 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_105_fu_1731_p2 SOURCE harris.cpp:93 VARIABLE res_105 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_40_fu_1178_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_40 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_106_fu_1327_p2 SOURCE harris.cpp:90 VARIABLE res_106 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_107_fu_1471_p2 SOURCE harris.cpp:91 VARIABLE res_107 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_108_fu_1615_p2 SOURCE harris.cpp:92 VARIABLE res_108 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_109_fu_1739_p2 SOURCE harris.cpp:93 VARIABLE res_109 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_110_fu_1187_p2 SOURCE harris.cpp:90 VARIABLE res_110 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_111_fu_1345_p2 SOURCE harris.cpp:91 VARIABLE res_111 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_112_fu_1489_p2 SOURCE harris.cpp:92 VARIABLE res_112 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_113_fu_1633_p2 SOURCE harris.cpp:93 VARIABLE res_113 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_114_fu_1207_p2 SOURCE harris.cpp:90 VARIABLE res_114 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_115_fu_1363_p2 SOURCE harris.cpp:91 VARIABLE res_115 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_116_fu_1507_p2 SOURCE harris.cpp:92 VARIABLE res_116 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_117_fu_1641_p2 SOURCE harris.cpp:93 VARIABLE res_117 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_118_fu_1227_p2 SOURCE harris.cpp:90 VARIABLE res_118 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_119_fu_1381_p2 SOURCE harris.cpp:91 VARIABLE res_119 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_120_fu_1525_p2 SOURCE harris.cpp:92 VARIABLE res_120 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_121_fu_1649_p2 SOURCE harris.cpp:93 VARIABLE res_121 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_122_fu_1247_p2 SOURCE harris.cpp:90 VARIABLE res_122 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_123_fu_1399_p2 SOURCE harris.cpp:91 VARIABLE res_123 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_124_fu_1543_p2 SOURCE harris.cpp:92 VARIABLE res_124 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_125_fu_1657_p2 SOURCE harris.cpp:93 VARIABLE res_125 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_126_fu_1267_p2 SOURCE harris.cpp:90 VARIABLE res_126 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_127_fu_1417_p2 SOURCE harris.cpp:91 VARIABLE res_127 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_128_fu_1561_p2 SOURCE harris.cpp:92 VARIABLE res_128 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_129_fu_1665_p2 SOURCE harris.cpp:93 VARIABLE res_129 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_472_p2 SOURCE harris.cpp:242 VARIABLE add_ln242 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 22 URAM 0}} filterSingle_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rowBuffer_U SOURCE harris.cpp:236 VARIABLE rowBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_400_p2 SOURCE harris.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_2_fu_426_p2 SOURCE harris.cpp:241 VARIABLE add_ln241_2 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_59_fu_1287_p2 SOURCE harris.cpp:90 VARIABLE res_59 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_60_fu_1435_p2 SOURCE harris.cpp:91 VARIABLE res_60 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_61_fu_1579_p2 SOURCE harris.cpp:92 VARIABLE res_61 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_62_fu_1723_p2 SOURCE harris.cpp:93 VARIABLE res_62 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_16_fu_1116_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_16 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_22_fu_1174_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_22 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_63_fu_1307_p2 SOURCE harris.cpp:90 VARIABLE res_63 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_64_fu_1453_p2 SOURCE harris.cpp:91 VARIABLE res_64 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_65_fu_1597_p2 SOURCE harris.cpp:92 VARIABLE res_65 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_66_fu_1731_p2 SOURCE harris.cpp:93 VARIABLE res_66 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_23_fu_1178_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_23 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_67_fu_1327_p2 SOURCE harris.cpp:90 VARIABLE res_67 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_68_fu_1471_p2 SOURCE harris.cpp:91 VARIABLE res_68 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_69_fu_1615_p2 SOURCE harris.cpp:92 VARIABLE res_69 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_70_fu_1739_p2 SOURCE harris.cpp:93 VARIABLE res_70 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_71_fu_1187_p2 SOURCE harris.cpp:90 VARIABLE res_71 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_72_fu_1345_p2 SOURCE harris.cpp:91 VARIABLE res_72 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_73_fu_1489_p2 SOURCE harris.cpp:92 VARIABLE res_73 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_74_fu_1633_p2 SOURCE harris.cpp:93 VARIABLE res_74 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_75_fu_1207_p2 SOURCE harris.cpp:90 VARIABLE res_75 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_76_fu_1363_p2 SOURCE harris.cpp:91 VARIABLE res_76 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_77_fu_1507_p2 SOURCE harris.cpp:92 VARIABLE res_77 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_78_fu_1641_p2 SOURCE harris.cpp:93 VARIABLE res_78 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_79_fu_1227_p2 SOURCE harris.cpp:90 VARIABLE res_79 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_80_fu_1381_p2 SOURCE harris.cpp:91 VARIABLE res_80 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_81_fu_1525_p2 SOURCE harris.cpp:92 VARIABLE res_81 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_82_fu_1649_p2 SOURCE harris.cpp:93 VARIABLE res_82 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_83_fu_1247_p2 SOURCE harris.cpp:90 VARIABLE res_83 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_84_fu_1399_p2 SOURCE harris.cpp:91 VARIABLE res_84 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_85_fu_1543_p2 SOURCE harris.cpp:92 VARIABLE res_85 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_86_fu_1657_p2 SOURCE harris.cpp:93 VARIABLE res_86 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_87_fu_1267_p2 SOURCE harris.cpp:90 VARIABLE res_87 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_88_fu_1417_p2 SOURCE harris.cpp:91 VARIABLE res_88 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_89_fu_1561_p2 SOURCE harris.cpp:92 VARIABLE res_89 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_90_fu_1665_p2 SOURCE harris.cpp:93 VARIABLE res_90 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_472_p2 SOURCE harris.cpp:242 VARIABLE add_ln242 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 22 URAM 0}} filterSingle_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rowBuffer_U SOURCE harris.cpp:236 VARIABLE rowBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_400_p2 SOURCE harris.cpp:241 VARIABLE add_ln241 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_1_fu_426_p2 SOURCE harris.cpp:241 VARIABLE add_ln241_1 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_20_fu_1287_p2 SOURCE harris.cpp:90 VARIABLE res_20 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_21_fu_1435_p2 SOURCE harris.cpp:91 VARIABLE res_21 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_22_fu_1579_p2 SOURCE harris.cpp:92 VARIABLE res_22 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_23_fu_1723_p2 SOURCE harris.cpp:93 VARIABLE res_23 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_2_fu_1116_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_2 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_5_fu_1174_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_5 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_24_fu_1307_p2 SOURCE harris.cpp:90 VARIABLE res_24 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_25_fu_1453_p2 SOURCE harris.cpp:91 VARIABLE res_25 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_26_fu_1597_p2 SOURCE harris.cpp:92 VARIABLE res_26 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_27_fu_1731_p2 SOURCE harris.cpp:93 VARIABLE res_27 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_6_fu_1178_p2 SOURCE harris.cpp:113 VARIABLE add_ln113_6 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_28_fu_1327_p2 SOURCE harris.cpp:90 VARIABLE res_28 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_29_fu_1471_p2 SOURCE harris.cpp:91 VARIABLE res_29 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_30_fu_1615_p2 SOURCE harris.cpp:92 VARIABLE res_30 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_31_fu_1739_p2 SOURCE harris.cpp:93 VARIABLE res_31 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_32_fu_1187_p2 SOURCE harris.cpp:90 VARIABLE res_32 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_33_fu_1345_p2 SOURCE harris.cpp:91 VARIABLE res_33 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_34_fu_1489_p2 SOURCE harris.cpp:92 VARIABLE res_34 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_35_fu_1633_p2 SOURCE harris.cpp:93 VARIABLE res_35 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_36_fu_1207_p2 SOURCE harris.cpp:90 VARIABLE res_36 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_37_fu_1363_p2 SOURCE harris.cpp:91 VARIABLE res_37 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_38_fu_1507_p2 SOURCE harris.cpp:92 VARIABLE res_38 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_39_fu_1641_p2 SOURCE harris.cpp:93 VARIABLE res_39 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_40_fu_1227_p2 SOURCE harris.cpp:90 VARIABLE res_40 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_41_fu_1381_p2 SOURCE harris.cpp:91 VARIABLE res_41 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_42_fu_1525_p2 SOURCE harris.cpp:92 VARIABLE res_42 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_43_fu_1649_p2 SOURCE harris.cpp:93 VARIABLE res_43 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_44_fu_1247_p2 SOURCE harris.cpp:90 VARIABLE res_44 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_45_fu_1399_p2 SOURCE harris.cpp:91 VARIABLE res_45 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_46_fu_1543_p2 SOURCE harris.cpp:92 VARIABLE res_46 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_47_fu_1657_p2 SOURCE harris.cpp:93 VARIABLE res_47 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_48_fu_1267_p2 SOURCE harris.cpp:90 VARIABLE res_48 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_49_fu_1417_p2 SOURCE harris.cpp:91 VARIABLE res_49 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_50_fu_1561_p2 SOURCE harris.cpp:92 VARIABLE res_50 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_51_fu_1665_p2 SOURCE harris.cpp:93 VARIABLE res_51 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_472_p2 SOURCE harris.cpp:242 VARIABLE add_ln242 LOOP VITIS_LOOP_241_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 22 URAM 0}} response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_149_p2 SOURCE harris.cpp:325 VARIABLE add_ln325 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_fu_382_p2 SOURCE harris.cpp:333 VARIABLE trace LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U63 SOURCE harris.cpp:334 VARIABLE traceSquare LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U47 SOURCE harris.cpp:335 VARIABLE det1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U48 SOURCE harris.cpp:336 VARIABLE det2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_fu_510_p2 SOURCE harris.cpp:337 VARIABLE det LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U71 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_613_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_1_fu_394_p2 SOURCE harris.cpp:333 VARIABLE trace_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U64 SOURCE harris.cpp:334 VARIABLE traceSquare_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U49 SOURCE harris.cpp:335 VARIABLE det1_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U50 SOURCE harris.cpp:336 VARIABLE det2_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_1_fu_514_p2 SOURCE harris.cpp:337 VARIABLE det_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U72 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_1 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_2_fu_645_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_2_fu_406_p2 SOURCE harris.cpp:333 VARIABLE trace_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U65 SOURCE harris.cpp:334 VARIABLE traceSquare_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U51 SOURCE harris.cpp:335 VARIABLE det1_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U52 SOURCE harris.cpp:336 VARIABLE det2_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_2_fu_518_p2 SOURCE harris.cpp:337 VARIABLE det_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U73 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_2 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_4_fu_677_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_3_fu_418_p2 SOURCE harris.cpp:333 VARIABLE trace_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U66 SOURCE harris.cpp:334 VARIABLE traceSquare_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U53 SOURCE harris.cpp:335 VARIABLE det1_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U54 SOURCE harris.cpp:336 VARIABLE det2_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_3_fu_522_p2 SOURCE harris.cpp:337 VARIABLE det_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U74 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_3 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_6_fu_709_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_4_fu_430_p2 SOURCE harris.cpp:333 VARIABLE trace_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U67 SOURCE harris.cpp:334 VARIABLE traceSquare_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U55 SOURCE harris.cpp:335 VARIABLE det1_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U56 SOURCE harris.cpp:336 VARIABLE det2_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_4_fu_526_p2 SOURCE harris.cpp:337 VARIABLE det_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U75 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_4 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_8_fu_741_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_8 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_5_fu_442_p2 SOURCE harris.cpp:333 VARIABLE trace_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U68 SOURCE harris.cpp:334 VARIABLE traceSquare_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U57 SOURCE harris.cpp:335 VARIABLE det1_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U58 SOURCE harris.cpp:336 VARIABLE det2_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_5_fu_530_p2 SOURCE harris.cpp:337 VARIABLE det_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U76 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_5 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_10_fu_773_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_10 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_6_fu_454_p2 SOURCE harris.cpp:333 VARIABLE trace_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U69 SOURCE harris.cpp:334 VARIABLE traceSquare_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U59 SOURCE harris.cpp:335 VARIABLE det1_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U60 SOURCE harris.cpp:336 VARIABLE det2_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_6_fu_534_p2 SOURCE harris.cpp:337 VARIABLE det_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U77 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_6 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_12_fu_805_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_12 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trace_7_fu_466_p2 SOURCE harris.cpp:333 VARIABLE trace_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U70 SOURCE harris.cpp:334 VARIABLE traceSquare_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U61 SOURCE harris.cpp:335 VARIABLE det1_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_5_1_U62 SOURCE harris.cpp:336 VARIABLE det2_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME det_7_fu_538_p2 SOURCE harris.cpp:337 VARIABLE det_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32s_21ns_52_5_1_U78 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_7 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_14_fu_837_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_14 LOOP VITIS_LOOP_325_1_VITIS_LOOP_326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 88 BRAM 0 URAM 0}} response {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_151_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:604} VARIABLE man_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_fu_128_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:597} VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub30_i_i_fu_164_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:597} VARIABLE sub30_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub31_i_i_fu_169_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:597} VARIABLE sub31_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 88 BRAM 0 URAM 0}} findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rowBuffer_U SOURCE harris.cpp:370 VARIABLE rowBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_408_p2 SOURCE harris.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_375_1_VITIS_LOOP_376_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_1_fu_434_p2 SOURCE harris.cpp:375 VARIABLE add_ln375_1 LOOP VITIS_LOOP_375_1_VITIS_LOOP_376_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_486_p2 SOURCE harris.cpp:376 VARIABLE add_ln376 LOOP VITIS_LOOP_375_1_VITIS_LOOP_376_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 22 URAM 0}} findCorner_Pipeline_VITIS_LOOP_452_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_62_p2 SOURCE harris.cpp:452 VARIABLE m_2 LOOP VITIS_LOOP_452_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_result {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_99_p2 SOURCE harris.cpp:31 VARIABLE add_ln31 LOOP mem_wr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} harris {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME alpha_c_U SOURCE {} VARIABLE alpha_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 160 BRAM 245 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} filter {AREA {DSP 0 BRAM 66 URAM 0}} findCorner {AREA {DSP 0 BRAM 22 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for harris.
INFO: [VLOG 209-307] Generating Verilog RTL for harris.
Execute       syn_report -model harris -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.78 MHz
Command     autosyn done; 22.881 sec.
Command   csynth_design done; 38.631 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 5 seconds. Elapsed time: 38.631 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 40.856 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1 opened at Sun Nov 13 19:19:22 +0800 2022
Execute     ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.925 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.099 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.129 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.177 sec.
Execute   create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
Execute     ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute   source ./hls_harris_prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_harris_prj/solution1/directives.tcl
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/harris_test.cpp C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.619 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/harris.cpp C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/./sim/autowrap/testbench/harris.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.819 sec.
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.332 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
Execute     source C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labC/labC_Harris/hls_harris_prj/solution1/.autopilot/db/harris.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 14.586 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 25.564 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.564 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 27.938 sec.
Execute cleanup_all 
