[  110.855351] ISP Register Monitor v1.3 initializing
[  110.855490] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  110.883160] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  110.884714] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  110.884852] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  112.824680] TX ISP driver initializing with new subdevice management system...
[  112.824693] *** Using reference driver interrupt-driven frame processing ***
[  112.824699] *** CRITICAL: REGISTERING SUBDEV PLATFORM DRIVERS FIRST ***
[  112.824705] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  112.838355] All ISP subdev platform drivers registered successfully
[  112.838369] *** SUBDEV PLATFORM DRIVERS REGISTERED - VIC/CSI/VIN/CORE DRIVERS AVAILABLE ***
[  112.838374] *** CRITICAL: INITIALIZING SUBDEVICE REGISTRY BEFORE MAIN PLATFORM DEVICE ***
[  112.838379] *** CRITICAL: Registering main platform driver ***
[  112.843797] *** Main platform driver registered successfully ***
[  112.843810] *** REFERENCE DRIVER: Subdev platform devices will be registered by tx_isp_create_graph_and_nodes ***
[  112.851877] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  112.851895] *** PROBE: ISP device allocated successfully: 81124000 ***
[  112.851911] *** PROBE: ISP device mutex and spinlock initialized ***
[  112.851918] *** PROBE: Event callback structure initialized at 0x85f27200 (offset 0xc from isp_dev) ***
[  112.851928] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  112.851935] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  112.851941] *** PROBE: Platform data: c0691c48 ***
[  112.851947] *** PROBE: Platform data validation passed ***
[  112.851952] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  112.851959] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  112.851964] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  112.853919] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  112.853933] *** Registering platform device 0 from platform data ***
[  112.857161] *** tx_isp_subdev_init: CALLED for device 'tx-isp-csi' ***
[  112.857177] *** tx_isp_subdev_init: pdev=c0691950, sd=85205c00, ops=c0691f50 ***
[  112.857183] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  112.857190] *** tx_isp_subdev_init: ops=c0691f50, ops->core=c0691f80 ***
[  112.857196] *** tx_isp_subdev_init: ops->core->init=c0654128 ***
[  112.857203] *** tx_isp_subdev_init: Set sd->dev=c0691960, sd->pdev=c0691950 ***
[  112.857209] *** tx_isp_subdev_init: CSI subdev registered at index 0 ***
[  112.857215] tx_isp_module_init: Module initialized for tx-isp-csi
[  112.857221] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  112.857226] *** CSI: Skipping IRQ request - CSI uses register mapping only ***
[  112.857233] tx_isp_subdev_init: platform_get_resource returned c0691a34 for device tx-isp-csi
[  112.857241] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  112.857251] isp_subdev_init_clks: Initializing 2 clocks
[  112.857259] Found clock: cgu_isp
[  112.857267] ISP clock enabled at 100MHz
[  112.857275] Found ISP clock: isp
[  112.857281] ISP core clock enabled
[  112.862430] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  112.862444] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  112.862453] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.862463] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  112.862473] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.862483] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  112.862496] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.862505] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.862514] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  112.862524] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  112.862534] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  112.862544] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  112.862553] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  112.862563] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  112.862572] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  112.862581] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  112.862591] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  112.862600] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  112.862609] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  112.862621] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  112.862630] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  112.864521] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  112.864536] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  112.864547] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  112.864556] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864565] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864575] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  112.864584] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  112.864594] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  112.864619] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  112.864629] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  112.864640] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  112.864649] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864661] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864670] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864679] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  112.864689] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864698] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  112.864707] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  112.864718] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  112.864727] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  112.864980] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  112.864989] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.864999] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.865009] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.865018] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  112.865027] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.865037] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.865047] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  112.865056] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  112.865065] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  112.865075] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  112.865084] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  112.865093] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  112.865103] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  112.865113] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  112.865122] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  112.865133] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  112.865142] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  112.865151] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  112.865161] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  112.865170] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  112.881567] CPM clock gates configured
[  112.881581] isp_subdev_init_clks: Successfully initialized 2 clocks
[  112.881591] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0691950, sd=85205c00, ourISPdev=81124000 ***
[  112.881599] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-csi' to ourISPdev=81124000 ***
[  112.881605] *** DEBUG: Device name comparison - checking 'tx-isp-csi' ***
[  112.881611] *** DEBUG: About to check device name matches ***
[  112.881617] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  112.881623] *** LINKED CSI device: 85205c00, regs: b0022000 ***
[  112.881631] *** CSI PROBE: Set dev_priv to csi_dev 85205c00 AFTER subdev_init ***
[  112.881637] *** CSI PROBE: Set host_priv to csi_dev 85205c00 AFTER subdev_init ***
[  112.881643] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  112.881649] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  112.881672] *** Platform device 0 (tx-isp-csi) registered successfully ***
[  112.881679] *** Registering platform device 1 from platform data ***
[  112.884296] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  112.884311] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  112.884317] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  112.884323] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  112.884330] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  112.884336] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  112.884341] *** VIC will operate in FULL mode with complete buffer operations ***
[  112.884347] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  112.884354] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  112.884360] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  112.884366] *** VIC PROBE: Stored vic_dev pointer 85f22000 in subdev dev_priv ***
[  112.884373] *** VIC PROBE: Set host_priv to vic_dev 85f22000 for Binary Ninja compatibility ***
[  112.884379] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  112.884387] *** tx_isp_subdev_init: pdev=c0691a50, sd=85f22000, ops=c0691ee0 ***
[  112.884393] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  112.884401] *** tx_isp_subdev_init: ops=c0691ee0, ops->core=c0691ef8 ***
[  112.884407] *** tx_isp_subdev_init: ops->core->init=c0652988 ***
[  112.884413] *** tx_isp_subdev_init: Set sd->dev=c0691a60, sd->pdev=c0691a50 ***
[  112.884419] *** tx_isp_subdev_init: VIC device linked and registered at index 1 ***
[  112.884425] tx_isp_module_init: Module initialized for isp-w02
[  112.884431] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  112.884439] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  112.884445] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  112.884455] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c065c6dc, thread=c064fc0c, flags=0x80, name=isp-w02, dev_id=81124000) ***
[  112.891618] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  112.891629] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  112.891637] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  112.891644] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  112.891652] tx_isp_subdev_init: platform_get_resource returned c0691b34 for device isp-w02
[  112.891660] tx_isp_subdev_init: Memory resource found: start=0x133e0000, end=0x133effff, size=0x00010000
[  112.891670] isp_subdev_init_clks: Initializing 2 clocks
[  112.891679] Found clock: cgu_isp
[  112.891685] ISP clock enabled at 100MHz
[  112.891693] Found ISP clock: isp
[  112.891697] ISP core clock enabled
[  112.921375] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  112.921390] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  112.921399] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  112.921409] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  112.921421] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  112.921431] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  112.921440] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  112.921449] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  112.921462] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  112.921471] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  112.921481] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  112.921490] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  112.921499] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  112.921509] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  112.921581] CPM clock gates configured
[  112.921588] isp_subdev_init_clks: Successfully initialized 2 clocks
[  112.921598] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0691a50, sd=85f22000, ourISPdev=81124000 ***
[  112.921605] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[  112.921611] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  112.921617] *** DEBUG: About to check device name matches ***
[  112.921622] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  112.921628] *** DEBUG: Retrieved vic_dev from subdev data: 85f22000 ***
[  112.921635] *** DEBUG: About to set ourISPdev->vic_dev = 85f22000 ***
[  112.921641] *** DEBUG: ourISPdev before linking: 81124000 ***
[  112.921646] *** DEBUG: ourISPdev->vic_dev set to: 85f22000 ***
[  112.921652] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  112.921659] *** MAPPED secondary VIC registers: b0023000 (0x10023000) ***
[  112.921664] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  112.921672] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  112.921691] *** Platform device 1 (isp-w02) registered successfully ***
[  112.921698] *** Registering platform device 2 from platform data ***
[  112.921825] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  112.921838] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  112.921847] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  112.921857] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  112.921866] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  112.921875] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  112.921885] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  112.921894] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  112.921904] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  112.921913] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  112.921923] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  112.921932] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  112.921941] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  112.921957] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  112.921967] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  112.921976] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  112.924723] *** tx_isp_subdev_init: CALLED for device 'tx-isp-vin' ***
[  112.924739] *** tx_isp_subdev_init: pdev=c0691878, sd=80542200, ops=c0692d84 ***
[  112.924745] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  112.924753] *** tx_isp_subdev_init: ops=c0692d84, ops->core=c0692da4 ***
[  112.924759] *** tx_isp_subdev_init: ops->core->init=c0670c04 ***
[  112.924765] *** tx_isp_subdev_init: Set sd->dev=c0691888, sd->pdev=c0691878 ***
[  112.924772] *** tx_isp_subdev_init: NOT A SENSOR - ops=c0692d84 ***
[  112.924779] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c0691f50 ***
[  112.924785] tx_isp_module_init: Module initialized for tx-isp-vin
[  112.924791] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  112.924799] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0691878, sd=80542200, ourISPdev=81124000 ***
[  112.924807] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-vin' to ourISPdev=81124000 ***
[  112.924813] *** DEBUG: Device name comparison - checking 'tx-isp-vin' ***
[  112.924818] *** DEBUG: About to check device name matches ***
[  112.924823] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  112.924829] *** LINKED VIN device: 80542200 ***
[  112.924837] *** VIN SUBDEV OPS CONFIGURED: core=c0692da4, video=c0692d98, s_stream=c0670a9c ***
[  112.924843] *** REGISTERED VIN SUBDEV AT INDEX 2 WITH VIDEO OPS ***
[  112.924848] *** VIN INITIALIZATION DEFERRED TO SENSOR REGISTRATION PHASE ***
[  112.924854] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  112.924873] *** Platform device 2 (tx-isp-vin) registered successfully ***
[  112.924880] *** Registering platform device 3 from platform data ***
[  112.931782] *** Platform device 3 (tx-isp-fs) registered successfully ***
[  112.931794] *** Registering platform device 4 from platform data ***
[  112.934292] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  112.934306] *** tx_isp_create_core_device: Creating ISP core device ***
[  112.934316] *** tx_isp_create_core_device: Core device created successfully: 85f22400 ***
[  112.934323] *** CORE PROBE: Set dev_priv to core_dev 85f22400 ***
[  112.934329] *** CORE PROBE: Set host_priv to core_dev 85f22400 - PREVENTS BadVA CRASH ***
[  112.934335] *** tx_isp_subdev_init: CALLED for device 'tx-isp-core' ***
[  112.934343] *** tx_isp_subdev_init: pdev=c0691600, sd=85f22400, ops=c0691d08 ***
[  112.934349] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  112.934357] *** tx_isp_subdev_init: ops=c0691d08, ops->core=c0691d38 ***
[  112.934363] *** tx_isp_subdev_init: ops->core->init=c0662b34 ***
[  112.934369] *** tx_isp_subdev_init: Set sd->dev=c0691610, sd->pdev=c0691600 ***
[  112.934375] *** tx_isp_subdev_init: Core ISP subdev registration handled by core device ***
[  112.934381] tx_isp_module_init: Module initialized for tx-isp-core
[  112.934387] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  112.934395] *** tx_isp_request_irq: platform_get_irq returned 37 for device tx-isp-core ***
[  112.934402] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: tx-isp-core) ***
[  112.934413] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c065c6dc, thread=c064fc0c, flags=0x80, name=tx-isp-core, dev_id=81124000) ***
[  112.936768] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  112.936780] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  112.936787] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  112.936795] *** tx_isp_request_irq: IRQ 37 registered successfully for tx-isp-core ***
[  112.936803] tx_isp_subdev_init: platform_get_resource returned c06916e4 for device tx-isp-core
[  112.936811] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x1330ffff, size=0x00010000
[  112.936821] isp_subdev_init_clks: Initializing 3 clocks
[  112.936829] Found clock: cgu_isp
[  112.936835] ISP clock enabled at 100MHz
[  112.936843] Found ISP clock: isp
[  112.936848] ISP core clock enabled
[  112.936855] Found CSI clock: csi
[  112.936860] CSI/MIPI clock enabled
[  112.961566] CPM clock gates configured
[  112.961579] isp_subdev_init_clks: Successfully initialized 3 clocks
[  112.961590] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0691600, sd=85f22400, ourISPdev=81124000 ***
[  112.961598] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-core' to ourISPdev=81124000 ***
[  112.961604] *** DEBUG: Device name comparison - checking 'tx-isp-core' ***
[  112.961609] *** DEBUG: About to check device name matches ***
[  112.961617] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  112.961622] *** CRITICAL FIX: Core device linked to global ISP device ***
[  112.961628] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  112.961635] *** tx_isp_core_device_init: Initializing core device: 85f22400 ***
[  112.961647] *** tx_isp_core_device_init: Core device initialized successfully ***
[  112.961653] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  112.961661] *** tx_isp_link_core_device: Linking core device 85f22400 to ISP device 81124000 ***
[  112.961666] *** tx_isp_link_core_device: Core device linked successfully ***
[  112.961673] *** Core subdev registered at index 4: 85f22400 ***
[  112.961686] *** tx_isp_core_probe: Assigned frame_channels=85f22800 to core_dev ***
[  112.961691] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  112.961697] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  112.961703] *** tx_isp_core_probe: Calling sensor_early_init ***
[  112.961709] sensor_early_init: Preparing sensor infrastructure
[  112.961714] sensor_early_init: Calling tx_isp_detect_and_register_sensors
[  112.961719] *** CRITICAL: Creating I2C sensor devices during ISP initialization ***
[  112.961725] *** Calling subdev_sensor_ops_ioctl with IOCTL 0x2000000 to create I2C sensor device ***
[  112.961731] *** Calling sensor IOCTL 0x2000000 on Core subdev 85f22400 ***
[  112.961738] subdev_sensor_ops_ioctl: cmd=0x2000000
[  112.961743] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  112.961749] *** Creating I2C sensor device on adapter 0 ***
[  112.961757] *** Creating I2C device: gc2053 at 0x37 ***
[  112.961762] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  112.961770] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  112.961776] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  112.974269] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  112.974561] *** MIPS-SAFE: I2C device created successfully at 0x854b6400 ***
[  112.974572] *** MIPS-SAFE: Device driver not loaded or not aligned ***
[  112.974581] *** I2C DEVICE STORED: gc2053 at 0x37 - probe may complete later ***
[  112.974587] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  112.974594] *** I2C sensor device created successfully via Core sensor IOCTL ***
[  112.974600] *** tx_isp_core_probe: Core device setup complete ***
[  112.974606] ***   - Core device: 85f22400 ***
[  112.974611] ***   - Channel count: 6 ***
[  112.974617] ***   - Linked to ISP device: 81124000 ***
[  112.974623] *** tx_isp_core_probe: Initializing core tuning system ***
[  112.974629] isp_core_tuning_init: Initializing tuning data structure
[  112.974642] isp_core_tuning_init: Tuning data structure initialized at 84d1e000
[  112.974648] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  112.974654] *** SAFE: mode_flag properly initialized using struct member access ***
[  112.974659] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  112.974665] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  112.974670] ***   - Core device: 85f22400 ***
[  112.974676] ***   - Tuning device: 84d1e000 ***
[  112.974681] *** tx_isp_core_probe: Creating frame channel devices ***
[  112.974687] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  112.981739] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  112.984273] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  112.986918] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  112.991755] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  112.991765] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  112.991770] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  112.991776] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  112.991782] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  112.991791] tisp_code_create_tuning_node: Allocated dynamic major 251
[  113.001749] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  113.001761] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  113.001767] *** tx_isp_core_probe: Core probe completed successfully ***
[  113.001787] *** Platform device 4 (tx-isp-core) registered successfully ***
[  113.001794] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  113.001802] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  113.001810] *** Frame channel 1 initialized: 640x360, state=2 ***
[  113.001815] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  113.001823] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f22000 ***
[  113.001829] *** tx_isp_module_init: VIC device successfully linked ***
[  113.001835] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  113.001840] *** PROBE: Binary Ninja reference implementation complete ***
[  113.001849] *** SUCCESS: ourISPdev allocated by probe function: 81124000 ***
[  113.001855] *** Following reference driver: IRQ registration handled by tx_isp_request_irq ***
[  113.001861] TX ISP driver initialized successfully - probe function will handle device setup
[  113.013181] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  113.013196] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  113.013205] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  114.220237] === gc2053 SENSOR MODULE INIT ===
[  114.220317] === GC2053 SENSOR PROBE START ===
[  114.220327] sensor_probe: client=854b6400, addr=0x37, adapter=84074c10 (i2c0)
[  114.220333] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  114.220339] Requesting reset GPIO 18
[  114.220347] GPIO reset sequence: HIGH -> LOW -> HIGH
[  114.441601] GPIO reset sequence completed successfully
[  114.441614] === GPIO INITIALIZATION COMPLETE ===
[  114.441625] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  114.441640] sensor_probe: data_interface=1, sensor_max_fps=30
[  114.441645] sensor_probe: MIPI 30fps
[  114.441653] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  114.441661] *** tx_isp_subdev_init: pdev=c06b2f18, sd=85f22c00, ops=c06b2ff8 ***
[  114.441667] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[  114.441673] *** tx_isp_subdev_init: ops=c06b2ff8, ops->core=c06b3024 ***
[  114.441680] *** tx_isp_subdev_init: ops->core->init=c06b0678 ***
[  114.441687] *** tx_isp_subdev_init: Set sd->dev=c06b2f28, sd->pdev=c06b2f18 ***
[  114.441694] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06b2ff8, ops->sensor=c06b300c ***
[  114.441699] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  114.441707] *** tx_isp_subdev_init: SENSOR subdev registered at index 5, sd=85f22c00 ***
[  114.441713] *** tx_isp_subdev_init: SENSOR ops=c06b2ff8, ops->sensor=c06b300c ***
[  114.441720] tx_isp_module_init: Module initialized for (null)
[  114.441726] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  114.441734] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b2f18, sd=85f22c00, ourISPdev=81124000 ***
[  114.441741] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[  114.441747] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  114.441753] *** DEBUG: About to check device name matches ***
[  114.441759] *** DETECTED SENSOR DEVICE: 'gc2053' - registering in subdev array ***
[  114.441765] *** SENSOR 'gc2053' registered at subdev index 6 ***
[  114.441772] *** SENSOR subdev: 85f22c00, ops: c06b2ff8 ***
[  114.441778] *** SENSOR ops->sensor: c06b300c ***
[  114.441784] sensor_probe: I2C client association complete
[  114.441792]   sd=85f22c00, client=854b6400, addr=0x37, adapter=i2c0
[  114.441797] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  114.441806] sensor_read: reg=0xf0, client=854b6400, adapter=i2c0, addr=0x37
[  114.442301] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  114.442308] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  114.442314] *** SUCCESS: I2C communication working after GPIO reset! ***
[  114.442322] sensor_read: reg=0xf1, client=854b6400, adapter=i2c0, addr=0x37
[  114.442807] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  114.442815] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  114.442820] === I2C COMMUNICATION TEST COMPLETE ===
[  114.442827] Registering gc2053 with ISP framework (sd=85f22c00, sensor=85f22c00)
[  114.442834] === KERNEL SENSOR REGISTRATION ===
[  114.442840] Sensor: gc2053 (subdev=85f22c00)
[  114.442846] gc2053 registered with ISP framework successfully
[  114.446852] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
dm[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[  116.596005] VIC activated: state 1 -> 2 (READY)
[  116.596010] *** VIC ACTIVATION: Replenishing free buffer pool ***
[  116.596017] *** VIC ACTIVATION: Added free buffer 0 (aligned struct) ***
[  116.596023] *** VIC ACTIVATION: Added free buffer 1 (aligned struct) ***
[  116.596030] *** VIC ACTIVATION: Added free buffer 2 (aligned struct) ***
[  116.596036] *** VIC ACTIVATION: Added free buffer 3 (aligned struct) ***
[  116.596042] *** VIC ACTIVATION: Added free buffer 4 (aligned struct) ***
[  116.596048] *** VIC ACTIVATION: Free buffer pool replenished - no more 'bank no free' ***
[  116.596054] *** tx_isp_video_s_stream: activate function SUCCESS on subdev[1] ***
[  116.596060] *** tx_isp_video_s_stream: Calling tx_isp_vin_activate_subdev on subdev[2] ***
[  116.596066] *** tx_isp_video_s_stream: activate function SUCCESS on subdev[2] ***
[  116.596073] *** tx_isp_video_s_stream: Calling ispcore_activate_module on subdev[4] ***
[  116.596078] *** ispcore_activate_module: EXACT Binary Ninja implementation ***
[  116.596085] *** ispcore_activate_module: FAILED - result=0x0 ***
[  116.596091] *** tx_isp_video_s_stream: activate function SUCCESS on subdev[4] ***
[  116.596096] *** tx_isp_video_s_stream: Calling core->init ONLY for ISP Core subdev ***
[  116.596103] *** tx_isp_video_s_stream: subdev[0] is sensor - already initialized by activate_module ***
[  116.596110] *** tx_isp_video_s_stream: subdev[1] is sensor - already initialized by activate_module ***
[  116.596116] *** tx_isp_video_s_stream: subdev[2] is sensor - already initialized by activate_module ***
[  116.596122] *** tx_isp_video_s_stream: Calling ispcore_core_ops_init on subdev[4] ***
[  116.596130] *** ispcore_core_ops_init: NEW ARCHITECTURE - Using core device, on=1 ***
[  116.596136] *** ispcore_core_ops_init: core_dev=85f22400 ****** ispcore_core_ops_init: Core device valid, current state=2 ***
[  116.596144] *** ispcore_core_ops_init: Frame sync work structure initialized ***<6>[  116.596150] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.596158] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.596165] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.596172] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.596179] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.596186] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.596193] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.596199] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.596206] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.596213] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.596220] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.596227] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.596234] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.596240] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.596246] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.596252] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.596258] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.596263] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.596268] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.596274] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.596280] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.596286] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.596291] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.596298] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.596304] ispcore_core_ops_init: Sensor available, skipping sensor_attr access for now
[  116.596309] ispcore_core_ops_init: Core device=85f22400, state=2*** ispcore_core_ops_init: INITIALIZING CORE (on=1) ***
[  116.596317] *** ispcore_core_ops_init: Current vic_state (core state): 2 ****** ispcore_core_ops_init: Core in ready state (2) - normal initialization ***
[  116.596326] *** ispcore_core_ops_init: Core state check passed, proceeding with initialization ***<6>[  116.596332] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.596339] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.596346] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.596353] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.596360] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.596367] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.596373] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.596379] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.596386] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.596392] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.596400] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.596406] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.596414] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.596420] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.596426] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.596432] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.596437] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.596442] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.596448] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.596454] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.596460] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.596465] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.596471] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.596477] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.596482] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[  116.596488] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  116.596493] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  116.596500] tisp_init: Initializing ISP hardware for sensor (-1066722760x8275)
[  116.596506] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  116.596514] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  116.596520] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  116.596526] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  116.596532] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  116.596542] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066722760x8275)
[  116.596549] *** tisp_init: ISP control register set to enable processing pipeline ***
[  116.596555] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  116.596560] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  116.596566] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  116.596573] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  116.596580] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  116.596586] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  116.596592] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  116.596602] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  116.596608] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  116.596613] *** This should eliminate green frames by enabling proper color processing ***
[  116.596620] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  116.596626] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  116.596631] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  116.596638] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[  116.596714] *** load_isp_tuning_file: File size = 159736 bytes ***
[  116.612202] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[  116.612216] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[  116.612226] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[  116.612235] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[  116.612245] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  116.612265] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 3750.000 ms)
[  116.614096] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 3750.000 ms)
[  116.614206] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 3750.000 ms)
[  116.614218] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 3750.000 ms)
[  116.614475] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[  116.688314] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  116.688362] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[  116.688368] *** tisp_init: Standard tuning parameters loaded successfully ***
[  116.688375] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[  116.688456] *** load_isp_tuning_file: File size = 159736 bytes ***
[  116.716581] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[  116.716632] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[  116.716638] *** tisp_init: Custom tuning parameters loaded successfully ***
[  116.716646] tisp_set_csc_version: Setting CSC version 0
[  116.716653] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[  116.716659] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  116.716664] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  116.716670] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  116.716675] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  116.716680] *** tisp_init: ISP processing pipeline fully enabled ***
[  116.716686] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  116.716692] tisp_init: ISP memory buffers configured
[  116.716697] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  116.716705] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[  116.716714] tiziano_ae_params_refresh: Refreshing AE parameters
[  116.716726] tiziano_ae_params_refresh: AE parameters refreshed
[  116.716732] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  116.716738] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  116.716744] tiziano_ae_para_addr: Setting up AE parameter addresses
[  116.716749] tiziano_ae_para_addr: AE parameter addresses configured
[  116.716756] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  116.716763] tiziano_ae_set_hardware_param: Parameters written to AE0
[  116.716769] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  116.716776] tiziano_ae_set_hardware_param: Parameters written to AE1
[  116.716784] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  116.716802] tiziano_deflicker_expt: Generated 119 LUT entries
[  116.716808] tisp_event_set_cb: Setting callback for event 1
[  116.716816] tisp_event_set_cb: Event 1 callback set to c0668318
[  116.716821] tisp_event_set_cb: Setting callback for event 6
[  116.716828] tisp_event_set_cb: Event 6 callback set to c0667428
[  116.716833] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  116.716840] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  116.716846] tiziano_awb_init: AWB hardware blocks enabled
[  116.716851] tiziano_gamma_init: Initializing Gamma processing
[  116.716857] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  116.716916] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  116.716922] tiziano_gib_init: Initializing GIB processing
[  116.716927] tiziano_lsc_init: Initializing LSC processing
[  116.716932] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  116.716939] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  116.716944] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  116.717006] tiziano_ccm_init: Initializing Color Correction Matrix
[  116.717011] tiziano_ccm_init: Using linear CCM parameters
[  116.717016] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  116.717023] jz_isp_ccm: EV=64, CT=9984
[  116.717030] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  116.717036] cm_control: saturation=128
[  116.717040] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  116.717047] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  116.717052] tiziano_ccm_init: CCM initialized successfully
[  116.717058] tiziano_dmsc_init: Initializing DMSC processing
[  116.717063] tiziano_sharpen_init: Initializing Sharpening
[  116.717068] tiziano_sharpen_init: Using linear sharpening parameters
[  116.717074] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  116.717081] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  116.717087] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  116.717114] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  116.717119] tiziano_sharpen_init: Sharpening initialized successfully
[  116.717125] tiziano_sdns_init: Initializing SDNS processing
[  116.717133] tiziano_sdns_init: Using linear SDNS parameters
[  116.717138] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  116.717146] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  116.717152] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  116.717185] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  116.717190] tiziano_sdns_init: SDNS processing initialized successfully
[  116.717197] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  116.717202] tiziano_mdns_init: Using linear MDNS parameters
[  116.717213] tiziano_mdns_init: MDNS processing initialized successfully
[  116.717218] tiziano_clm_init: Initializing CLM processing
[  116.717224] tiziano_dpc_init: Initializing DPC processing
[  116.717229] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  116.717235] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  116.717242] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  116.717248] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  116.717263] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  116.717268] tiziano_hldc_init: Initializing HLDC processing
[  116.717275] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  116.717282] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  116.717289] tiziano_adr_params_refresh: Refreshing ADR parameters
[  116.717295] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  116.717300] tiziano_adr_params_init: Initializing ADR parameter arrays
[  116.717307] tisp_adr_set_params: Writing ADR parameters to registers
[  116.717340] tisp_adr_set_params: ADR parameters written to hardware
[  116.717345] tisp_event_set_cb: Setting callback for event 18
[  116.717352] tisp_event_set_cb: Event 18 callback set to c06670c4
[  116.717358] tisp_event_set_cb: Setting callback for event 2
[  116.717364] tisp_event_set_cb: Event 2 callback set to c0667098
[  116.717369] tiziano_adr_init: ADR processing initialized successfully
[  116.717376] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  116.717381] tiziano_bcsh_init: Initializing BCSH processing
[  116.717386] tiziano_ydns_init: Initializing YDNS processing
[  116.717392] tiziano_rdns_init: Initializing RDNS processing
[  116.717396] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[  116.717403] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[  116.717409] tisp_gb_init: Initializing GB processing for WDR
[  116.717414] tisp_dpc_wdr_en: Enable DPC WDR mode
[  116.717420] tisp_lsc_wdr_en: Enable LSC WDR mode
[  116.717426] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  116.717431] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  116.717436] tisp_ccm_wdr_en: Enable CCM WDR mode
[  116.717442] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  116.717447] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  116.717453] tisp_adr_wdr_en: Enable ADR WDR mode
[  116.717458] tisp_defog_wdr_en: Enable Defog WDR mode
[  116.717464] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  116.717469] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  116.717474] tisp_ae_wdr_en: Enable AE WDR mode
[  116.717480] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  116.717485] tiziano_wdr_init: WDR processing initialized successfully
[  116.717490] tisp_gb_init: Initializing GB processing for WDR
[  116.717496] tisp_dpc_wdr_en: Enable DPC WDR mode
[  116.717501] tisp_lsc_wdr_en: Enable LSC WDR mode
[  116.717506] tisp_gamma_wdr_en: Enable Gamma WDR mode
[  116.717512] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[  116.717518] tisp_ccm_wdr_en: Enable CCM WDR mode
[  116.717523] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[  116.717528] tisp_rdns_wdr_en: Enable RDNS WDR mode
[  116.717534] tisp_adr_wdr_en: Enable ADR WDR mode
[  116.717539] tisp_defog_wdr_en: Enable Defog WDR mode
[  116.717545] tisp_mdns_wdr_en: Enable MDNS WDR mode
[  116.717550] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[  116.717556] tisp_ae_wdr_en: Enable AE WDR mode
[  116.717561] tisp_sdns_wdr_en: Enable SDNS WDR mode
[  116.717566] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[  116.717571] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  116.717585] *** tisp_init: AE0 buffer allocated at 0x00578000 ***
[  116.717592] *** CRITICAL FIX: data_b2f3c initialized to 0x80578000 (prevents stack corruption) ***
[  116.717600] *** tisp_init: AE1 buffer allocated at 0x05f40000 ***
[  116.717605] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  116.717612] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[  116.717619] tiziano_ae_params_refresh: Refreshing AE parameters
[  116.717627] tiziano_ae_params_refresh: AE parameters refreshed
[  116.717632] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  116.717638] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  116.717643] tiziano_ae_para_addr: Setting up AE parameter addresses
[  116.717648] tiziano_ae_para_addr: AE parameter addresses configured
[  116.717655] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  116.717662] tiziano_ae_set_hardware_param: Parameters written to AE0
[  116.717668] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  116.717676] tiziano_ae_set_hardware_param: Parameters written to AE1
[  116.717683] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  116.717699] tiziano_deflicker_expt: Generated 119 LUT entries
[  116.717705] tisp_event_set_cb: Setting callback for event 1
[  116.717712] tisp_event_set_cb: Event 1 callback set to c0668318
[  116.717717] tisp_event_set_cb: Setting callback for event 6
[  116.717724] tisp_event_set_cb: Event 6 callback set to c0667428
[  116.717729] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  116.717736] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  116.717741] tiziano_awb_init: AWB hardware blocks enabled
[  116.717746] tiziano_gamma_init: Initializing Gamma processing
[  116.717752] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  116.717810] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  116.717816] tiziano_gib_init: Initializing GIB processing
[  116.717821] tiziano_lsc_init: Initializing LSC processing
[  116.717826] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  116.717833] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  116.717838] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  116.717892] tiziano_ccm_init: Initializing Color Correction Matrix
[  116.717897] tiziano_ccm_init: Using linear CCM parameters
[  116.717903] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  116.717909] jz_isp_ccm: EV=64, CT=9984
[  116.717915] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  116.717921] cm_control: saturation=128
[  116.717926] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  116.717932] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  116.717938] tiziano_ccm_init: CCM initialized successfully
[  116.717943] tiziano_dmsc_init: Initializing DMSC processing
[  116.717948] tiziano_sharpen_init: Initializing Sharpening
[  116.717953] tiziano_sharpen_init: Using linear sharpening parameters
[  116.717959] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  116.717966] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  116.717971] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  116.717998] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  116.718003] tiziano_sharpen_init: Sharpening initialized successfully
[  116.718008] tiziano_sdns_init: Initializing SDNS processing
[  116.718016] tiziano_sdns_init: Using linear SDNS parameters
[  116.718022] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  116.718028] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  116.718034] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  116.718066] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  116.718071] tiziano_sdns_init: SDNS processing initialized successfully
[  116.718078] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  116.718083] tiziano_mdns_init: Using linear MDNS parameters
[  116.718093] tiziano_mdns_init: MDNS processing initialized successfully
[  116.718098] tiziano_clm_init: Initializing CLM processing
[  116.718104] tiziano_dpc_init: Initializing DPC processing
[  116.718109] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  116.718114] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  116.718122] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  116.718126] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  116.718142] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  116.718147] tiziano_hldc_init: Initializing HLDC processing
[  116.718153] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  116.718160] tiziano_adr_init: Initializing ADR processing (1920x1080)
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  116.718166] tiziano_adr_params_refresh: Refreshing ADR parameters
[  116.718172] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  116.718177] tiziano_adr_params_init: Initializing ADR parameter arrays
[  116.718184] tisp_adr_set_params: Writing ADR parameters to registers
[  116.718216] tisp_adr_set_params: ADR parameters written to hardware
[  116.718222] tisp_event_set_cb: Setting callback for event 18
[  116.718228] tisp_event_set_cb: Event 18 callback set to c06670c4
[  116.718234] tisp_event_set_cb: Setting callback for event 2
[  116.718240] tisp_event_set_cb: Event 2 callback set to c0667098
[  116.718246] tiziano_adr_init: ADR processing initialized successfully
[  116.718252] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  116.718257] tiziano_bcsh_init: Initializing BCSH processing
[  116.718262] tiziano_ydns_init: Initializing YDNS processing
[  116.718268] tiziano_rdns_init: Initializing RDNS processing
[  116.718273] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  116.718278] tisp_event_init: Initializing ISP event system
[  116.718286] tisp_event_init: SAFE event system initialized with 20 nodes
[  116.718292] tisp_event_set_cb: Setting callback for event 4
[  116.718298] tisp_event_set_cb: Event 4 callback set to c06670f0
[  116.718304] tisp_event_set_cb: Setting callback for event 5
[  116.718310] tisp_event_set_cb: Event 5 callback set to c0667920
[  116.718316] tisp_event_set_cb: Setting callback for event 7
[  116.718322] tisp_event_set_cb: Event 7 callback set to c0667184
[  116.718328] tisp_event_set_cb: Setting callback for event 9
[  116.718334] tisp_event_set_cb: Event 9 callback set to c066720c
[  116.718340] tisp_event_set_cb: Setting callback for event 8
[  116.718346] tisp_event_set_cb: Event 8 callback set to c06672d0
[  116.718352] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  116.718358] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  116.718364] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  116.718370] tisp_param_operate_init: Initializing parameter operations
[  116.718378] tisp_netlink_init: Initializing netlink communication
[  116.718398] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  116.718405] tisp_code_create_tuning_node: Device already created, skipping
[  116.718412] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  116.718418] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 85f22000 ***
[  116.718425] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  116.718432] tx_isp_subdev_pipo: entry - sd=85f22000, arg=85c1bdd8
[  116.718438] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f22000
[  116.718444] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  116.718450] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  116.718456] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  116.718461] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  116.718467] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  116.718474] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  116.718480] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  116.718487] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
d[  116.718494] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  116.718500] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  116.718507] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  116.718513] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  116.718520] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  116.718526] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  116.718533] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  116.718539] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  116.718544] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  116.718550] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  116.718557] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  116.718563] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  116.718570] ispvic_frame_channel_qbuf: arg1=85f22000, arg2=  (null)
[  116.718576] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  116.718583] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  116.718588] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  116.718596] ispvic_frame_channel_s_stream: arg1=85f22000, arg2=1
[  116.718602] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f22000
[  116.718608] ispvic_frame_channel_s_stream[1747]: streamon
[  116.718615] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  116.718621] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  116.718627] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  116.718633] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  116.718640] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[  116.718645] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  116.718652] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  116.718658] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  116.718664] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  116.718670] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  116.718676] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[  116.718682] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  116.718688] *** vic_dev->active_buffer_count=4 ***
[  116.718694] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  116.718700] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  116.718706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  116.718712] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  116.718718] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  116.718726] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.718732] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  116.718737] *** vic_core_s_stream: STREAM ON ***
[  116.718742] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  116.718748] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  116.718753] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  116.718759] *** tx_vic_disable_irq: VIC interrupts already disabled ***
m[  116.718765] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  116.718771] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.718779] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.718786] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.718794] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.718800] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.718808] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.718814] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.718820] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.718828] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.718834] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.718842] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.718849] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.718856] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.718863] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.718868] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.718874] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.718880] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.718886] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.718891] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.718897] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.718902] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.718908] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.718914] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.718921] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.718928] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  116.718934] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  116.718940] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  116.718946] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  116.718952] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  116.718958] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  116.718964] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  116.718970] tx_isp_vic_start: Starting VIC unlock sequence
[  116.718976] tx_isp_vic_start: Wrote 2 to VIC control register
[  116.718982] tx_isp_vic_start: Wrote 4 to VIC control register
[  116.744693] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  116.744707] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  116.744714] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  116.744721] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  116.744727] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  116.744733] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  116.744739] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  116.744745] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[  116.744752] tx_isp_vic_start: ISP pipeline enabled
[  116.744757] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  116.744763] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[  116.744769] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  116.744775] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  116.744781] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  116.744786] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  116.744793] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  116.744798] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  116.744804] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  116.744809] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.744817] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.744823] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.744829] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.744837] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.744843] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.754842] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.754847] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.754853] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.754858] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.754863] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.754869] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.754875] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.754881] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.754887] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.754893] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.754901] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754910] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754919] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.754925] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.754933] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.754938] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.771713] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.771728] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.771734] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  116.771740] tx_isp_subdev_pipo: completed successfully, returning 0
[  116.771746] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[  116.771755] *** VIC function pointers: qbuf=c0664c54, clearbuf=c0664c28, s_stream=c0664e00 ***
[  116.771761] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  116.771767] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  116.771773] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  116.771779] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[  116.771787] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  116.771795] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  116.771800] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  116.771805] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  116.771811] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[  116.771816] ispcore_core_ops_init: Complete, result=0<6>[  116.771822] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[  116.771829] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[  116.771836] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[  116.771843] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  116.771849] csi_video_s_stream: sd=85205c00, enable=1
[  116.771855] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.771863] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.771869] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.771877] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.771883] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.771891] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.771898] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.771903] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.771911] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.771917] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.771925] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.771931] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.771939] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.771945] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.771951] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.771957] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.771963] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.771968] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.771974] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.771979] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.771985] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.771991] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.771997] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772003] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772009] csi_video_s_stream: Stream ON - CSI state set to 4
[  116.772017] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.772023] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  116.772027] *** vic_core_s_stream: STREAM ON ***
[  116.772033] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  116.772038] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  116.772044] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  116.772049] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[  116.772056] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  116.772064] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  116.772069] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[  116.772075] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[  116.772082] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[  116.772088] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.772094] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[  116.772099] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[  116.772105] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[  116.772110] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  116.772116] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.772123] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.772130] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.772137] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.772144] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.772151] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.772157] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.772163] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.772170] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.772177] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.772184] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.772191] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.772198] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.772205] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.772211] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.772216] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.772221] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.772227] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.772233] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.772239] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.772244] *** tx_isp_get_sensor: subdevs[13] = NULL ***
	[  116.772250] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.772255] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772262] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772268] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  116.772275] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  116.772280] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  116.772287] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  116.772293] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  116.772298] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  116.772304] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  116.772310] tx_isp_vic_start: Starting VIC unlock sequence
[  116.772315] tx_isp_vic_start: Wrote 2 to VIC control register
[  116.772321] tx_isp_vic_start: Wrote 4 to VIC control register
[  116.793737] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  116.793752] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  116.793759] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  116.793766] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  116.793772] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  116.793778] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  116.793785] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  116.793791] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[  116.793797] tx_isp_vic_start: ISP pipeline enabled
[  116.793802] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  116.793808] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[  116.793814] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  116.793820] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  116.793826] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  116.793831] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  116.793838] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  116.793843] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  116.793849] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  116.793855] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.793862] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.793868] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.793875] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.793883] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.793888] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.803887] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.803893] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.803898] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.803903] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.803909] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.803914] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.803921] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.803927] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.803933] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.803938] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.803947] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803955] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803964] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.803970] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.803978] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.803983] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.808086] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808101] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  116.808110] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  116.808119] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  116.808129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  116.808138] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808147] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  116.808156] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  116.808165] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  116.808175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  116.808184] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  116.808193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808202] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  116.808211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  116.808221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808230] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808249] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  116.808267] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  116.808276] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808285] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808294] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808303] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  116.808313] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  116.808322] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  116.808331] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  116.808341] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  116.808353] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808363] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808372] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)

[  116.808381] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808390] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808399] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808409] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  116.808417] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808427] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808436] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808445] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808454] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808463] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808473] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808482] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808491] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808501] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808509] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808519] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808528] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808537] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808547] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808556] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808565] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808575] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808584] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808593] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808603] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808612] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808621] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808630] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808639] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808649] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808657] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808667] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808676] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808685] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808695] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808703] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808713] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808722] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808731] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808740] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808749] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808759] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808768] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808777] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808787] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808796] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808805] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808815] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808824] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808833] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808843] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808852] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808861] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808870] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808879] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808889] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808898] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808907] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808916] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808925] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808935] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808944] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808953] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808963] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808972] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808981] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808991] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809000] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809009] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809019] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809027] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809037] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809047] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.809055] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.809065] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.809074] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.809083] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.809093] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809102] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.809111] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809120] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.809129] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809139] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809148] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.809157] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.809167] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.809176] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.809185] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809194] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.809203] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.809213] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809222] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809231] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809241] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809250] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809259] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809269] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809427] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 3790.000 ms)
[  116.809436] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809445] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 3790.000 ms)
[  116.810638] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.810653] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.810662] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  116.810669] vin_s_stream: VIN state = 2, enable = 1
[  116.810675] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  116.810681] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  116.810688] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  116.810695] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  116.810702] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[  116.810708] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  116.810715] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  116.810722] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  116.810731] gc2053: s_stream called with enable=1
[  116.810738] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.810744] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.810751] gc2053: About to write streaming registers for interface 1
[  116.810757] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.810767] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.811091] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.811099] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.811108] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.811736] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 3950.000 ms)
[  116.811757] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  116.811771] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[  116.813875] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 3950.000 ms)
[  116.813885] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 3950.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  116.744793] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  116.744798] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  116.744804] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  116.744809] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.744817] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.744823] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.744829] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.744837] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.744843] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.754842] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.754847] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.754853] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.754858] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.754863] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.754869] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.754875] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.754881] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.754887] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.754893] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.754901] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754910] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754919] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.754925] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.754933] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.754938] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.771713] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.771728] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.771734] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  116.771740] tx_isp_subdev_pipo: completed successfully, returning 0
[  116.771746] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[  116.771755] *** VIC function pointers: qbuf=c0664c54, clearbuf=c0664c28, s_stream=c0664e00 ***
[  116.771761] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  116.771767] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  116.771773] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  116.771779] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[  116.771787] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  116.771795] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  116.771800] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  116.771805] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  116.771811] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[  116.771816] ispcore_core_ops_init: Complete, result=0<6>[  116.771822] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[  116.771829] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[  116.771836] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[  116.771843] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  116.771849] csi_video_s_stream: sd=85205c00, enable=1
[  116.771855] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.771863] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.771869] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.771877] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.771883] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.771891] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.771898] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.771903] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.771911] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.771917] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.771925] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.771931] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.771939] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.771945] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.771951] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.771957] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.771963] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.771968] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.771974] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.771979] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.771985] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.771991] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.771997] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772003] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772009] csi_video_s_stream: Stream ON - CSI state set to 4
[  116.772017] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.772023] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  116.772027] *** vic_core_s_stream: STREAM ON ***
[  116.772033] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  116.772038] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  116.772044] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  116.772049] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[  116.772056] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  116.772064] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  116.772069] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[  116.772075] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[  116.772082] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[  116.772088] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.772094] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[  116.772099] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[  116.772105] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[  116.772110] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  116.772116] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.772123] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.772130] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.772137] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.772144] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.772151] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.772157] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.772163] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.772170] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.772177] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.772184] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.772191] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.772198] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.772205] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.772211] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.772216] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.772221] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.772227] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.772233] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.772239] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.772244] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.772250] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.772255] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772262] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772268] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  116.772275] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  116.772280] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  116.772287] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  116.772293] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  116.772298] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  116.772304] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  116.772310] tx_isp_vic_start: Starting VIC unlock sequence
[  116.772315] tx_isp_vic_start: Wrote 2 to VIC control register
[  116.772321] tx_isp_vic_start: Wrote 4 to VIC control register
[  116.793737] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  116.793752] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  116.793759] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  116.793766] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  116.793772] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  116.793778] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  116.793785] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  116.793791] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
[  116.793797] tx_isp_vic_start: ISP pipeline enabled
[  116.793802] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  116.793808] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[  116.793814] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  116.793820] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  116.793826] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  116.793831] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  116.793838] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  116.793843] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  116.793849] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  116.793855] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.793862] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.793868] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.793875] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.793883] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.793888] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.803887] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.803893] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.803898] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.803903] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.803909] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.803914] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.803921] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.803927] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.803933] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.803938] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.803947] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803955] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803964] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.803970] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.803978] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.803983] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.808086] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808101] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  116.808110] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  116.808119] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  116.808129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  116.808138] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808147] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  116.808156] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  116.808165] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  116.808175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  116.808184] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  116.808193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808202] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  116.808211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  116.808221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808230] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808249] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  116.808267] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  116.808276] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808285] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808294] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808303] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  116.808313] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  116.808322] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  116.808331] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  116.808341] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  116.808353] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808363] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808372] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808381] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808390] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808399] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808409] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  116.808417] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808427] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808436] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808445] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808454] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808463] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808473] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808482] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808491] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808501] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808509] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808519] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808528] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808537] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808547] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808556] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808565] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808575] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808584] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808593] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808603] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808612] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808621] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808630] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808639] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808649] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808657] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808667] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808676] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808685] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808695] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808703] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808713] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808722] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808731] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808740] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808749] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808759] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808768] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808777] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808787] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808796] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808805] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808815] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808824] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808833] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808843] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808852] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808861] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808870] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808879] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808889] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808898] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808907] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808916] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808925] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808935] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808944] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808953] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808963] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808972] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808981] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808991] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809000] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809009] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809019] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809027] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809037] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809047] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.809055] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.809065] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.809074] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.809083] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.809093] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809102] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.809111] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809120] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.809129] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809139] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809148] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.809157] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.809167] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.809176] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.809185] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809194] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.809203] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.809213] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809222] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809231] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809241] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809250] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809259] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809269] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809427] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 3790.000 ms)
[  116.809436] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809445] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 3790.000 ms)
[  116.810638] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.810653] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.810662] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  116.810669] vin_s_stream: VIN state = 2, enable = 1
[  116.810675] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  116.810681] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  116.810688] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  116.810695] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  116.810702] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[  116.810708] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  116.810715] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  116.810722] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  116.810731] gc2053: s_stream called with enable=1
[  116.810738] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.810744] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.810751] gc2053: About to write streaming registers for interface 1
[  116.810757] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.810767] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.811091] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.811099] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.811108] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.811736] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 3950.000 ms)
[  116.811757] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  116.811771] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[  116.813875] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 3950.000 ms)
[  116.813885] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 3950.000 ms)
[  116.820719] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.820731] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.820738] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.820746] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.820752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.820758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.820766] gc2053: s_stream called with enable=1
[  116.820773] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.820779] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.820785] gc2053: About to write streaming registers for interface 1
[  116.820791] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.820801] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.821122] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.821129] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.821138] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.821455] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.821463] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.821469] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.821476] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.821482] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.821488] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.821509] ISP IOCTL: cmd=0x800456d0 arg=0x7f9a1050
[  116.821516] TX_ISP_VIDEO_LINK_SETUP: config=0
[  116.821523] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  116.821530] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  116.821537] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  116.821543] csi_video_s_stream: sd=85205c00, enable=1
[  116.821549] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.821557] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.821563] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.821571] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.821578] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.821585] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.821592] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.821598] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.821605] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.821612] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.821619] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.821626] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.821633] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.821640] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.821646] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.821651] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.821657] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.821663] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.821669] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.824275] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.824285] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.824291] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.824297] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.824305] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.824311] csi_video_s_stream: Stream ON - CSI state set to 4
[  116.824319] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.824325] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  116.824331] *** vic_core_s_stream: STREAM ON ***
[  116.824336] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[  116.824343] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  116.824350] vin_s_stream: VIN state = 4, enable = 1
[  116.824355] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  116.824361] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  116.824369] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  116.824375] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  116.824382] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[  116.824388] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  116.824395] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  116.824402] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  116.824411] gc2053: s_stream called with enable=1
[  116.824418] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.824424] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[INFO:WS.cpp]: Server started on port 8089
[  116.824431] gc2053: About to write streaming registers for interface 1
[  116.824437] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.824447] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.824768] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.824776] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.824785] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.825105] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.825113] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.825119] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.825126] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.825132] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.825139] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.825145] gc2053: s_stream called with enable=1
[  116.825152] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.825157] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.825164] gc2053: About to write streaming registers for interface 1
[  116.825170] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.825179] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.825490] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.825497] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.825505] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.825819] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.825826] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.825832] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.825839] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.825845] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.825851] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.050239] ISP M0 device open called from pid 2547
[  117.050273] *** REFERENCE DRIVER IMPLEMENTATION ***
[  117.050280] ISP M0 tuning buffer allocated: 805d0000 (size=0x500c, aligned)
[  117.050287] tisp_par_ioctl global variable set: 805d0000
[  117.050339] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.050346] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  117.050352] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  117.050358] isp_core_tuning_init: Initializing tuning data structure
[  117.050377] isp_core_tuning_init: Tuning data structure initialized at 805d8000
[  117.050383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  117.050389] *** SAFE: mode_flag properly initialized using struct member access ***
[  117.050395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805d8000
[  117.050402] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  117.050407] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  117.050414] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.050421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  117.050427] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  117.050433] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  117.050439] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  117.050464] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[  117.050471] TUNING DISABLED: Returning success to keep streaming app happy
[  117.050479] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[  117.050485] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052072] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052083] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052175] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052182] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052238] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052245] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052299] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052306] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052943] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052954] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053095] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053102] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053257] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053265] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053401] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053409] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053541] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.053551] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.053557] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.053563] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.053695] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.053703] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.053710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.053715] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.053835] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053843] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053955] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053963] TUNING DISABLED: Returning success to keep streaming app happy
[  117.054073] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.054081] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.054088] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.054094] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.054219] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  117.054229] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  117.054235] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  117.054243] csi_video_s_stream: sd=85205c00, enable=0
[  117.054249] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.054257] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.054263] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.054271] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.054278] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.054285] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.054292] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.054298] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.054305] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.054312] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.054320] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.054327] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.054334] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.054341] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.054347] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.054352] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.054358] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.054363] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.054369] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.054375] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.054381] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.054386] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.054392] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.054399] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.054405] csi_video_s_stream: Stream OFF - CSI state set to 3
[  117.054412] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=0 ***
[  117.054419] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  117.054424] *** vic_core_s_stream: STREAM OFF ***
[  117.054429] vic_core_s_stream: Stream OFF - state 4 -> 3
[  117.054436] *** vin_s_stream: SAFE implementation - sd=80542200, enable=0 ***
[  117.054442] vin_s_stream: VIN state = 4, enable = 0
[  117.054448] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  117.054454] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  117.054461] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=0 ***
[  117.054467] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=0 ***
[  117.054475] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=0 ***
[  117.054482] *** DEBUG: Frame channel loop - s2_1=0xc4, v0_6=85f22800 ***
[  117.054489] *** DEBUG: Checking channel=85f22800, state=1 ***
[  117.054495] *** DEBUG: Frame channel loop - s2_1=0x188, v0_6=85f228c4 ***
[  117.054502] *** DEBUG: Checking channel=85f228c4, state=0 ***
[  117.054509] *** DEBUG: Frame channel loop - s2_1=0x24c, v0_6=85f22988 ***
[  117.054515] *** DEBUG: Checking channel=85f22988, state=3 ***
[  117.054521] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  117.054527] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  117.054535] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  117.054543] gc2053: s_stream called with enable=0
[  117.054550] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.054556] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  117.054562] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  117.054572] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.054894] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.054902] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.054911] sensor_write: reg=0x3e val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.059720] sensor_write: reg=0x3e val=0x00 SUCCESS
[  117.059733] sensor_write_array: reg[2] 0x3e=0x00 OK
[  117.059739] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.059747] gc2053: Sensor hardware streaming stopped
[  117.059754] gc2053: s_stream called with enable=0
[  117.059761] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.059767] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  117.059773] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  117.059783] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.060102] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.060109] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.060118] sensor_write: reg=0x3e val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.060543] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.060553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.060560] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  117.060566] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  117.060571] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
d[  117.060577] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  117.060677] sensor_write: reg=0x3e val=0x00 SUCCESS
[  117.060687] sensor_write_array: reg[2] 0x3e=0x00 OK
[  117.060693] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.060700] gc2053: Sensor hardware streaming stopped
[  117.060711] ISP IOCTL: cmd=0x800456d1 arg=0x7f9a1050
[  117.060719] tx_isp_video_link_destroy: Destroying links for config 0
[  117.060727] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  117.060735] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.060741] TUNING DISABLED: Returning success to keep streaming app happy
[  117.060749] ISP IOCTL: cmd=0x800456d0 arg=0x7f9a1050
[  117.060755] TX_ISP_VIDEO_LINK_SETUP: config=0
[  117.060761] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  117.060767] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  117.060774] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  117.060781] csi_video_s_stream: sd=85205c00, enable=1
[  117.060787] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.060795] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.060801] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.060809] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.060815] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.060823] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.060829] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.060835] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.060843] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.060849] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.060857] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.060863] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.060871] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.060877] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.060883] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.060889] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.060895] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.060900] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.060906] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.060911] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.060917] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.060923] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.060929] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.060935] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.060941] csi_video_s_stream: Stream ON - CSI state set to 4
[  117.060949] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  117.060955] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  117.060960] *** vic_core_s_stream: STREAM ON ***
[  117.060965] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  117.060971] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  117.060977] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  117.060983] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[  117.060989] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  117.060997] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  117.061003] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[  117.061008] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[  117.061015] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[  117.061021] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  117.061027] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[  117.061033] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[  117.061038] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[  117.061043] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  117.061049] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.061057] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.061063] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.061071] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.061077] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.061085] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.061091] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.061097] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.061104] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.061111] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.061118] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.061125] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.061132] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.061139] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.061145] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.061150] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.061156] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.061161] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.061167] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.061173] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.061179] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.061184] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.061190] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.061197] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.061203] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  117.061209] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  117.061215] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  117.061221] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  117.061227] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  117.061233] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  117.061239] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  117.061245] tx_isp_vic_start: Starting VIC unlock sequence
[  117.061251] tx_isp_vic_start: Wrote 2 to VIC control register
[  117.061256] tx_isp_vic_start: Wrote 4 to VIC control register
[  117.080577] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  117.080590] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  117.080597] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  117.080603] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  117.080610] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  117.080615] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  117.080622] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  117.080628] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[  117.080635] tx_isp_vic_start: ISP pipeline enabled
[  117.080640] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  117.080646] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
m[  117.080652] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  117.080658] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  117.080664] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  117.080669] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  117.080676] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  117.080681] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  117.080687] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  117.080693] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  117.080700] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  117.080706] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  117.080713] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  117.080720] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  117.080725] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  117.090725] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  117.090731] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  117.090736] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  117.090741] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  117.090747] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  117.090752] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  117.090759] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  117.090765] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  117.090771] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  117.090776] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  117.090785] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  117.090793] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  117.090802] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  117.090808] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  117.090816] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  117.090821] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  117.105458] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  117.105472] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  117.105481] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  117.105487] vin_s_stream: VIN state = 3, enable = 1
[  117.105493] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  117.105499] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  117.105506] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  117.105513] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  117.105520] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[  117.105526] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  117.105532] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  117.105539] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  117.105548] gc2053: s_stream called with enable=1
[  117.105555] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.105561] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.105567] gc2053: About to write streaming registers for interface 1
[  117.105573] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.105583] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.105905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.105912] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.105921] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  117.106239] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.106246] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.106253] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.106259] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.106265] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.106271] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.106278] gc2053: s_stream called with enable=1
[  117.106285] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.106291] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.106297] gc2053: About to write streaming registers for interface 1
[  117.106303] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.106311] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.106623] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.106630] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.106639] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  117.106952] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.106959] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.106965] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.106972] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.106978] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.106984] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.107193] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.107203] TUNING DISABLED: Returning success to keep streaming app happy
[  117.107339] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.107349] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.107356] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.107362] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.107487] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.107496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.107503] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.107509] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111115] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111128] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111135] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111141] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111335] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111343] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111350] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111356] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111514] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111525] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111537] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111657] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111665] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111672] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111678] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111857] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111867] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111874] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111880] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112013] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112023] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112029] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112035] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112242] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112251] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112257] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112263] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112389] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112397] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112404] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112410] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
root@ing-wyze-cam3-a000 ~# dmesg warn: shm_init,53shm init already

[  116.744809] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.744817] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.744823] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.744829] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.744837] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.744843] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.754842] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.754847] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.754853] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.754858] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.754863] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.754869] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.754875] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.754881] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.754887] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.754893] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.754901] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754910] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.754919] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.754925] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.754933] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.754938] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.771713] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.771728] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.771734] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  116.771740] tx_isp_subdev_pipo: completed successfully, returning 0
[  116.771746] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[  116.771755] *** VIC function pointers: qbuf=c0664c54, clearbuf=c0664c28, s_stream=c0664e00 ***
[  116.771761] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  116.771767] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  116.771773] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[  116.771779] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[  116.771787] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  116.771795] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  116.771800] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  116.771805] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  116.771811] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[  116.771816] ispcore_core_ops_init: Complete, result=0<6>[  116.771822] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[  116.771829] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[  116.771836] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[  116.771843] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  116.771849] csi_video_s_stream: sd=85205c00, enable=1
[  116.771855] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.771863] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.771869] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.771877] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.771883] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.771891] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.771898] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.771903] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.771911] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.771917] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.771925] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.771931] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.771939] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.771945] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.771951] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.771957] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.771963] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.771968] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.771974] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.771979] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.771985] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.771991] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.771997] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772003] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772009] csi_video_s_stream: Stream ON - CSI state set to 4
[  116.772017] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.772023] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  116.772027] *** vic_core_s_stream: STREAM ON ***
[  116.772033] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  116.772038] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  116.772044] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  116.772049] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[  116.772056] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  116.772064] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  116.772069] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[  116.772075] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[  116.772082] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[  116.772088] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.772094] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[  116.772099] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[  116.772105] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[  116.772110] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  116.772116] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.772123] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.772130] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.772137] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.772144] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.772151] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.772157] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.772163] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.772170] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.772177] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.772184] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.772191] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.772198] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.772205] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.772211] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.772216] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.772221] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.772227] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.772233] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.772239] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.772244] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.772250] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.772255] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.772262] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.772268] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  116.772275] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  116.772280] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  116.772287] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  116.772293] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  116.772298] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  116.772304] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  116.772310] tx_isp_vic_start: Starting VIC unlock sequence
[  116.772315] tx_isp_vic_start: Wrote 2 to VIC control register
[  116.772321] tx_isp_vic_start: Wrote 4 to VIC control register
[  116.793737] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  116.793752] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  116.793759] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  116.793766] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  116.793772] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  116.793778] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  116.793785] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  116.793791] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[  116.793797] tx_isp_vic_start: ISP pipeline enabled
[  116.793802] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  116.793808] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[  116.793814] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  116.793820] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  116.793826] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  116.793831] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  116.793838] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  116.793843] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  116.793849] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  116.793855] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  116.793862] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  116.793868] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  116.793875] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  116.793883] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  116.793888] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  116.803887] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  116.803893] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  116.803898] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  116.803903] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  116.803909] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  116.803914] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  116.803921] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  116.803927] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  116.803933] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  116.803938] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  116.803947] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803955] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  116.803964] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  116.803970] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  116.803978] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  116.803983] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  116.808086] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808101] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  116.808110] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  116.808119] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  116.808129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  116.808138] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808147] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  116.808156] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  116.808165] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  116.808175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  116.808184] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  116.808193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808202] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[  116.808211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  116.808221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808230] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808249] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  116.808267] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  116.808276] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808285] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808294] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  116.808303] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  116.808313] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  116.808322] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  116.808331] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  116.808341] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  116.808353] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808363] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808372] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808381] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808390] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808399] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808409] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  116.808417] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808427] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808436] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808445] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808454] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808463] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808473] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808482] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808491] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808501] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808509] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808519] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808528] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808537] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808547] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808556] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808565] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808575] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808584] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808593] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808603] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808612] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808621] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808630] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808639] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808649] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808657] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808667] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808676] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808685] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808695] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808703] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808713] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808722] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808731] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808740] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808749] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808759] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.808768] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.808777] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.808787] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.808796] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.808805] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808815] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.808824] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.808833] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.808843] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.808852] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.808861] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.808870] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.808879] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808889] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.808898] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808907] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  116.808916] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.808925] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.808935] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.808944] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.808953] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808963] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.808972] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.808981] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.808991] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809000] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809009] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809019] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809027] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809037] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809047] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  116.809055] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  116.809065] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  116.809074] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  116.809083] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  116.809093] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809102] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  116.809111] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809120] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  116.809129] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809139] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  116.809148] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  116.809157] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  116.809167] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  116.809176] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  116.809185] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809194] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  116.809203] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  116.809213] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809222] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  116.809231] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  116.809241] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  116.809250] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  116.809259] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  116.809269] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  116.809427] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 3790.000 ms)
[  116.809436] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  116.809445] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 3790.000 ms)
[  116.810638] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  116.810653] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  116.810662] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  116.810669] vin_s_stream: VIN state = 2, enable = 1
[  116.810675] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  116.810681] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  116.810688] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  116.810695] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  116.810702] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[  116.810708] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  116.810715] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  116.810722] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  116.810731] gc2053: s_stream called with enable=1
[  116.810738] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.810744] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.810751] gc2053: About to write streaming registers for interface 1
[  116.810757] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.810767] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.811091] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.811099] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.811108] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.811736] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 3950.000 ms)
[  116.811757] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  116.811771] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[  116.813875] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 3950.000 ms)
[  116.813885] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 3950.000 ms)
[  116.820719] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.820731] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.820738] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.820746] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.820752] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.820758] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.820766] gc2053: s_stream called with enable=1
[  116.820773] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.820779] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.820785] gc2053: About to write streaming registers for interface 1
[  116.820791] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.820801] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.821122] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.821129] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.821138] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.821455] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.821463] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.821469] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.821476] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.821482] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.821488] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.821509] ISP IOCTL: cmd=0x800456d0 arg=0x7f9a1050
[  116.821516] TX_ISP_VIDEO_LINK_SETUP: config=0
[  116.821523] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  116.821530] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  116.821537] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  116.821543] csi_video_s_stream: sd=85205c00, enable=1
[  116.821549] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.821557] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  116.821563] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  116.821571] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  116.821578] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  116.821585] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  116.821592] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  116.821598] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  116.821605] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  116.821612] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  116.821619] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  116.821626] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  116.821633] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  116.821640] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  116.821646] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  116.821651] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  116.821657] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  116.821663] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  116.821669] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  116.824275] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  116.824285] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  116.824291] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  116.824297] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  116.824305] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  116.824311] csi_video_s_stream: Stream ON - CSI state set to 4
[  116.824319] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  116.824325] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  116.824331] *** vic_core_s_stream: STREAM ON ***
[  116.824336] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[  116.824343] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  116.824350] vin_s_stream: VIN state = 4, enable = 1
[  116.824355] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  116.824361] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  116.824369] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  116.824375] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  116.824382] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[  116.824388] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  116.824395] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  116.824402] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  116.824411] gc2053: s_stream called with enable=1
[  116.824418] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.824424] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.824431] gc2053: About to write streaming registers for interface 1
[  116.824437] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.824447] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.824768] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.824776] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.824785] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.825105] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.825113] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.825119] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.825126] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.825132] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.825139] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  116.825145] gc2053: s_stream called with enable=1
[  116.825152] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  116.825157] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  116.825164] gc2053: About to write streaming registers for interface 1
[  116.825170] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  116.825179] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  116.825490] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.825497] sensor_write_array: reg[1] 0xfe=0x00 OK
[  116.825505] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  116.825819] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.825826] sensor_write_array: reg[2] 0x3e=0x91 OK
[  116.825832] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  116.825839] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  116.825845] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  116.825851] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.050239] ISP M0 device open called from pid 2547
[  117.050273] *** REFERENCE DRIVER IMPLEMENTATION ***
[  117.050280] ISP M0 tuning buffer allocated: 805d0000 (size=0x500c, aligned)
[  117.050287] tisp_par_ioctl global variable set: 805d0000
[  117.050339] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.050346] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  117.050352] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  117.050358] isp_core_tuning_init: Initializing tuning data structure
[  117.050377] isp_core_tuning_init: Tuning data structure initialized at 805d8000
[  117.050383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  117.050389] *** SAFE: mode_flag properly initialized using struct member access ***
[  117.050395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805d8000
[  117.050402] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  117.050407] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  117.050414] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.050421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  117.050427] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  117.050433] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  117.050439] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  117.050464] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[  117.050471] TUNING DISABLED: Returning success to keep streaming app happy
[  117.050479] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[  117.050485] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052072] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052083] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052175] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052182] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052238] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052245] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052299] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052306] TUNING DISABLED: Returning success to keep streaming app happy
[  117.052943] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.052954] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053095] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053102] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053257] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053265] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053401] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053409] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053541] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.053551] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.053557] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.053563] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.053695] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.053703] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.053710] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.053715] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.053835] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053843] TUNING DISABLED: Returning success to keep streaming app happy
[  117.053955] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.053963] TUNING DISABLED: Returning success to keep streaming app happy
[  117.054073] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.054081] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.054088] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.054094] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.054219] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  117.054229] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  117.054235] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  117.054243] csi_video_s_stream: sd=85205c00, enable=0
[  117.054249] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.054257] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.054263] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.054271] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.054278] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.054285] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.054292] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.054298] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.054305] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.054312] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.054320] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.054327] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.054334] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.054341] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.054347] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.054352] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.054358] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.054363] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.054369] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.054375] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.054381] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.054386] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.054392] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.054399] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.054405] csi_video_s_stream: Stream OFF - CSI state set to 3
[  117.054412] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=0 ***
[  117.054419] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  117.054424] *** vic_core_s_stream: STREAM OFF ***
[  117.054429] vic_core_s_stream: Stream OFF - state 4 -> 3
[  117.054436] *** vin_s_stream: SAFE implementation - sd=80542200, enable=0 ***
[  117.054442] vin_s_stream: VIN state = 4, enable = 0
[  117.054448] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  117.054454] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  117.054461] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=0 ***
[  117.054467] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=0 ***
[  117.054475] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=0 ***
set jpeg streamMngCtx suceess
[  117.054482] *** DEBUG: Frame channel loop - s2_1=0xc4, v0_6=85f22800 ***
[  117.054489] *** DEBUG: Checking channel=85f22800, state=1 ***
[  117.054495] *** DEBUG: Frame channel loop - s2_1=0x188, v0_6=85f228c4 ***
[  117.054502] *** DEBUG: Checking channel=85f228c4, state=0 ***
[  117.054509] *** DEBUG: Frame channel loop - s2_1=0x24c, v0_6=85f22988 ***
[  117.054515] *** DEBUG: Checking channel=85f22988, state=3 ***
[  117.054521] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  117.054527] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  117.054535] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  117.054543] gc2053: s_stream called with enable=0
[  117.054550] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.054556] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  117.054562] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  117.054572] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.054894] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.054902] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.054911] sensor_write: reg=0x3e val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.059720] sensor_write: reg=0x3e val=0x00 SUCCESS
[  117.059733] sensor_write_array: reg[2] 0x3e=0x00 OK
[  117.059739] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.059747] gc2053: Sensor hardware streaming stopped
[  117.059754] gc2053: s_stream called with enable=0
[  117.059761] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.059767] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  117.059773] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  117.059783] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.060102] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.060109] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.060118] sensor_write: reg=0x3e val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.060543] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.060553] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.060560] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  117.060566] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  117.060571] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  117.060577] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  117.060677] sensor_write: reg=0x3e val=0x00 SUCCESS
[  117.060687] sensor_write_array: reg[2] 0x3e=0x00 OK
[  117.060693] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.060700] gc2053: Sensor hardware streaming stopped
[  117.060711] ISP IOCTL: cmd=0x800456d1 arg=0x7f9a1050
[  117.060719] tx_isp_video_link_destroy: Destroying links for config 0
[  117.060727] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  117.060735] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.060741] TUNING DISABLED: Returning success to keep streaming app happy
[  117.060749] ISP IOCTL: cmd=0x800456d0 arg=0x7f9a1050
[  117.060755] TX_ISP_VIDEO_LINK_SETUP: config=0
[  117.060761] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  117.060767] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  117.060774] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  117.060781] csi_video_s_stream: sd=85205c00, enable=1
[  117.060787] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.060795] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.060801] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.060809] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.060815] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.060823] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.060829] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.060835] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.060843] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.060849] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.060857] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.060863] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.060871] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.060877] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.060883] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.060889] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.060895] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.060900] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.060906] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.060911] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.060917] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.060923] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.060929] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.060935] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.060941] csi_video_s_stream: Stream ON - CSI state set to 4
[  117.060949] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f22000, enable=1 ***
[  117.060955] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  117.060960] *** vic_core_s_stream: STREAM ON ***
[  117.060965] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[  117.060971] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[  117.060977] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[  117.060983] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[  117.060989] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  117.060997] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  117.061003] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[  117.061008] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[  117.061015] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[  117.061021] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  117.061027] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[  117.061033] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[  117.061038] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[  117.061043] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[  117.061049] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.061057] *** tx_isp_get_sensor: subdevs[0] = 85205c00, ops = c0691f50 ***
[  117.061063] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0691f68 ***
[  117.061071] *** tx_isp_get_sensor: subdevs[1] = 85f22000, ops = c0691ee0 ***
[  117.061077] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0691f20 ***
[  117.061085] *** tx_isp_get_sensor: subdevs[2] = 80542200, ops = c0692d84 ***
[  117.061091] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[  117.061097] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[  117.061104] *** tx_isp_get_sensor: subdevs[4] = 85f22400, ops = c0691d08 ***
[  117.061111] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0691d20 ***
[  117.061118] *** tx_isp_get_sensor: subdevs[5] = 85f22c00, ops = c06b2ff8 ***
[  117.061125] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b300c ***
[  117.061132] *** tx_isp_get_sensor: subdevs[6] = 85f22c00, ops = c06b2ff8 ***
[  117.061139] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b300c ***
[  117.061145] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[  117.061150] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[  117.061156] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[  117.061161] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[  117.061167] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[  117.061173] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[  117.061179] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[  117.061184] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[  117.061190] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[  117.061197] *** tx_isp_get_sensor: Found real sensor at index 5: 85f22c00 ***
[  117.061203] *** tx_isp_vic_start: Using PRIMARY VIC space (0x133e0000 = isp-w02) - matches reference trace ***
[  117.061209] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  117.061215] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  117.061221] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  117.061227] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  117.061233] *** tx_isp_vic_start: Writing VIC configuration registers (BEFORE frame size) ***
[  117.061239] *** tx_isp_vic_start: DEFERRING frame size write until AFTER VIC unlock ***
[  117.061245] tx_isp_vic_start: Starting VIC unlock sequence
[  117.061251] tx_isp_vic_start: Wrote 2 to VIC control register
[  117.061256] tx_isp_vic_start: Wrote 4 to VIC control register
[  117.080577] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[  117.080590] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 AFTER unlock ***
[  117.080597] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[  117.080603] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[  117.080610] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED even after VIC unlock! ***
[  117.080615] *** tx_isp_vic_start: ISP Control registers should be configured by tisp_init() ***
[  117.080622] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[  117.080628] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[  117.080635] tx_isp_vic_start: ISP pipeline enabled
[  117.080640] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[  117.080646] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[  117.080652] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[  117.080658] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[  117.080664] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[  117.080669] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[  117.080676] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[  117.080681] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[  117.080687] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[  117.080693] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[  117.080700] *** tx_vic_enable_irq: ourISPdev=81124000, vic_dev=85f22000 ***
[  117.080706] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[  117.080713] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  117.080720] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  117.080725] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[  117.090725] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[  117.090731] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[  117.090736] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[  117.090741] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[  117.090747] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[  117.090752] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[  117.090759] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[  117.090765] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[  117.090771] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[  117.090776] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[  117.090785] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  117.090793] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[  117.090802] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[  117.090808] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[  117.090816] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[  117.090821] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[  117.105458] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[  117.105472] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[  117.105481] *** vin_s_stream: SAFE implementation - sd=80542200, enable=1 ***
[  117.105487] vin_s_stream: VIN state = 3, enable = 1
[  117.105493] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  117.105499] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  117.105506] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[  117.105513] *** ispcore_video_s_stream: DEBUG - sd=85f22400, enable=1 ***
[  117.105520] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[  117.105526] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  117.105532] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  117.105539] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  117.105548] gc2053: s_stream called with enable=1
[  117.105555] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.105561] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.105567] gc2053: About to write streaming registers for interface 1
[  117.105573] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.105583] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.105905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.105912] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.105921] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  117.106239] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.106246] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.106253] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.106259] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.106265] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.106271] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.106278] gc2053: s_stream called with enable=1
[  117.106285] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  117.106291] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.106297] gc2053: About to write streaming registers for interface 1
[  117.106303] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.106311] sensor_write: reg=0xfe val=0x00, client=854b6400, adapter=i2c0, addr=0x37
[  117.106623] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.106630] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.106639] sensor_write: reg=0x3e val=0x91, client=854b6400, adapter=i2c0, addr=0x37
[  117.106952] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.106959] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.106965] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.106972] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.106978] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.106984] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.107193] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[  117.107203] TUNING DISABLED: Returning success to keep streaming app happy
[  117.107339] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.107349] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.107356] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.107362] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.107487] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.107496] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.107503] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.107509] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111115] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111128] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111135] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111141] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111335] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111343] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111350] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111356] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111514] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111525] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111537] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111657] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111665] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111672] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111678] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.111857] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.111867] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.111874] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.111880] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112013] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112023] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112029] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112035] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112242] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112251] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112257] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112263] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.112389] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[  117.112397] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  117.112404] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  117.112410] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[  117.418745] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  117.418756] codec_codec_ctl: set sample rate...
[  117.418888] codec_codec_ctl: set device...
[  117.871740] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      21094   jz-intc  jz-timerost
 14:         28   jz-intc  ipu
 15:      59891   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  tx-isp-core
 38:          0   jz-intc  isp-w02
 44:      11543   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:         20   jz-intc  jz-i2c.0
 70:          9   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
