# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: E:\workHard\xrg\EXP33\exp33.csv
# Generated on: Sun May 01 19:07:03 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
AX_v[15],Output,,,,,,,,
AX_v[14],Output,,,,,,,,
AX_v[13],Output,,,,,,,,
AX_v[12],Output,,,,,,,,
AX_v[11],Output,,,,,,,,
AX_v[10],Output,,,,,,,,
AX_v[9],Output,,,,,,,,
AX_v[8],Output,,,,,,,,
AX_v[7],Output,,,,,,,,
AX_v[6],Output,,,,,,,,
AX_v[5],Output,,,,,,,,
AX_v[4],Output,,,,,,,,
AX_v[3],Output,,,,,,,,
AX_v[2],Output,,,,,,,,
AX_v[1],Output,,,,,,,,
AX_v[0],Output,,,,,,,,
BX_v[15],Output,,,,,,,,
BX_v[14],Output,,,,,,,,
BX_v[13],Output,,,,,,,,
BX_v[12],Output,,,,,,,,
BX_v[11],Output,,,,,,,,
BX_v[10],Output,,,,,,,,
BX_v[9],Output,,,,,,,,
BX_v[8],Output,,,,,,,,
BX_v[7],Output,,,,,,,,
BX_v[6],Output,,,,,,,,
BX_v[5],Output,,,,,,,,
BX_v[4],Output,,,,,,,,
BX_v[3],Output,,,,,,,,
BX_v[2],Output,,,,,,,,
BX_v[1],Output,,,,,,,,
BX_v[0],Output,,,,,,,,
CLK,Input,,,,,,,,
CX_v[15],Output,,,,,,,,
CX_v[14],Output,,,,,,,,
CX_v[13],Output,,,,,,,,
CX_v[12],Output,,,,,,,,
CX_v[11],Output,,,,,,,,
CX_v[10],Output,,,,,,,,
CX_v[9],Output,,,,,,,,
CX_v[8],Output,,,,,,,,
CX_v[7],Output,,,,,,,,
CX_v[6],Output,,,,,,,,
CX_v[5],Output,,,,,,,,
CX_v[4],Output,,,,,,,,
CX_v[3],Output,,,,,,,,
CX_v[2],Output,,,,,,,,
CX_v[1],Output,,,,,,,,
CX_v[0],Output,,,,,,,,
D1,Output,,,,,,,,
D2,Output,,,,,,,,
D3,Output,,,,,,,,
D4,Output,,,,,,,,
D5,Output,,,,,,,,
D6,Output,,,,,,,,
D7,Output,,,,,,,,
D8,Output,,,,,,,,
DATABUS[15],Output,,,,,,,,
DATABUS[14],Output,,,,,,,,
DATABUS[13],Output,,,,,,,,
DATABUS[12],Output,,,,,,,,
DATABUS[11],Output,,,,,,,,
DATABUS[10],Output,,,,,,,,
DATABUS[9],Output,,,,,,,,
DATABUS[8],Output,,,,,,,,
DATABUS[7],Output,,,,,,,,
DATABUS[6],Output,,,,,,,,
DATABUS[5],Output,,,,,,,,
DATABUS[4],Output,,,,,,,,
DATABUS[3],Output,,,,,,,,
DATABUS[2],Output,,,,,,,,
DATABUS[1],Output,,,,,,,,
DATABUS[0],Output,,,,,,,,
IMM_v[15],Output,,,,,,,,
IMM_v[14],Output,,,,,,,,
IMM_v[13],Output,,,,,,,,
IMM_v[12],Output,,,,,,,,
IMM_v[11],Output,,,,,,,,
IMM_v[10],Output,,,,,,,,
IMM_v[9],Output,,,,,,,,
IMM_v[8],Output,,,,,,,,
IMM_v[7],Output,,,,,,,,
IMM_v[6],Output,,,,,,,,
IMM_v[5],Output,,,,,,,,
IMM_v[4],Output,,,,,,,,
IMM_v[3],Output,,,,,,,,
IMM_v[2],Output,,,,,,,,
IMM_v[1],Output,,,,,,,,
IMM_v[0],Output,,,,,,,,
MAR_v[15],Output,,,,,,,,
MAR_v[14],Output,,,,,,,,
MAR_v[13],Output,,,,,,,,
MAR_v[12],Output,,,,,,,,
MAR_v[11],Output,,,,,,,,
MAR_v[10],Output,,,,,,,,
MAR_v[9],Output,,,,,,,,
MAR_v[8],Output,,,,,,,,
MAR_v[7],Output,,,,,,,,
MAR_v[6],Output,,,,,,,,
MAR_v[5],Output,,,,,,,,
MAR_v[4],Output,,,,,,,,
MAR_v[3],Output,,,,,,,,
MAR_v[2],Output,,,,,,,,
MAR_v[1],Output,,,,,,,,
MAR_v[0],Output,,,,,,,,
PC_v[15],Output,,,,,,,,
PC_v[14],Output,,,,,,,,
PC_v[13],Output,,,,,,,,
PC_v[12],Output,,,,,,,,
PC_v[11],Output,,,,,,,,
PC_v[10],Output,,,,,,,,
PC_v[9],Output,,,,,,,,
PC_v[8],Output,,,,,,,,
PC_v[7],Output,,,,,,,,
PC_v[6],Output,,,,,,,,
PC_v[5],Output,,,,,,,,
PC_v[4],Output,,,,,,,,
PC_v[3],Output,,,,,,,,
PC_v[2],Output,,,,,,,,
PC_v[1],Output,,,,,,,,
PC_v[0],Output,,,,,,,,
upc[7],Output,,,,,,,,
upc[6],Output,,,,,,,,
upc[5],Output,,,,,,,,
upc[4],Output,,,,,,,,
upc[3],Output,,,,,,,,
upc[2],Output,,,,,,,,
upc[1],Output,,,,,,,,
upc[0],Output,,,,,,,,
