# hdlbits-solutions
A comprehensive collection of Verilog HDL solutions for the digital design challenges on HDLBits. Organized by module and complexity.
## üöÄ Progress Tracker
## HDLBits
![Alt text](HDLBits.jpg)

| Category | Status | Completion % | Problems Sloved |
| :--- | :---: | :---: | :---: |
| **Verilog Language** | ‚úÖ Complete | 100% | 2 |
| **Vectors** | ‚úÖ Complete | 100% | 8 |
| **Basics** | ‚úÖ Complete | 100% | 9 |
| **Modules: Hierarchy** | üîÑ In Progress | 45% | 0 |
| **Procedures** | üîÑ In Progress | 45% | 0 |
| **More Verilog Features** | ‚è≥ Pending | 0% | 0 |
| **Combinational Logic** | ‚è≥ Pending | 0% | 0 |
| **Multiplexers** | ‚è≥ Pending | 0% | 0 |
| **Arithmetic Circuits** | ‚è≥ Pending | 0% | 0 |
| **Karnaugh Map to Circuit** | ‚è≥ Pending | 0% | 0 |
| **Latches and Flip-Flops** | ‚è≥ Pending | 0% | 0 |
| **Counters** | ‚è≥ Pending | 0% | 0 |
| **Shift Registers** | ‚è≥ Pending | 0% | 0 |
| **Cellular automata** | ‚è≥ Pending | 0% | 0 |
| **Finite State Machines** | ‚è≥ Pending | 0% | 0 |
| **Building Larger Circuits** | ‚è≥ Pending | 0% | 0 |
| **Verification: Reading Simulations:Finding bugs in code** | ‚è≥ Pending | 0% | 0 |
| **Build a circuit from a simulation waveform** | ‚è≥ Pending | 0% | 0 |
| **Verification: Writing Testbenches** | ‚è≥ Pending | 0% | 0 |



