
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c2  00800200  000017d6  0000186a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  008002c2  008002c2  0000192c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000192c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000298  00000000  00000000  00001988  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000218e  00000000  00000000  00001c20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000119d  00000000  00000000  00003dae  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001743  00000000  00000000  00004f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000580  00000000  00000000  00006690  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000077f  00000000  00000000  00006c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e57  00000000  00000000  0000738f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c8  00000000  00000000  000081e6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c1       	rjmp	.+722    	; 0x2e0 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	97 c4       	rjmp	.+2350   	; 0x9cc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	01 05       	cpc	r16, r1
      e6:	53 05       	cpc	r21, r3
      e8:	53 05       	cpc	r21, r3
      ea:	53 05       	cpc	r21, r3
      ec:	53 05       	cpc	r21, r3
      ee:	53 05       	cpc	r21, r3
      f0:	53 05       	cpc	r21, r3
      f2:	53 05       	cpc	r21, r3
      f4:	01 05       	cpc	r16, r1
      f6:	53 05       	cpc	r21, r3
      f8:	53 05       	cpc	r21, r3
      fa:	53 05       	cpc	r21, r3
      fc:	53 05       	cpc	r21, r3
      fe:	53 05       	cpc	r21, r3
     100:	53 05       	cpc	r21, r3
     102:	53 05       	cpc	r21, r3
     104:	03 05       	cpc	r16, r3
     106:	53 05       	cpc	r21, r3
     108:	53 05       	cpc	r21, r3
     10a:	53 05       	cpc	r21, r3
     10c:	53 05       	cpc	r21, r3
     10e:	53 05       	cpc	r21, r3
     110:	53 05       	cpc	r21, r3
     112:	53 05       	cpc	r21, r3
     114:	53 05       	cpc	r21, r3
     116:	53 05       	cpc	r21, r3
     118:	53 05       	cpc	r21, r3
     11a:	53 05       	cpc	r21, r3
     11c:	53 05       	cpc	r21, r3
     11e:	53 05       	cpc	r21, r3
     120:	53 05       	cpc	r21, r3
     122:	53 05       	cpc	r21, r3
     124:	03 05       	cpc	r16, r3
     126:	53 05       	cpc	r21, r3
     128:	53 05       	cpc	r21, r3
     12a:	53 05       	cpc	r21, r3
     12c:	53 05       	cpc	r21, r3
     12e:	53 05       	cpc	r21, r3
     130:	53 05       	cpc	r21, r3
     132:	53 05       	cpc	r21, r3
     134:	53 05       	cpc	r21, r3
     136:	53 05       	cpc	r21, r3
     138:	53 05       	cpc	r21, r3
     13a:	53 05       	cpc	r21, r3
     13c:	53 05       	cpc	r21, r3
     13e:	53 05       	cpc	r21, r3
     140:	53 05       	cpc	r21, r3
     142:	53 05       	cpc	r21, r3
     144:	4f 05       	cpc	r20, r15
     146:	53 05       	cpc	r21, r3
     148:	53 05       	cpc	r21, r3
     14a:	53 05       	cpc	r21, r3
     14c:	53 05       	cpc	r21, r3
     14e:	53 05       	cpc	r21, r3
     150:	53 05       	cpc	r21, r3
     152:	53 05       	cpc	r21, r3
     154:	2c 05       	cpc	r18, r12
     156:	53 05       	cpc	r21, r3
     158:	53 05       	cpc	r21, r3
     15a:	53 05       	cpc	r21, r3
     15c:	53 05       	cpc	r21, r3
     15e:	53 05       	cpc	r21, r3
     160:	53 05       	cpc	r21, r3
     162:	53 05       	cpc	r21, r3
     164:	53 05       	cpc	r21, r3
     166:	53 05       	cpc	r21, r3
     168:	53 05       	cpc	r21, r3
     16a:	53 05       	cpc	r21, r3
     16c:	53 05       	cpc	r21, r3
     16e:	53 05       	cpc	r21, r3
     170:	53 05       	cpc	r21, r3
     172:	53 05       	cpc	r21, r3
     174:	20 05       	cpc	r18, r0
     176:	53 05       	cpc	r21, r3
     178:	53 05       	cpc	r21, r3
     17a:	53 05       	cpc	r21, r3
     17c:	53 05       	cpc	r21, r3
     17e:	53 05       	cpc	r21, r3
     180:	53 05       	cpc	r21, r3
     182:	53 05       	cpc	r21, r3
     184:	3e 05       	cpc	r19, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 ed       	ldi	r30, 0xD6	; 214
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3c       	cpi	r26, 0xC2	; 194
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 ec       	ldi	r26, 0xC2	; 194
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 3d       	cpi	r26, 0xDA	; 218
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	67 d1       	rcall	.+718    	; 0x490 <main>
     1c2:	0c 94 e9 0b 	jmp	0x17d2	; 0x17d2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	
	for (int i = 0; i < message->length; i++){
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
}
     1c8:	40 e6       	ldi	r20, 0x60	; 96
     1ca:	60 e6       	ldi	r22, 0x60	; 96
     1cc:	80 e6       	ldi	r24, 0x60	; 96
     1ce:	02 d1       	rcall	.+516    	; 0x3d4 <MCP_bit_modify>
     1d0:	40 e6       	ldi	r20, 0x60	; 96
     1d2:	60 e6       	ldi	r22, 0x60	; 96
     1d4:	80 e7       	ldi	r24, 0x70	; 112
     1d6:	fe d0       	rcall	.+508    	; 0x3d4 <MCP_bit_modify>
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	64 e0       	ldi	r22, 0x04	; 4
     1dc:	80 e6       	ldi	r24, 0x60	; 96
     1de:	fa d0       	rcall	.+500    	; 0x3d4 <MCP_bit_modify>
     1e0:	44 e0       	ldi	r20, 0x04	; 4
     1e2:	64 e0       	ldi	r22, 0x04	; 4
     1e4:	80 e7       	ldi	r24, 0x70	; 112
     1e6:	f6 d0       	rcall	.+492    	; 0x3d4 <MCP_bit_modify>
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	f2 d0       	rcall	.+484    	; 0x3d4 <MCP_bit_modify>
     1f0:	8e e0       	ldi	r24, 0x0E	; 14
     1f2:	be d0       	rcall	.+380    	; 0x370 <MCP_read>
     1f4:	80 7e       	andi	r24, 0xE0	; 224
     1f6:	31 f0       	breq	.+12     	; 0x204 <CAN_init+0x3c>
     1f8:	82 e1       	ldi	r24, 0x12	; 18
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	e1 d6       	rcall	.+3522   	; 0xfc0 <puts>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	63 e0       	ldi	r22, 0x03	; 3
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	d2 d0       	rcall	.+420    	; 0x3ae <MCP_write>
     20a:	e9 e6       	ldi	r30, 0x69	; 105
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	80 62       	ori	r24, 0x20	; 32
     212:	80 83       	st	Z, r24
     214:	ea 9a       	sbi	0x1d, 2	; 29
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	08 95       	ret

0000021c <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     21c:	cf 92       	push	r12
     21e:	df 92       	push	r13
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	7c 01       	movw	r14, r24
     22e:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	86 0f       	add	r24, r22
     234:	9d d0       	rcall	.+314    	; 0x370 <MCP_read>
     236:	d8 2f       	mov	r29, r24
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	8c 0f       	add	r24, r28
     23c:	99 d0       	rcall	.+306    	; 0x370 <MCP_read>
     23e:	48 2f       	mov	r20, r24
     240:	42 95       	swap	r20
     242:	46 95       	lsr	r20
     244:	47 70       	andi	r20, 0x07	; 7
     246:	2d 2f       	mov	r18, r29
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	88 0f       	add	r24, r24
     24e:	99 1f       	adc	r25, r25
     250:	88 0f       	add	r24, r24
     252:	99 1f       	adc	r25, r25
     254:	88 0f       	add	r24, r24
     256:	99 1f       	adc	r25, r25
     258:	84 2b       	or	r24, r20
     25a:	f7 01       	movw	r30, r14
     25c:	91 83       	std	Z+1, r25	; 0x01
     25e:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     260:	85 e0       	ldi	r24, 0x05	; 5
     262:	8c 0f       	add	r24, r28
     264:	85 d0       	rcall	.+266    	; 0x370 <MCP_read>
     266:	8f 70       	andi	r24, 0x0F	; 15
     268:	f7 01       	movw	r30, r14
     26a:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     26c:	88 23       	and	r24, r24
     26e:	f1 f0       	breq	.+60     	; 0x2ac <CAN_msg_receive+0x90>
     270:	0f 2e       	mov	r0, r31
     272:	f6 e0       	ldi	r31, 0x06	; 6
     274:	df 2e       	mov	r13, r31
     276:	f0 2d       	mov	r31, r0
     278:	dc 0e       	add	r13, r28
     27a:	87 01       	movw	r16, r14
     27c:	0d 5f       	subi	r16, 0xFD	; 253
     27e:	1f 4f       	sbci	r17, 0xFF	; 255
     280:	0f 2e       	mov	r0, r31
     282:	fe e0       	ldi	r31, 0x0E	; 14
     284:	cf 2e       	mov	r12, r31
     286:	f0 2d       	mov	r31, r0
     288:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     28a:	c0 e0       	ldi	r28, 0x00	; 0
     28c:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     28e:	8d 2d       	mov	r24, r13
     290:	6f d0       	rcall	.+222    	; 0x370 <MCP_read>
     292:	f8 01       	movw	r30, r16
     294:	81 93       	st	Z+, r24
     296:	8f 01       	movw	r16, r30
		i++;
     298:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     29a:	f7 01       	movw	r30, r14
     29c:	22 81       	ldd	r18, Z+2	; 0x02
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	c2 17       	cp	r28, r18
     2a2:	d3 07       	cpc	r29, r19
     2a4:	1c f4       	brge	.+6      	; 0x2ac <CAN_msg_receive+0x90>
     2a6:	d3 94       	inc	r13
     2a8:	dc 10       	cpse	r13, r12
     2aa:	f1 cf       	rjmp	.-30     	; 0x28e <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	1f 91       	pop	r17
     2b2:	0f 91       	pop	r16
     2b4:	ff 90       	pop	r15
     2b6:	ef 90       	pop	r14
     2b8:	df 90       	pop	r13
     2ba:	cf 90       	pop	r12
     2bc:	08 95       	ret

000002be <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     2be:	20 91 c2 02 	lds	r18, 0x02C2
     2c2:	21 30       	cpi	r18, 0x01	; 1
     2c4:	19 f0       	breq	.+6      	; 0x2cc <CAN_handle_interrupt+0xe>
     2c6:	22 30       	cpi	r18, 0x02	; 2
     2c8:	31 f0       	breq	.+12     	; 0x2d6 <CAN_handle_interrupt+0x18>
     2ca:	08 95       	ret
		case no_flag:
		//printf("no interrupt 1\n");
			break;
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     2cc:	60 e6       	ldi	r22, 0x60	; 96
     2ce:	a6 df       	rcall	.-180    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2d0:	10 92 c2 02 	sts	0x02C2, r1
			//printf("interrupt handled 1\n");
			break;
     2d4:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     2d6:	60 e7       	ldi	r22, 0x70	; 112
     2d8:	a1 df       	rcall	.-190    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2da:	10 92 c2 02 	sts	0x02C2, r1
     2de:	08 95       	ret

000002e0 <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     2e0:	1f 92       	push	r1
     2e2:	0f 92       	push	r0
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	0f 92       	push	r0
     2e8:	11 24       	eor	r1, r1
     2ea:	0b b6       	in	r0, 0x3b	; 59
     2ec:	0f 92       	push	r0
     2ee:	2f 93       	push	r18
     2f0:	3f 93       	push	r19
     2f2:	4f 93       	push	r20
     2f4:	5f 93       	push	r21
     2f6:	6f 93       	push	r22
     2f8:	7f 93       	push	r23
     2fa:	8f 93       	push	r24
     2fc:	9f 93       	push	r25
     2fe:	af 93       	push	r26
     300:	bf 93       	push	r27
     302:	ef 93       	push	r30
     304:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     306:	8c e2       	ldi	r24, 0x2C	; 44
     308:	33 d0       	rcall	.+102    	; 0x370 <MCP_read>

	if (interrupt & MCP_RX0IF){
     30a:	80 ff       	sbrs	r24, 0
     30c:	08 c0       	rjmp	.+16     	; 0x31e <__vector_3+0x3e>
		interrupt_flag = RX0;
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	80 93 c2 02 	sts	0x02C2, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     314:	40 e0       	ldi	r20, 0x00	; 0
     316:	61 e0       	ldi	r22, 0x01	; 1
     318:	8c e2       	ldi	r24, 0x2C	; 44
     31a:	5c d0       	rcall	.+184    	; 0x3d4 <MCP_bit_modify>
     31c:	09 c0       	rjmp	.+18     	; 0x330 <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     31e:	81 ff       	sbrs	r24, 1
     320:	07 c0       	rjmp	.+14     	; 0x330 <__vector_3+0x50>
		interrupt_flag = RX1;
     322:	82 e0       	ldi	r24, 0x02	; 2
     324:	80 93 c2 02 	sts	0x02C2, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     328:	40 e0       	ldi	r20, 0x00	; 0
     32a:	62 e0       	ldi	r22, 0x02	; 2
     32c:	8c e2       	ldi	r24, 0x2C	; 44
     32e:	52 d0       	rcall	.+164    	; 0x3d4 <MCP_bit_modify>
	}
	
}
     330:	ff 91       	pop	r31
     332:	ef 91       	pop	r30
     334:	bf 91       	pop	r27
     336:	af 91       	pop	r26
     338:	9f 91       	pop	r25
     33a:	8f 91       	pop	r24
     33c:	7f 91       	pop	r23
     33e:	6f 91       	pop	r22
     340:	5f 91       	pop	r21
     342:	4f 91       	pop	r20
     344:	3f 91       	pop	r19
     346:	2f 91       	pop	r18
     348:	0f 90       	pop	r0
     34a:	0b be       	out	0x3b, r0	; 59
     34c:	0f 90       	pop	r0
     34e:	0f be       	out	0x3f, r0	; 63
     350:	0f 90       	pop	r0
     352:	1f 90       	pop	r1
     354:	18 95       	reti

00000356 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	67 d0       	rcall	.+206    	; 0x42a <SPI_set_ss>
     35c:	80 ec       	ldi	r24, 0xC0	; 192
     35e:	5b d0       	rcall	.+182    	; 0x416 <SPI_transmit_receive>
     360:	82 e4       	ldi	r24, 0x42	; 66
     362:	8a 95       	dec	r24
     364:	f1 f7       	brne	.-4      	; 0x362 <MCP_reset+0xc>
     366:	00 c0       	rjmp	.+0      	; 0x368 <MCP_reset+0x12>
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	90 e0       	ldi	r25, 0x00	; 0
     36c:	5e c0       	rjmp	.+188    	; 0x42a <SPI_set_ss>
     36e:	08 95       	ret

00000370 <MCP_read>:
     370:	cf 93       	push	r28
     372:	c8 2f       	mov	r28, r24
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	58 d0       	rcall	.+176    	; 0x42a <SPI_set_ss>
     37a:	83 e0       	ldi	r24, 0x03	; 3
     37c:	4c d0       	rcall	.+152    	; 0x416 <SPI_transmit_receive>
     37e:	8c 2f       	mov	r24, r28
     380:	4a d0       	rcall	.+148    	; 0x416 <SPI_transmit_receive>
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	48 d0       	rcall	.+144    	; 0x416 <SPI_transmit_receive>
     386:	c8 2f       	mov	r28, r24
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	4e d0       	rcall	.+156    	; 0x42a <SPI_set_ss>
     38e:	8c 2f       	mov	r24, r28
     390:	cf 91       	pop	r28
     392:	08 95       	ret

00000394 <MCP_init>:
     394:	e0 df       	rcall	.-64     	; 0x356 <MCP_reset>
     396:	8e e0       	ldi	r24, 0x0E	; 14
     398:	eb df       	rcall	.-42     	; 0x370 <MCP_read>
     39a:	80 7e       	andi	r24, 0xE0	; 224
     39c:	80 38       	cpi	r24, 0x80	; 128
     39e:	29 f0       	breq	.+10     	; 0x3aa <MCP_init+0x16>
     3a0:	8f e3       	ldi	r24, 0x3F	; 63
     3a2:	92 e0       	ldi	r25, 0x02	; 2
     3a4:	0d d6       	rcall	.+3098   	; 0xfc0 <puts>
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	08 95       	ret
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	08 95       	ret

000003ae <MCP_write>:
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	d8 2f       	mov	r29, r24
     3b4:	c6 2f       	mov	r28, r22
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	37 d0       	rcall	.+110    	; 0x42a <SPI_set_ss>
     3bc:	82 e0       	ldi	r24, 0x02	; 2
     3be:	2b d0       	rcall	.+86     	; 0x416 <SPI_transmit_receive>
     3c0:	8d 2f       	mov	r24, r29
     3c2:	29 d0       	rcall	.+82     	; 0x416 <SPI_transmit_receive>
     3c4:	8c 2f       	mov	r24, r28
     3c6:	27 d0       	rcall	.+78     	; 0x416 <SPI_transmit_receive>
     3c8:	81 e0       	ldi	r24, 0x01	; 1
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	2e d0       	rcall	.+92     	; 0x42a <SPI_set_ss>
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3d4:	1f 93       	push	r17
     3d6:	cf 93       	push	r28
     3d8:	df 93       	push	r29
     3da:	18 2f       	mov	r17, r24
     3dc:	d6 2f       	mov	r29, r22
     3de:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	22 d0       	rcall	.+68     	; 0x42a <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     3e6:	85 e0       	ldi	r24, 0x05	; 5
     3e8:	16 d0       	rcall	.+44     	; 0x416 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     3ea:	81 2f       	mov	r24, r17
     3ec:	14 d0       	rcall	.+40     	; 0x416 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     3ee:	8d 2f       	mov	r24, r29
     3f0:	12 d0       	rcall	.+36     	; 0x416 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     3f2:	8c 2f       	mov	r24, r28
     3f4:	10 d0       	rcall	.+32     	; 0x416 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	17 d0       	rcall	.+46     	; 0x42a <SPI_set_ss>
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	1f 91       	pop	r17
     402:	08 95       	ret

00000404 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     404:	84 b1       	in	r24, 0x04	; 4
     406:	87 68       	ori	r24, 0x87	; 135
     408:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     40a:	81 e1       	ldi	r24, 0x11	; 17
     40c:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     40e:	8c b5       	in	r24, 0x2c	; 44
     410:	80 64       	ori	r24, 0x40	; 64
     412:	8c bd       	out	0x2c, r24	; 44
     414:	08 95       	ret

00000416 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     416:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     418:	0d b4       	in	r0, 0x2d	; 45
     41a:	07 fe       	sbrs	r0, 7
     41c:	fd cf       	rjmp	.-6      	; 0x418 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     41e:	82 e4       	ldi	r24, 0x42	; 66
     420:	8a 95       	dec	r24
     422:	f1 f7       	brne	.-4      	; 0x420 <SPI_transmit_receive+0xa>
     424:	00 c0       	rjmp	.+0      	; 0x426 <SPI_transmit_receive+0x10>
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     426:	8e b5       	in	r24, 0x2e	; 46
	
}
     428:	08 95       	ret

0000042a <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	91 05       	cpc	r25, r1
     42e:	11 f4       	brne	.+4      	; 0x434 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     430:	2f 9a       	sbi	0x05, 7	; 5
     432:	08 95       	ret
	}
	else if (val == 0){
     434:	89 2b       	or	r24, r25
     436:	09 f4       	brne	.+2      	; 0x43a <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     438:	2f 98       	cbi	0x05, 7	; 5
     43a:	08 95       	ret

0000043c <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     43c:	e0 ec       	ldi	r30, 0xC0	; 192
     43e:	f0 e0       	ldi	r31, 0x00	; 0
     440:	90 81       	ld	r25, Z
     442:	95 ff       	sbrs	r25, 5
     444:	fd cf       	rjmp	.-6      	; 0x440 <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     446:	80 93 c6 00 	sts	0x00C6, r24
     44a:	08 95       	ret

0000044c <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     44c:	e0 ec       	ldi	r30, 0xC0	; 192
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	80 81       	ld	r24, Z
     452:	88 23       	and	r24, r24
     454:	ec f7       	brge	.-6      	; 0x450 <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     456:	80 91 c6 00 	lds	r24, 0x00C6
     45a:	08 95       	ret

0000045c <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     45c:	e5 ec       	ldi	r30, 0xC5	; 197
     45e:	f0 e0       	ldi	r31, 0x00	; 0
     460:	20 81       	ld	r18, Z
     462:	92 2b       	or	r25, r18
     464:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     466:	e4 ec       	ldi	r30, 0xC4	; 196
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	90 81       	ld	r25, Z
     46c:	89 2b       	or	r24, r25
     46e:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     470:	e1 ec       	ldi	r30, 0xC1	; 193
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	88 61       	ori	r24, 0x18	; 24
     478:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     47a:	e2 ec       	ldi	r30, 0xC2	; 194
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	8e 60       	ori	r24, 0x0E	; 14
     482:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     484:	66 e2       	ldi	r22, 0x26	; 38
     486:	72 e0       	ldi	r23, 0x02	; 2
     488:	8e e1       	ldi	r24, 0x1E	; 30
     48a:	92 e0       	ldi	r25, 0x02	; 2
     48c:	3e c5       	rjmp	.+2684   	; 0xf0a <fdevopen>
     48e:	08 95       	ret

00000490 <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	2b 97       	sbiw	r28, 0x0b	; 11
     49a:	0f b6       	in	r0, 0x3f	; 63
     49c:	f8 94       	cli
     49e:	de bf       	out	0x3e, r29	; 62
     4a0:	0f be       	out	0x3f, r0	; 63
     4a2:	cd bf       	out	0x3d, r28	; 61
	cli();
     4a4:	f8 94       	cli
	printf("Initializations\n");
     4a6:	80 e7       	ldi	r24, 0x70	; 112
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	8a d5       	rcall	.+2836   	; 0xfc0 <puts>
	UART_Init( MYUBRR );
     4ac:	87 e6       	ldi	r24, 0x67	; 103
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	d5 df       	rcall	.-86     	; 0x45c <UART_Init>
	SPI_init();
     4b2:	a8 df       	rcall	.-176    	; 0x404 <SPI_init>
	MCP_init();
     4b4:	6f df       	rcall	.-290    	; 0x394 <MCP_init>
	CAN_init();
     4b6:	88 de       	rcall	.-752    	; 0x1c8 <CAN_init>
	COUNTER_init();
     4b8:	d6 d0       	rcall	.+428    	; 0x666 <COUNTER_init>
	ADC_init_2560();
     4ba:	cf d0       	rcall	.+414    	; 0x65a <ADC_init_2560>
	MOTOR_init();
     4bc:	f7 d0       	rcall	.+494    	; 0x6ac <MOTOR_init>
	SOLENOID_init();
     4be:	ba d1       	rcall	.+884    	; 0x834 <SOLENOID_init>
	printf("\n\n\nInit done\n");
     4c0:	80 e8       	ldi	r24, 0x80	; 128
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	7d d5       	rcall	.+2810   	; 0xfc0 <puts>
	sei();
     4c6:	78 94       	sei
	
	MOTOR_find_limits();
     4c8:	51 d1       	rcall	.+674    	; 0x76c <MOTOR_find_limits>
	int16_t velocity;
	float encoder_pos;
	float y;
	float u;
	float reference;
	uint8_t prev_data = 0;
     4ca:	51 2c       	mov	r5, r1
				SOLENOID_pulse(1);
		}
		y = MOTOR_read_scaled_encoder();
		if (y < 0){ y = 0; }
		u = CONTROLLER_run(y, reference);
		MOTOR_set_dir(y > reference);
     4cc:	66 24       	eor	r6, r6
     4ce:	63 94       	inc	r6
     4d0:	71 2c       	mov	r7, r1
     4d2:	31 2c       	mov	r3, r1
     4d4:	41 2c       	mov	r4, r1
	float u;
	float reference;
	uint8_t prev_data = 0;
	
	while(1){
		CAN_handle_interrupt(&receive);
     4d6:	ce 01       	movw	r24, r28
     4d8:	01 96       	adiw	r24, 0x01	; 1
     4da:	f1 de       	rcall	.-542    	; 0x2be <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     4dc:	8c 81       	ldd	r24, Y+4	; 0x04
     4de:	83 30       	cpi	r24, 0x03	; 3
     4e0:	51 f0       	breq	.+20     	; 0x4f6 <main+0x66>
     4e2:	84 30       	cpi	r24, 0x04	; 4
     4e4:	69 f0       	breq	.+26     	; 0x500 <main+0x70>
     4e6:	81 11       	cpse	r24, r1
     4e8:	0d c0       	rjmp	.+26     	; 0x504 <main+0x74>
			case CAN_JOY_POS_X:
				if (receive.data[1] != prev_data){
     4ea:	8d 81       	ldd	r24, Y+5	; 0x05
     4ec:	85 15       	cp	r24, r5
     4ee:	51 f0       	breq	.+20     	; 0x504 <main+0x74>
					//printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
					SERVO_set_position(receive.data[1]);
     4f0:	e2 d1       	rcall	.+964    	; 0x8b6 <SERVO_set_position>
					prev_data=receive.data[1];
     4f2:	5d 80       	ldd	r5, Y+5	; 0x05
     4f4:	07 c0       	rjmp	.+14     	; 0x504 <main+0x74>
			case CAN_SLIDER_POS_R:
				//printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
				reference =(float)receive.data[1];
				//printf("\t\t\t Received data before: %d\n", receive.data[1]);
				//printf("\t\t\t Reference before: %d\n", (int)reference);
				reference = CONTROLLER_set_reference(receive.data[1]);
     4f6:	8d 81       	ldd	r24, Y+5	; 0x05
     4f8:	2e d0       	rcall	.+92     	; 0x556 <CONTROLLER_set_reference>
     4fa:	4b 01       	movw	r8, r22
     4fc:	5c 01       	movw	r10, r24
				//printf("\t\t\t Reference after: %d\n", (int)reference);
				break;
     4fe:	02 c0       	rjmp	.+4      	; 0x504 <main+0x74>
			case CAN_TOUCH_BUTTON:
				//solenoid
				SOLENOID_pulse(1);
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	9b d1       	rcall	.+822    	; 0x83a <SOLENOID_pulse>
		}
		y = MOTOR_read_scaled_encoder();
     504:	72 d1       	rcall	.+740    	; 0x7ea <MOTOR_read_scaled_encoder>
     506:	6b 01       	movw	r12, r22
     508:	7c 01       	movw	r14, r24
		if (y < 0){ y = 0; }
     50a:	20 e0       	ldi	r18, 0x00	; 0
     50c:	30 e0       	ldi	r19, 0x00	; 0
     50e:	a9 01       	movw	r20, r18
     510:	45 d3       	rcall	.+1674   	; 0xb9c <__cmpsf2>
     512:	88 23       	and	r24, r24
     514:	1c f4       	brge	.+6      	; 0x51c <main+0x8c>
     516:	c1 2c       	mov	r12, r1
     518:	d1 2c       	mov	r13, r1
     51a:	76 01       	movw	r14, r12
		u = CONTROLLER_run(y, reference);
     51c:	a5 01       	movw	r20, r10
     51e:	94 01       	movw	r18, r8
     520:	c7 01       	movw	r24, r14
     522:	b6 01       	movw	r22, r12
     524:	38 d0       	rcall	.+112    	; 0x596 <CONTROLLER_run>
     526:	28 2e       	mov	r2, r24
		MOTOR_set_dir(y > reference);
     528:	06 2d       	mov	r16, r6
     52a:	17 2d       	mov	r17, r7
     52c:	a5 01       	movw	r20, r10
     52e:	94 01       	movw	r18, r8
     530:	c7 01       	movw	r24, r14
     532:	b6 01       	movw	r22, r12
     534:	7d d4       	rcall	.+2298   	; 0xe30 <__gesf2>
     536:	18 16       	cp	r1, r24
     538:	14 f0       	brlt	.+4      	; 0x53e <main+0xae>
     53a:	03 2d       	mov	r16, r3
     53c:	14 2d       	mov	r17, r4
     53e:	80 2f       	mov	r24, r16
     540:	91 2f       	mov	r25, r17
     542:	c5 d0       	rcall	.+394    	; 0x6ce <MOTOR_set_dir>
		//printf("\t\t\t Reference: %.1f\n", (int)reference);
		//printf("\t\t\t Received data: %d\n", receive.data[1]);
		MOTOR_set_velocity(u);		
     544:	82 2d       	mov	r24, r2
     546:	d4 d0       	rcall	.+424    	; 0x6f0 <MOTOR_set_velocity>
     548:	8f ec       	ldi	r24, 0xCF	; 207
     54a:	97 e0       	ldi	r25, 0x07	; 7
     54c:	01 97       	sbiw	r24, 0x01	; 1
     54e:	f1 f7       	brne	.-4      	; 0x54c <main+0xbc>
     550:	00 c0       	rjmp	.+0      	; 0x552 <main+0xc2>
     552:	00 00       	nop
     554:	c0 cf       	rjmp	.-128    	; 0x4d6 <main+0x46>

00000556 <CONTROLLER_set_reference>:
float Ki = 0.8;

volatile uint16_t *timer = &TCNT1;

float CONTROLLER_set_reference(uint8_t reference)
{
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
	float reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	8f 5f       	subi	r24, 0xFF	; 255
     55e:	91 09       	sbc	r25, r1
     560:	ec 01       	movw	r28, r24
     562:	99 23       	and	r25, r25
     564:	24 f4       	brge	.+8      	; 0x56e <CONTROLLER_set_reference+0x18>
     566:	cc 27       	eor	r28, r28
     568:	dd 27       	eor	r29, r29
     56a:	c8 1b       	sub	r28, r24
     56c:	d9 0b       	sbc	r29, r25
	printf("\n\nReference: (%d) \n", (int)reff);
     56e:	df 93       	push	r29
     570:	cf 93       	push	r28
     572:	8d e8       	ldi	r24, 0x8D	; 141
     574:	92 e0       	ldi	r25, 0x02	; 2
     576:	9f 93       	push	r25
     578:	8f 93       	push	r24
     57a:	11 d5       	rcall	.+2594   	; 0xf9e <printf>

float CONTROLLER_set_reference(uint8_t reference)
{
	float reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     57c:	be 01       	movw	r22, r28
     57e:	88 27       	eor	r24, r24
     580:	77 fd       	sbrc	r23, 7
     582:	80 95       	com	r24
     584:	98 2f       	mov	r25, r24
     586:	a4 d3       	rcall	.+1864   	; 0xcd0 <__floatsisf>
	printf("\n\nReference: (%d) \n", (int)reff);
	return reff;
     588:	0f 90       	pop	r0
     58a:	0f 90       	pop	r0
     58c:	0f 90       	pop	r0
     58e:	0f 90       	pop	r0
	
}
     590:	df 91       	pop	r29
     592:	cf 91       	pop	r28
     594:	08 95       	ret

00000596 <CONTROLLER_run>:

uint8_t CONTROLLER_run(float y, float reference)
{
     596:	8f 92       	push	r8
     598:	9f 92       	push	r9
     59a:	af 92       	push	r10
     59c:	bf 92       	push	r11
     59e:	cf 92       	push	r12
     5a0:	df 92       	push	r13
     5a2:	ef 92       	push	r14
     5a4:	ff 92       	push	r15
     5a6:	4b 01       	movw	r8, r22
     5a8:	5c 01       	movw	r10, r24
     5aa:	ca 01       	movw	r24, r20
     5ac:	b9 01       	movw	r22, r18
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5ae:	e0 91 06 02 	lds	r30, 0x0206
     5b2:	f0 91 07 02 	lds	r31, 0x0207
     5b6:	e0 80       	ld	r14, Z
     5b8:	f1 80       	ldd	r15, Z+1	; 0x01
	*timer = 0;
     5ba:	11 82       	std	Z+1, r1	; 0x01
     5bc:	10 82       	st	Z, r1
	
	
	error = reference - y;
     5be:	a5 01       	movw	r20, r10
     5c0:	94 01       	movw	r18, r8
     5c2:	87 d2       	rcall	.+1294   	; 0xad2 <__subsf3>
     5c4:	4b 01       	movw	r8, r22
     5c6:	5c 01       	movw	r10, r24
uint8_t CONTROLLER_run(float y, float reference)
{
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5c8:	b7 01       	movw	r22, r14
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	7e d3       	rcall	.+1788   	; 0xccc <__floatunsisf>
     5d0:	20 e0       	ldi	r18, 0x00	; 0
     5d2:	34 e2       	ldi	r19, 0x24	; 36
     5d4:	44 e7       	ldi	r20, 0x74	; 116
     5d6:	5b e4       	ldi	r21, 0x4B	; 75
     5d8:	e5 d2       	rcall	.+1482   	; 0xba4 <__divsf3>
     5da:	9b 01       	movw	r18, r22
     5dc:	ac 01       	movw	r20, r24
	*timer = 0;
	
	
	error = reference - y;
	integral = integral + error*dt;
     5de:	c5 01       	movw	r24, r10
     5e0:	b4 01       	movw	r22, r8
     5e2:	2a d4       	rcall	.+2132   	; 0xe38 <__mulsf3>
     5e4:	20 91 c3 02 	lds	r18, 0x02C3
     5e8:	30 91 c4 02 	lds	r19, 0x02C4
     5ec:	40 91 c5 02 	lds	r20, 0x02C5
     5f0:	50 91 c6 02 	lds	r21, 0x02C6
     5f4:	6f d2       	rcall	.+1246   	; 0xad4 <__addsf3>
     5f6:	6b 01       	movw	r12, r22
     5f8:	7c 01       	movw	r14, r24
     5fa:	60 93 c3 02 	sts	0x02C3, r22
     5fe:	70 93 c4 02 	sts	0x02C4, r23
     602:	80 93 c5 02 	sts	0x02C5, r24
     606:	90 93 c6 02 	sts	0x02C6, r25
	u = Kp*error + Ki*integral;
     60a:	20 91 0c 02 	lds	r18, 0x020C
     60e:	30 91 0d 02 	lds	r19, 0x020D
     612:	40 91 0e 02 	lds	r20, 0x020E
     616:	50 91 0f 02 	lds	r21, 0x020F
     61a:	c5 01       	movw	r24, r10
     61c:	b4 01       	movw	r22, r8
     61e:	0c d4       	rcall	.+2072   	; 0xe38 <__mulsf3>
     620:	4b 01       	movw	r8, r22
     622:	5c 01       	movw	r10, r24
     624:	20 91 08 02 	lds	r18, 0x0208
     628:	30 91 09 02 	lds	r19, 0x0209
     62c:	40 91 0a 02 	lds	r20, 0x020A
     630:	50 91 0b 02 	lds	r21, 0x020B
     634:	c7 01       	movw	r24, r14
     636:	b6 01       	movw	r22, r12
     638:	ff d3       	rcall	.+2046   	; 0xe38 <__mulsf3>
     63a:	9b 01       	movw	r18, r22
     63c:	ac 01       	movw	r20, r24
     63e:	c5 01       	movw	r24, r10
     640:	b4 01       	movw	r22, r8
     642:	48 d2       	rcall	.+1168   	; 0xad4 <__addsf3>
	//printf("Output y: %d\n", (int)y);
	//printf("Reference: %d\n", (int)reference);
	//printf("Error: %d\n", (int)error);
	//printf("Integral: %d\n\n", (int)integral);
	
	return (uint8_t)u;
     644:	17 d3       	rcall	.+1582   	; 0xc74 <__fixunssfsi>
     646:	86 2f       	mov	r24, r22
}
     648:	ff 90       	pop	r15
     64a:	ef 90       	pop	r14
     64c:	df 90       	pop	r13
     64e:	cf 90       	pop	r12
     650:	bf 90       	pop	r11
     652:	af 90       	pop	r10
     654:	9f 90       	pop	r9
     656:	8f 90       	pop	r8
     658:	08 95       	ret

0000065a <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     65a:	ea e7       	ldi	r30, 0x7A	; 122
     65c:	f0 e0       	ldi	r31, 0x00	; 0
     65e:	80 81       	ld	r24, Z
     660:	87 68       	ori	r24, 0x87	; 135
     662:	80 83       	st	Z, r24
     664:	08 95       	ret

00000666 <COUNTER_init>:
#include <avr/io.h>

void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     666:	a0 e8       	ldi	r26, 0x80	; 128
     668:	b0 e0       	ldi	r27, 0x00	; 0
     66a:	8c 91       	ld	r24, X
     66c:	80 68       	ori	r24, 0x80	; 128
     66e:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     670:	e1 e8       	ldi	r30, 0x81	; 129
     672:	f0 e0       	ldi	r31, 0x00	; 0
     674:	80 81       	ld	r24, Z
     676:	88 61       	ori	r24, 0x18	; 24
     678:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     67a:	8c 91       	ld	r24, X
     67c:	82 60       	ori	r24, 0x02	; 2
     67e:	8c 93       	st	X, r24
	
	// Set prescaler to 1/8
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     680:	80 81       	ld	r24, Z
     682:	83 60       	ori	r24, 0x03	; 3
     684:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// trekke fra 1?
	ICR1 = F_CPU/(64*50);
     686:	88 e8       	ldi	r24, 0x88	; 136
     688:	93 e1       	ldi	r25, 0x13	; 19
     68a:	90 93 87 00 	sts	0x0087, r25
     68e:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     692:	25 9a       	sbi	0x04, 5	; 4
     694:	08 95       	ret

00000696 <COUNTER_set_pulse_width>:
}

void COUNTER_set_pulse_width(float pulse_width_ms)
{
	OCR1A = F_CPU/64/1000 * pulse_width_ms;
     696:	20 e0       	ldi	r18, 0x00	; 0
     698:	30 e0       	ldi	r19, 0x00	; 0
     69a:	4a e7       	ldi	r20, 0x7A	; 122
     69c:	53 e4       	ldi	r21, 0x43	; 67
     69e:	cc d3       	rcall	.+1944   	; 0xe38 <__mulsf3>
     6a0:	e9 d2       	rcall	.+1490   	; 0xc74 <__fixunssfsi>
     6a2:	70 93 89 00 	sts	0x0089, r23
     6a6:	60 93 88 00 	sts	0x0088, r22
     6aa:	08 95       	ret

000006ac <MOTOR_init>:
uint8_t max_velocity = 0x50;


void MOTOR_init()
{
	TWI_Master_Initialise();
     6ac:	49 d1       	rcall	.+658    	; 0x940 <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     6ae:	e1 e0       	ldi	r30, 0x01	; 1
     6b0:	f1 e0       	ldi	r31, 0x01	; 1
     6b2:	80 81       	ld	r24, Z
     6b4:	82 61       	ori	r24, 0x12	; 18
     6b6:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     6b8:	a2 e0       	ldi	r26, 0x02	; 2
     6ba:	b1 e0       	ldi	r27, 0x01	; 1
     6bc:	8c 91       	ld	r24, X
     6be:	82 61       	ori	r24, 0x12	; 18
     6c0:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     6c2:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     6c6:	80 81       	ld	r24, Z
     6c8:	88 66       	ori	r24, 0x68	; 104
     6ca:	80 83       	st	Z, r24
     6cc:	08 95       	ret

000006ce <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     6ce:	81 30       	cpi	r24, 0x01	; 1
     6d0:	91 05       	cpc	r25, r1
     6d2:	31 f4       	brne	.+12     	; 0x6e0 <MOTOR_set_dir+0x12>
		// retning høyre
		PORTH |= (1 << PH1);
     6d4:	e2 e0       	ldi	r30, 0x02	; 2
     6d6:	f1 e0       	ldi	r31, 0x01	; 1
     6d8:	80 81       	ld	r24, Z
     6da:	82 60       	ori	r24, 0x02	; 2
     6dc:	80 83       	st	Z, r24
     6de:	08 95       	ret
	}
	else if (dir == 0){
     6e0:	89 2b       	or	r24, r25
     6e2:	29 f4       	brne	.+10     	; 0x6ee <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     6e4:	e2 e0       	ldi	r30, 0x02	; 2
     6e6:	f1 e0       	ldi	r31, 0x01	; 1
     6e8:	80 81       	ld	r24, Z
     6ea:	8d 7f       	andi	r24, 0xFD	; 253
     6ec:	80 83       	st	Z, r24
     6ee:	08 95       	ret

000006f0 <MOTOR_set_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_velocity(uint8_t vel)
{
     6f0:	cf 93       	push	r28
     6f2:	df 93       	push	r29
     6f4:	1f 92       	push	r1
     6f6:	cd b7       	in	r28, 0x3d	; 61
     6f8:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     6fa:	90 91 10 02 	lds	r25, 0x0210
     6fe:	89 17       	cp	r24, r25
     700:	10 f4       	brcc	.+4      	; 0x706 <MOTOR_set_velocity+0x16>
     702:	89 83       	std	Y+1, r24	; 0x01
     704:	01 c0       	rjmp	.+2      	; 0x708 <MOTOR_set_velocity+0x18>
	else{ velocity[0] = max_velocity; }
     706:	99 83       	std	Y+1, r25	; 0x01
	TWI_send_address_and_data(velocity, 1);
     708:	61 e0       	ldi	r22, 0x01	; 1
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ce 01       	movw	r24, r28
     70e:	01 96       	adiw	r24, 0x01	; 1
     710:	b3 d0       	rcall	.+358    	; 0x878 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     712:	20 d1       	rcall	.+576    	; 0x954 <TWI_Transceiver_Busy>
     714:	81 11       	cpse	r24, r1
     716:	09 c0       	rjmp	.+18     	; 0x72a <MOTOR_set_velocity+0x3a>
     718:	80 91 c8 02 	lds	r24, 0x02C8
     71c:	80 fd       	sbrc	r24, 0
     71e:	05 c0       	rjmp	.+10     	; 0x72a <MOTOR_set_velocity+0x3a>
		printf("TWI error\n");
     720:	81 ea       	ldi	r24, 0xA1	; 161
     722:	92 e0       	ldi	r25, 0x02	; 2
     724:	4d d4       	rcall	.+2202   	; 0xfc0 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     726:	1a d1       	rcall	.+564    	; 0x95c <TWI_Get_State_Info>
     728:	96 d0       	rcall	.+300    	; 0x856 <TWI_act_on_failure_in_last_transmission>
	}
}
     72a:	0f 90       	pop	r0
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     732:	e2 e0       	ldi	r30, 0x02	; 2
     734:	f1 e0       	ldi	r31, 0x01	; 1
     736:	80 81       	ld	r24, Z
     738:	8f 7d       	andi	r24, 0xDF	; 223
     73a:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     73c:	80 81       	ld	r24, Z
     73e:	87 7f       	andi	r24, 0xF7	; 247
     740:	80 83       	st	Z, r24
     742:	8a e6       	ldi	r24, 0x6A	; 106
     744:	8a 95       	dec	r24
     746:	f1 f7       	brne	.-4      	; 0x744 <MOTOR_read_encoder+0x12>
     748:	00 c0       	rjmp	.+0      	; 0x74a <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     74a:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     74e:	80 81       	ld	r24, Z
     750:	88 60       	ori	r24, 0x08	; 8
     752:	80 83       	st	Z, r24
     754:	8a e6       	ldi	r24, 0x6A	; 106
     756:	8a 95       	dec	r24
     758:	f1 f7       	brne	.-4      	; 0x756 <MOTOR_read_encoder+0x24>
     75a:	00 c0       	rjmp	.+0      	; 0x75c <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     75c:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     760:	90 81       	ld	r25, Z
     762:	90 62       	ori	r25, 0x20	; 32
     764:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     766:	90 e0       	ldi	r25, 0x00	; 0
	//printf("\tEncoder value: %x\n", total_encoder_value);
	
	return total_encoder_value;
	
}
     768:	92 2b       	or	r25, r18
     76a:	08 95       	ret

0000076c <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	90 e0       	ldi	r25, 0x00	; 0
     770:	ae df       	rcall	.-164    	; 0x6ce <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     772:	80 91 10 02 	lds	r24, 0x0210
     776:	bc df       	rcall	.-136    	; 0x6f0 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     778:	2f ef       	ldi	r18, 0xFF	; 255
     77a:	87 ea       	ldi	r24, 0xA7	; 167
     77c:	91 e6       	ldi	r25, 0x61	; 97
     77e:	21 50       	subi	r18, 0x01	; 1
     780:	80 40       	sbci	r24, 0x00	; 0
     782:	90 40       	sbci	r25, 0x00	; 0
     784:	e1 f7       	brne	.-8      	; 0x77e <MOTOR_find_limits+0x12>
     786:	00 c0       	rjmp	.+0      	; 0x788 <MOTOR_find_limits+0x1c>
     788:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity((uint8_t)1);
     78a:	81 e0       	ldi	r24, 0x01	; 1
     78c:	b1 df       	rcall	.-158    	; 0x6f0 <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     78e:	e2 e0       	ldi	r30, 0x02	; 2
     790:	f1 e0       	ldi	r31, 0x01	; 1
     792:	80 81       	ld	r24, Z
     794:	8f 7b       	andi	r24, 0xBF	; 191
     796:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     798:	2a e6       	ldi	r18, 0x6A	; 106
     79a:	2a 95       	dec	r18
     79c:	f1 f7       	brne	.-4      	; 0x79a <MOTOR_find_limits+0x2e>
     79e:	00 c0       	rjmp	.+0      	; 0x7a0 <MOTOR_find_limits+0x34>
	_delay_us(20);
	PORTH |= (1 << PH6);
     7a0:	80 81       	ld	r24, Z
     7a2:	80 64       	ori	r24, 0x40	; 64
     7a4:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	91 df       	rcall	.-222    	; 0x6ce <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     7ac:	80 91 10 02 	lds	r24, 0x0210
     7b0:	9f df       	rcall	.-194    	; 0x6f0 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	97 ea       	ldi	r25, 0xA7	; 167
     7b6:	21 e6       	ldi	r18, 0x61	; 97
     7b8:	81 50       	subi	r24, 0x01	; 1
     7ba:	90 40       	sbci	r25, 0x00	; 0
     7bc:	20 40       	sbci	r18, 0x00	; 0
     7be:	e1 f7       	brne	.-8      	; 0x7b8 <MOTOR_find_limits+0x4c>
     7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <MOTOR_find_limits+0x56>
     7c2:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	94 df       	rcall	.-216    	; 0x6f0 <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     7c8:	b4 df       	rcall	.-152    	; 0x732 <MOTOR_read_encoder>
     7ca:	80 93 ce 02 	sts	0x02CE, r24
     7ce:	90 93 cf 02 	sts	0x02CF, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     7d2:	9f 93       	push	r25
     7d4:	8f 93       	push	r24
     7d6:	8b ea       	ldi	r24, 0xAB	; 171
     7d8:	92 e0       	ldi	r25, 0x02	; 2
     7da:	9f 93       	push	r25
     7dc:	8f 93       	push	r24
     7de:	df d3       	rcall	.+1982   	; 0xf9e <printf>
     7e0:	0f 90       	pop	r0
     7e2:	0f 90       	pop	r0
     7e4:	0f 90       	pop	r0
     7e6:	0f 90       	pop	r0
     7e8:	08 95       	ret

000007ea <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

float MOTOR_read_scaled_encoder()
{
     7ea:	cf 92       	push	r12
     7ec:	df 92       	push	r13
     7ee:	ef 92       	push	r14
     7f0:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 255; //Scaled between 0 and 255
     7f2:	9f df       	rcall	.-194    	; 0x732 <MOTOR_read_encoder>
     7f4:	bc 01       	movw	r22, r24
     7f6:	88 27       	eor	r24, r24
     7f8:	77 fd       	sbrc	r23, 7
     7fa:	80 95       	com	r24
     7fc:	98 2f       	mov	r25, r24
     7fe:	68 d2       	rcall	.+1232   	; 0xcd0 <__floatsisf>
     800:	6b 01       	movw	r12, r22
     802:	7c 01       	movw	r14, r24
     804:	60 91 ce 02 	lds	r22, 0x02CE
     808:	70 91 cf 02 	lds	r23, 0x02CF
     80c:	88 27       	eor	r24, r24
     80e:	77 fd       	sbrc	r23, 7
     810:	80 95       	com	r24
     812:	98 2f       	mov	r25, r24
     814:	5d d2       	rcall	.+1210   	; 0xcd0 <__floatsisf>
     816:	9b 01       	movw	r18, r22
     818:	ac 01       	movw	r20, r24
     81a:	c7 01       	movw	r24, r14
     81c:	b6 01       	movw	r22, r12
     81e:	c2 d1       	rcall	.+900    	; 0xba4 <__divsf3>
     820:	20 e0       	ldi	r18, 0x00	; 0
     822:	30 e0       	ldi	r19, 0x00	; 0
     824:	4f e7       	ldi	r20, 0x7F	; 127
     826:	53 e4       	ldi	r21, 0x43	; 67
     828:	07 d3       	rcall	.+1550   	; 0xe38 <__mulsf3>
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	//printf("\tScaled encoder value: %d\n", (int)encoder_value);
	return encoder_value;
     82a:	ff 90       	pop	r15
     82c:	ef 90       	pop	r14
     82e:	df 90       	pop	r13
     830:	cf 90       	pop	r12
     832:	08 95       	ret

00000834 <SOLENOID_init>:

void SOLENOID_init()
{
	// Set the correct pin as output
	// Choose A1: PF1
	DDRF |= (1 << DDF1);
     834:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     836:	89 9a       	sbi	0x11, 1	; 17
     838:	08 95       	ret

0000083a <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     83a:	88 23       	and	r24, r24
     83c:	59 f0       	breq	.+22     	; 0x854 <SOLENOID_pulse+0x1a>
		//set pin to 1 or 0
		PORTF &= ~(1 << PF1);
     83e:	89 98       	cbi	0x11, 1	; 17
     840:	2f ef       	ldi	r18, 0xFF	; 255
     842:	89 e6       	ldi	r24, 0x69	; 105
     844:	98 e1       	ldi	r25, 0x18	; 24
     846:	21 50       	subi	r18, 0x01	; 1
     848:	80 40       	sbci	r24, 0x00	; 0
     84a:	90 40       	sbci	r25, 0x00	; 0
     84c:	e1 f7       	brne	.-8      	; 0x846 <SOLENOID_pulse+0xc>
     84e:	00 c0       	rjmp	.+0      	; 0x850 <SOLENOID_pulse+0x16>
     850:	00 00       	nop
		// wait a little
		_delay_ms(500);
		// set pin to 0 or 1 (opposite of above)
		PORTF |= (1 << PF1);
     852:	89 9a       	sbi	0x11, 1	; 17
     854:	08 95       	ret

00000856 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     856:	cf 93       	push	r28
     858:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     85a:	81 e0       	ldi	r24, 0x01	; 1
     85c:	c8 34       	cpi	r28, 0x48	; 72
     85e:	09 f0       	breq	.+2      	; 0x862 <TWI_act_on_failure_in_last_transmission+0xc>
     860:	80 e0       	ldi	r24, 0x00	; 0
     862:	81 11       	cpse	r24, r1
     864:	05 c0       	rjmp	.+10     	; 0x870 <TWI_act_on_failure_in_last_transmission+0x1a>
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	c0 32       	cpi	r28, 0x20	; 32
     86a:	09 f0       	breq	.+2      	; 0x86e <TWI_act_on_failure_in_last_transmission+0x18>
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     870:	9f d0       	rcall	.+318    	; 0x9b0 <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     872:	8c 2f       	mov	r24, r28
     874:	cf 91       	pop	r28
     876:	08 95       	ret

00000878 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     878:	cf 93       	push	r28
     87a:	df 93       	push	r29
     87c:	00 d0       	rcall	.+0      	; 0x87e <TWI_send_address_and_data+0x6>
     87e:	1f 92       	push	r1
     880:	cd b7       	in	r28, 0x3d	; 61
     882:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     884:	20 e5       	ldi	r18, 0x50	; 80
     886:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     888:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     88a:	16 16       	cp	r1, r22
     88c:	17 06       	cpc	r1, r23
     88e:	44 f4       	brge	.+16     	; 0x8a0 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     890:	fc 01       	movw	r30, r24
     892:	20 81       	ld	r18, Z
     894:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     896:	62 30       	cpi	r22, 0x02	; 2
     898:	71 05       	cpc	r23, r1
     89a:	14 f0       	brlt	.+4      	; 0x8a0 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     89c:	81 81       	ldd	r24, Z+1	; 0x01
     89e:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     8a0:	6e 5f       	subi	r22, 0xFE	; 254
     8a2:	ce 01       	movw	r24, r28
     8a4:	01 96       	adiw	r24, 0x01	; 1
     8a6:	62 d0       	rcall	.+196    	; 0x96c <TWI_Start_Transceiver_With_Data>
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	0f 90       	pop	r0
     8ae:	0f 90       	pop	r0
     8b0:	df 91       	pop	r29
     8b2:	cf 91       	pop	r28
     8b4:	08 95       	ret

000008b6 <SERVO_set_position>:
#include "counter.h"
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
     8b6:	cf 92       	push	r12
     8b8:	df 92       	push	r13
     8ba:	ef 92       	push	r14
     8bc:	ff 92       	push	r15

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
     8be:	68 2f       	mov	r22, r24
     8c0:	70 e0       	ldi	r23, 0x00	; 0
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	02 d2       	rcall	.+1028   	; 0xccc <__floatunsisf>
     8c8:	20 e0       	ldi	r18, 0x00	; 0
     8ca:	30 e0       	ldi	r19, 0x00	; 0
     8cc:	4f e7       	ldi	r20, 0x7F	; 127
     8ce:	53 e4       	ldi	r21, 0x43	; 67
     8d0:	69 d1       	rcall	.+722    	; 0xba4 <__divsf3>
     8d2:	29 e9       	ldi	r18, 0x99	; 153
     8d4:	39 e9       	ldi	r19, 0x99	; 153
     8d6:	49 e9       	ldi	r20, 0x99	; 153
     8d8:	5f e3       	ldi	r21, 0x3F	; 63
     8da:	ae d2       	rcall	.+1372   	; 0xe38 <__mulsf3>
     8dc:	26 e6       	ldi	r18, 0x66	; 102
     8de:	36 e6       	ldi	r19, 0x66	; 102
     8e0:	46 e6       	ldi	r20, 0x66	; 102
     8e2:	5f e3       	ldi	r21, 0x3F	; 63
     8e4:	f7 d0       	rcall	.+494    	; 0xad4 <__addsf3>
     8e6:	6b 01       	movw	r12, r22
     8e8:	7c 01       	movw	r14, r24
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     8ea:	26 e6       	ldi	r18, 0x66	; 102
     8ec:	36 e6       	ldi	r19, 0x66	; 102
     8ee:	46 e0       	ldi	r20, 0x06	; 6
     8f0:	50 e4       	ldi	r21, 0x40	; 64
     8f2:	9e d2       	rcall	.+1340   	; 0xe30 <__gesf2>
     8f4:	18 16       	cp	r1, r24
     8f6:	54 f0       	brlt	.+20     	; 0x90c <SERVO_set_position+0x56>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     8f8:	26 e6       	ldi	r18, 0x66	; 102
     8fa:	36 e6       	ldi	r19, 0x66	; 102
     8fc:	46 e6       	ldi	r20, 0x66	; 102
     8fe:	5f e3       	ldi	r21, 0x3F	; 63
     900:	c7 01       	movw	r24, r14
     902:	b6 01       	movw	r22, r12
     904:	4b d1       	rcall	.+662    	; 0xb9c <__cmpsf2>
     906:	88 23       	and	r24, r24
     908:	5c f0       	brlt	.+22     	; 0x920 <SERVO_set_position+0x6a>
     90a:	12 c0       	rjmp	.+36     	; 0x930 <SERVO_set_position+0x7a>
{

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     90c:	0f 2e       	mov	r0, r31
     90e:	f6 e6       	ldi	r31, 0x66	; 102
     910:	cf 2e       	mov	r12, r31
     912:	dc 2c       	mov	r13, r12
     914:	f6 e0       	ldi	r31, 0x06	; 6
     916:	ef 2e       	mov	r14, r31
     918:	f0 e4       	ldi	r31, 0x40	; 64
     91a:	ff 2e       	mov	r15, r31
     91c:	f0 2d       	mov	r31, r0
     91e:	08 c0       	rjmp	.+16     	; 0x930 <SERVO_set_position+0x7a>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     920:	0f 2e       	mov	r0, r31
     922:	f6 e6       	ldi	r31, 0x66	; 102
     924:	cf 2e       	mov	r12, r31
     926:	dc 2c       	mov	r13, r12
     928:	ec 2c       	mov	r14, r12
     92a:	ff e3       	ldi	r31, 0x3F	; 63
     92c:	ff 2e       	mov	r15, r31
     92e:	f0 2d       	mov	r31, r0
	COUNTER_set_pulse_width(pulse_width_ms);
     930:	c7 01       	movw	r24, r14
     932:	b6 01       	movw	r22, r12
     934:	b0 de       	rcall	.-672    	; 0x696 <COUNTER_set_pulse_width>
}
     936:	ff 90       	pop	r15
     938:	ef 90       	pop	r14
     93a:	df 90       	pop	r13
     93c:	cf 90       	pop	r12
     93e:	08 95       	ret

00000940 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     940:	8c e0       	ldi	r24, 0x0C	; 12
     942:	80 93 b8 00 	sts	0x00B8, r24
     946:	8f ef       	ldi	r24, 0xFF	; 255
     948:	80 93 bb 00 	sts	0x00BB, r24
     94c:	84 e0       	ldi	r24, 0x04	; 4
     94e:	80 93 bc 00 	sts	0x00BC, r24
     952:	08 95       	ret

00000954 <TWI_Transceiver_Busy>:
     954:	80 91 bc 00 	lds	r24, 0x00BC
     958:	81 70       	andi	r24, 0x01	; 1
     95a:	08 95       	ret

0000095c <TWI_Get_State_Info>:
     95c:	ec eb       	ldi	r30, 0xBC	; 188
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	80 81       	ld	r24, Z
     962:	80 fd       	sbrc	r24, 0
     964:	fd cf       	rjmp	.-6      	; 0x960 <TWI_Get_State_Info+0x4>
     966:	80 91 11 02 	lds	r24, 0x0211
     96a:	08 95       	ret

0000096c <TWI_Start_Transceiver_With_Data>:
     96c:	ec eb       	ldi	r30, 0xBC	; 188
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	20 81       	ld	r18, Z
     972:	20 fd       	sbrc	r18, 0
     974:	fd cf       	rjmp	.-6      	; 0x970 <TWI_Start_Transceiver_With_Data+0x4>
     976:	60 93 c9 02 	sts	0x02C9, r22
     97a:	fc 01       	movw	r30, r24
     97c:	20 81       	ld	r18, Z
     97e:	20 93 ca 02 	sts	0x02CA, r18
     982:	20 fd       	sbrc	r18, 0
     984:	0c c0       	rjmp	.+24     	; 0x99e <TWI_Start_Transceiver_With_Data+0x32>
     986:	62 30       	cpi	r22, 0x02	; 2
     988:	50 f0       	brcs	.+20     	; 0x99e <TWI_Start_Transceiver_With_Data+0x32>
     98a:	dc 01       	movw	r26, r24
     98c:	11 96       	adiw	r26, 0x01	; 1
     98e:	eb ec       	ldi	r30, 0xCB	; 203
     990:	f2 e0       	ldi	r31, 0x02	; 2
     992:	81 e0       	ldi	r24, 0x01	; 1
     994:	9d 91       	ld	r25, X+
     996:	91 93       	st	Z+, r25
     998:	8f 5f       	subi	r24, 0xFF	; 255
     99a:	86 13       	cpse	r24, r22
     99c:	fb cf       	rjmp	.-10     	; 0x994 <TWI_Start_Transceiver_With_Data+0x28>
     99e:	10 92 c8 02 	sts	0x02C8, r1
     9a2:	88 ef       	ldi	r24, 0xF8	; 248
     9a4:	80 93 11 02 	sts	0x0211, r24
     9a8:	85 ea       	ldi	r24, 0xA5	; 165
     9aa:	80 93 bc 00 	sts	0x00BC, r24
     9ae:	08 95       	ret

000009b0 <TWI_Start_Transceiver>:
     9b0:	ec eb       	ldi	r30, 0xBC	; 188
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	80 81       	ld	r24, Z
     9b6:	80 fd       	sbrc	r24, 0
     9b8:	fd cf       	rjmp	.-6      	; 0x9b4 <TWI_Start_Transceiver+0x4>
     9ba:	10 92 c8 02 	sts	0x02C8, r1
     9be:	88 ef       	ldi	r24, 0xF8	; 248
     9c0:	80 93 11 02 	sts	0x0211, r24
     9c4:	85 ea       	ldi	r24, 0xA5	; 165
     9c6:	80 93 bc 00 	sts	0x00BC, r24
     9ca:	08 95       	ret

000009cc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     9cc:	1f 92       	push	r1
     9ce:	0f 92       	push	r0
     9d0:	0f b6       	in	r0, 0x3f	; 63
     9d2:	0f 92       	push	r0
     9d4:	11 24       	eor	r1, r1
     9d6:	0b b6       	in	r0, 0x3b	; 59
     9d8:	0f 92       	push	r0
     9da:	2f 93       	push	r18
     9dc:	3f 93       	push	r19
     9de:	8f 93       	push	r24
     9e0:	9f 93       	push	r25
     9e2:	af 93       	push	r26
     9e4:	bf 93       	push	r27
     9e6:	ef 93       	push	r30
     9e8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9ea:	80 91 b9 00 	lds	r24, 0x00B9
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	fc 01       	movw	r30, r24
     9f2:	38 97       	sbiw	r30, 0x08	; 8
     9f4:	e1 35       	cpi	r30, 0x51	; 81
     9f6:	f1 05       	cpc	r31, r1
     9f8:	08 f0       	brcs	.+2      	; 0x9fc <__vector_39+0x30>
     9fa:	55 c0       	rjmp	.+170    	; 0xaa6 <__vector_39+0xda>
     9fc:	ee 58       	subi	r30, 0x8E	; 142
     9fe:	ff 4f       	sbci	r31, 0xFF	; 255
     a00:	7e c2       	rjmp	.+1276   	; 0xefe <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a02:	10 92 c7 02 	sts	0x02C7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a06:	e0 91 c7 02 	lds	r30, 0x02C7
     a0a:	80 91 c9 02 	lds	r24, 0x02C9
     a0e:	e8 17       	cp	r30, r24
     a10:	70 f4       	brcc	.+28     	; 0xa2e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a12:	81 e0       	ldi	r24, 0x01	; 1
     a14:	8e 0f       	add	r24, r30
     a16:	80 93 c7 02 	sts	0x02C7, r24
     a1a:	f0 e0       	ldi	r31, 0x00	; 0
     a1c:	e6 53       	subi	r30, 0x36	; 54
     a1e:	fd 4f       	sbci	r31, 0xFD	; 253
     a20:	80 81       	ld	r24, Z
     a22:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a26:	85 e8       	ldi	r24, 0x85	; 133
     a28:	80 93 bc 00 	sts	0x00BC, r24
     a2c:	43 c0       	rjmp	.+134    	; 0xab4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a2e:	80 91 c8 02 	lds	r24, 0x02C8
     a32:	81 60       	ori	r24, 0x01	; 1
     a34:	80 93 c8 02 	sts	0x02C8, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a38:	84 e9       	ldi	r24, 0x94	; 148
     a3a:	80 93 bc 00 	sts	0x00BC, r24
     a3e:	3a c0       	rjmp	.+116    	; 0xab4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a40:	e0 91 c7 02 	lds	r30, 0x02C7
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	8e 0f       	add	r24, r30
     a48:	80 93 c7 02 	sts	0x02C7, r24
     a4c:	80 91 bb 00 	lds	r24, 0x00BB
     a50:	f0 e0       	ldi	r31, 0x00	; 0
     a52:	e6 53       	subi	r30, 0x36	; 54
     a54:	fd 4f       	sbci	r31, 0xFD	; 253
     a56:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a58:	20 91 c7 02 	lds	r18, 0x02C7
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	80 91 c9 02 	lds	r24, 0x02C9
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	01 97       	sbiw	r24, 0x01	; 1
     a66:	28 17       	cp	r18, r24
     a68:	39 07       	cpc	r19, r25
     a6a:	24 f4       	brge	.+8      	; 0xa74 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a6c:	85 ec       	ldi	r24, 0xC5	; 197
     a6e:	80 93 bc 00 	sts	0x00BC, r24
     a72:	20 c0       	rjmp	.+64     	; 0xab4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a74:	85 e8       	ldi	r24, 0x85	; 133
     a76:	80 93 bc 00 	sts	0x00BC, r24
     a7a:	1c c0       	rjmp	.+56     	; 0xab4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a7c:	80 91 bb 00 	lds	r24, 0x00BB
     a80:	e0 91 c7 02 	lds	r30, 0x02C7
     a84:	f0 e0       	ldi	r31, 0x00	; 0
     a86:	e6 53       	subi	r30, 0x36	; 54
     a88:	fd 4f       	sbci	r31, 0xFD	; 253
     a8a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a8c:	80 91 c8 02 	lds	r24, 0x02C8
     a90:	81 60       	ori	r24, 0x01	; 1
     a92:	80 93 c8 02 	sts	0x02C8, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a96:	84 e9       	ldi	r24, 0x94	; 148
     a98:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a9c:	0b c0       	rjmp	.+22     	; 0xab4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a9e:	85 ea       	ldi	r24, 0xA5	; 165
     aa0:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     aa4:	07 c0       	rjmp	.+14     	; 0xab4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     aa6:	80 91 b9 00 	lds	r24, 0x00B9
     aaa:	80 93 11 02 	sts	0x0211, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     aae:	84 e0       	ldi	r24, 0x04	; 4
     ab0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ab4:	ff 91       	pop	r31
     ab6:	ef 91       	pop	r30
     ab8:	bf 91       	pop	r27
     aba:	af 91       	pop	r26
     abc:	9f 91       	pop	r25
     abe:	8f 91       	pop	r24
     ac0:	3f 91       	pop	r19
     ac2:	2f 91       	pop	r18
     ac4:	0f 90       	pop	r0
     ac6:	0b be       	out	0x3b, r0	; 59
     ac8:	0f 90       	pop	r0
     aca:	0f be       	out	0x3f, r0	; 63
     acc:	0f 90       	pop	r0
     ace:	1f 90       	pop	r1
     ad0:	18 95       	reti

00000ad2 <__subsf3>:
     ad2:	50 58       	subi	r21, 0x80	; 128

00000ad4 <__addsf3>:
     ad4:	bb 27       	eor	r27, r27
     ad6:	aa 27       	eor	r26, r26
     ad8:	0e d0       	rcall	.+28     	; 0xaf6 <__addsf3x>
     ada:	70 c1       	rjmp	.+736    	; 0xdbc <__fp_round>
     adc:	61 d1       	rcall	.+706    	; 0xda0 <__fp_pscA>
     ade:	30 f0       	brcs	.+12     	; 0xaec <__addsf3+0x18>
     ae0:	66 d1       	rcall	.+716    	; 0xdae <__fp_pscB>
     ae2:	20 f0       	brcs	.+8      	; 0xaec <__addsf3+0x18>
     ae4:	31 f4       	brne	.+12     	; 0xaf2 <__addsf3+0x1e>
     ae6:	9f 3f       	cpi	r25, 0xFF	; 255
     ae8:	11 f4       	brne	.+4      	; 0xaee <__addsf3+0x1a>
     aea:	1e f4       	brtc	.+6      	; 0xaf2 <__addsf3+0x1e>
     aec:	56 c1       	rjmp	.+684    	; 0xd9a <__fp_nan>
     aee:	0e f4       	brtc	.+2      	; 0xaf2 <__addsf3+0x1e>
     af0:	e0 95       	com	r30
     af2:	e7 fb       	bst	r30, 7
     af4:	4c c1       	rjmp	.+664    	; 0xd8e <__fp_inf>

00000af6 <__addsf3x>:
     af6:	e9 2f       	mov	r30, r25
     af8:	72 d1       	rcall	.+740    	; 0xdde <__fp_split3>
     afa:	80 f3       	brcs	.-32     	; 0xadc <__addsf3+0x8>
     afc:	ba 17       	cp	r27, r26
     afe:	62 07       	cpc	r22, r18
     b00:	73 07       	cpc	r23, r19
     b02:	84 07       	cpc	r24, r20
     b04:	95 07       	cpc	r25, r21
     b06:	18 f0       	brcs	.+6      	; 0xb0e <__addsf3x+0x18>
     b08:	71 f4       	brne	.+28     	; 0xb26 <__addsf3x+0x30>
     b0a:	9e f5       	brtc	.+102    	; 0xb72 <__addsf3x+0x7c>
     b0c:	8a c1       	rjmp	.+788    	; 0xe22 <__fp_zero>
     b0e:	0e f4       	brtc	.+2      	; 0xb12 <__addsf3x+0x1c>
     b10:	e0 95       	com	r30
     b12:	0b 2e       	mov	r0, r27
     b14:	ba 2f       	mov	r27, r26
     b16:	a0 2d       	mov	r26, r0
     b18:	0b 01       	movw	r0, r22
     b1a:	b9 01       	movw	r22, r18
     b1c:	90 01       	movw	r18, r0
     b1e:	0c 01       	movw	r0, r24
     b20:	ca 01       	movw	r24, r20
     b22:	a0 01       	movw	r20, r0
     b24:	11 24       	eor	r1, r1
     b26:	ff 27       	eor	r31, r31
     b28:	59 1b       	sub	r21, r25
     b2a:	99 f0       	breq	.+38     	; 0xb52 <__addsf3x+0x5c>
     b2c:	59 3f       	cpi	r21, 0xF9	; 249
     b2e:	50 f4       	brcc	.+20     	; 0xb44 <__addsf3x+0x4e>
     b30:	50 3e       	cpi	r21, 0xE0	; 224
     b32:	68 f1       	brcs	.+90     	; 0xb8e <__addsf3x+0x98>
     b34:	1a 16       	cp	r1, r26
     b36:	f0 40       	sbci	r31, 0x00	; 0
     b38:	a2 2f       	mov	r26, r18
     b3a:	23 2f       	mov	r18, r19
     b3c:	34 2f       	mov	r19, r20
     b3e:	44 27       	eor	r20, r20
     b40:	58 5f       	subi	r21, 0xF8	; 248
     b42:	f3 cf       	rjmp	.-26     	; 0xb2a <__addsf3x+0x34>
     b44:	46 95       	lsr	r20
     b46:	37 95       	ror	r19
     b48:	27 95       	ror	r18
     b4a:	a7 95       	ror	r26
     b4c:	f0 40       	sbci	r31, 0x00	; 0
     b4e:	53 95       	inc	r21
     b50:	c9 f7       	brne	.-14     	; 0xb44 <__addsf3x+0x4e>
     b52:	7e f4       	brtc	.+30     	; 0xb72 <__addsf3x+0x7c>
     b54:	1f 16       	cp	r1, r31
     b56:	ba 0b       	sbc	r27, r26
     b58:	62 0b       	sbc	r22, r18
     b5a:	73 0b       	sbc	r23, r19
     b5c:	84 0b       	sbc	r24, r20
     b5e:	ba f0       	brmi	.+46     	; 0xb8e <__addsf3x+0x98>
     b60:	91 50       	subi	r25, 0x01	; 1
     b62:	a1 f0       	breq	.+40     	; 0xb8c <__addsf3x+0x96>
     b64:	ff 0f       	add	r31, r31
     b66:	bb 1f       	adc	r27, r27
     b68:	66 1f       	adc	r22, r22
     b6a:	77 1f       	adc	r23, r23
     b6c:	88 1f       	adc	r24, r24
     b6e:	c2 f7       	brpl	.-16     	; 0xb60 <__addsf3x+0x6a>
     b70:	0e c0       	rjmp	.+28     	; 0xb8e <__addsf3x+0x98>
     b72:	ba 0f       	add	r27, r26
     b74:	62 1f       	adc	r22, r18
     b76:	73 1f       	adc	r23, r19
     b78:	84 1f       	adc	r24, r20
     b7a:	48 f4       	brcc	.+18     	; 0xb8e <__addsf3x+0x98>
     b7c:	87 95       	ror	r24
     b7e:	77 95       	ror	r23
     b80:	67 95       	ror	r22
     b82:	b7 95       	ror	r27
     b84:	f7 95       	ror	r31
     b86:	9e 3f       	cpi	r25, 0xFE	; 254
     b88:	08 f0       	brcs	.+2      	; 0xb8c <__addsf3x+0x96>
     b8a:	b3 cf       	rjmp	.-154    	; 0xaf2 <__addsf3+0x1e>
     b8c:	93 95       	inc	r25
     b8e:	88 0f       	add	r24, r24
     b90:	08 f0       	brcs	.+2      	; 0xb94 <__addsf3x+0x9e>
     b92:	99 27       	eor	r25, r25
     b94:	ee 0f       	add	r30, r30
     b96:	97 95       	ror	r25
     b98:	87 95       	ror	r24
     b9a:	08 95       	ret

00000b9c <__cmpsf2>:
     b9c:	d4 d0       	rcall	.+424    	; 0xd46 <__fp_cmp>
     b9e:	08 f4       	brcc	.+2      	; 0xba2 <__cmpsf2+0x6>
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	08 95       	ret

00000ba4 <__divsf3>:
     ba4:	0c d0       	rcall	.+24     	; 0xbbe <__divsf3x>
     ba6:	0a c1       	rjmp	.+532    	; 0xdbc <__fp_round>
     ba8:	02 d1       	rcall	.+516    	; 0xdae <__fp_pscB>
     baa:	40 f0       	brcs	.+16     	; 0xbbc <__divsf3+0x18>
     bac:	f9 d0       	rcall	.+498    	; 0xda0 <__fp_pscA>
     bae:	30 f0       	brcs	.+12     	; 0xbbc <__divsf3+0x18>
     bb0:	21 f4       	brne	.+8      	; 0xbba <__divsf3+0x16>
     bb2:	5f 3f       	cpi	r21, 0xFF	; 255
     bb4:	19 f0       	breq	.+6      	; 0xbbc <__divsf3+0x18>
     bb6:	eb c0       	rjmp	.+470    	; 0xd8e <__fp_inf>
     bb8:	51 11       	cpse	r21, r1
     bba:	34 c1       	rjmp	.+616    	; 0xe24 <__fp_szero>
     bbc:	ee c0       	rjmp	.+476    	; 0xd9a <__fp_nan>

00000bbe <__divsf3x>:
     bbe:	0f d1       	rcall	.+542    	; 0xdde <__fp_split3>
     bc0:	98 f3       	brcs	.-26     	; 0xba8 <__divsf3+0x4>

00000bc2 <__divsf3_pse>:
     bc2:	99 23       	and	r25, r25
     bc4:	c9 f3       	breq	.-14     	; 0xbb8 <__divsf3+0x14>
     bc6:	55 23       	and	r21, r21
     bc8:	b1 f3       	breq	.-20     	; 0xbb6 <__divsf3+0x12>
     bca:	95 1b       	sub	r25, r21
     bcc:	55 0b       	sbc	r21, r21
     bce:	bb 27       	eor	r27, r27
     bd0:	aa 27       	eor	r26, r26
     bd2:	62 17       	cp	r22, r18
     bd4:	73 07       	cpc	r23, r19
     bd6:	84 07       	cpc	r24, r20
     bd8:	38 f0       	brcs	.+14     	; 0xbe8 <__divsf3_pse+0x26>
     bda:	9f 5f       	subi	r25, 0xFF	; 255
     bdc:	5f 4f       	sbci	r21, 0xFF	; 255
     bde:	22 0f       	add	r18, r18
     be0:	33 1f       	adc	r19, r19
     be2:	44 1f       	adc	r20, r20
     be4:	aa 1f       	adc	r26, r26
     be6:	a9 f3       	breq	.-22     	; 0xbd2 <__divsf3_pse+0x10>
     be8:	33 d0       	rcall	.+102    	; 0xc50 <__divsf3_pse+0x8e>
     bea:	0e 2e       	mov	r0, r30
     bec:	3a f0       	brmi	.+14     	; 0xbfc <__divsf3_pse+0x3a>
     bee:	e0 e8       	ldi	r30, 0x80	; 128
     bf0:	30 d0       	rcall	.+96     	; 0xc52 <__divsf3_pse+0x90>
     bf2:	91 50       	subi	r25, 0x01	; 1
     bf4:	50 40       	sbci	r21, 0x00	; 0
     bf6:	e6 95       	lsr	r30
     bf8:	00 1c       	adc	r0, r0
     bfa:	ca f7       	brpl	.-14     	; 0xbee <__divsf3_pse+0x2c>
     bfc:	29 d0       	rcall	.+82     	; 0xc50 <__divsf3_pse+0x8e>
     bfe:	fe 2f       	mov	r31, r30
     c00:	27 d0       	rcall	.+78     	; 0xc50 <__divsf3_pse+0x8e>
     c02:	66 0f       	add	r22, r22
     c04:	77 1f       	adc	r23, r23
     c06:	88 1f       	adc	r24, r24
     c08:	bb 1f       	adc	r27, r27
     c0a:	26 17       	cp	r18, r22
     c0c:	37 07       	cpc	r19, r23
     c0e:	48 07       	cpc	r20, r24
     c10:	ab 07       	cpc	r26, r27
     c12:	b0 e8       	ldi	r27, 0x80	; 128
     c14:	09 f0       	breq	.+2      	; 0xc18 <__divsf3_pse+0x56>
     c16:	bb 0b       	sbc	r27, r27
     c18:	80 2d       	mov	r24, r0
     c1a:	bf 01       	movw	r22, r30
     c1c:	ff 27       	eor	r31, r31
     c1e:	93 58       	subi	r25, 0x83	; 131
     c20:	5f 4f       	sbci	r21, 0xFF	; 255
     c22:	2a f0       	brmi	.+10     	; 0xc2e <__divsf3_pse+0x6c>
     c24:	9e 3f       	cpi	r25, 0xFE	; 254
     c26:	51 05       	cpc	r21, r1
     c28:	68 f0       	brcs	.+26     	; 0xc44 <__divsf3_pse+0x82>
     c2a:	b1 c0       	rjmp	.+354    	; 0xd8e <__fp_inf>
     c2c:	fb c0       	rjmp	.+502    	; 0xe24 <__fp_szero>
     c2e:	5f 3f       	cpi	r21, 0xFF	; 255
     c30:	ec f3       	brlt	.-6      	; 0xc2c <__divsf3_pse+0x6a>
     c32:	98 3e       	cpi	r25, 0xE8	; 232
     c34:	dc f3       	brlt	.-10     	; 0xc2c <__divsf3_pse+0x6a>
     c36:	86 95       	lsr	r24
     c38:	77 95       	ror	r23
     c3a:	67 95       	ror	r22
     c3c:	b7 95       	ror	r27
     c3e:	f7 95       	ror	r31
     c40:	9f 5f       	subi	r25, 0xFF	; 255
     c42:	c9 f7       	brne	.-14     	; 0xc36 <__divsf3_pse+0x74>
     c44:	88 0f       	add	r24, r24
     c46:	91 1d       	adc	r25, r1
     c48:	96 95       	lsr	r25
     c4a:	87 95       	ror	r24
     c4c:	97 f9       	bld	r25, 7
     c4e:	08 95       	ret
     c50:	e1 e0       	ldi	r30, 0x01	; 1
     c52:	66 0f       	add	r22, r22
     c54:	77 1f       	adc	r23, r23
     c56:	88 1f       	adc	r24, r24
     c58:	bb 1f       	adc	r27, r27
     c5a:	62 17       	cp	r22, r18
     c5c:	73 07       	cpc	r23, r19
     c5e:	84 07       	cpc	r24, r20
     c60:	ba 07       	cpc	r27, r26
     c62:	20 f0       	brcs	.+8      	; 0xc6c <__divsf3_pse+0xaa>
     c64:	62 1b       	sub	r22, r18
     c66:	73 0b       	sbc	r23, r19
     c68:	84 0b       	sbc	r24, r20
     c6a:	ba 0b       	sbc	r27, r26
     c6c:	ee 1f       	adc	r30, r30
     c6e:	88 f7       	brcc	.-30     	; 0xc52 <__divsf3_pse+0x90>
     c70:	e0 95       	com	r30
     c72:	08 95       	ret

00000c74 <__fixunssfsi>:
     c74:	bc d0       	rcall	.+376    	; 0xdee <__fp_splitA>
     c76:	88 f0       	brcs	.+34     	; 0xc9a <__fixunssfsi+0x26>
     c78:	9f 57       	subi	r25, 0x7F	; 127
     c7a:	90 f0       	brcs	.+36     	; 0xca0 <__fixunssfsi+0x2c>
     c7c:	b9 2f       	mov	r27, r25
     c7e:	99 27       	eor	r25, r25
     c80:	b7 51       	subi	r27, 0x17	; 23
     c82:	a0 f0       	brcs	.+40     	; 0xcac <__fixunssfsi+0x38>
     c84:	d1 f0       	breq	.+52     	; 0xcba <__fixunssfsi+0x46>
     c86:	66 0f       	add	r22, r22
     c88:	77 1f       	adc	r23, r23
     c8a:	88 1f       	adc	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	1a f0       	brmi	.+6      	; 0xc96 <__fixunssfsi+0x22>
     c90:	ba 95       	dec	r27
     c92:	c9 f7       	brne	.-14     	; 0xc86 <__fixunssfsi+0x12>
     c94:	12 c0       	rjmp	.+36     	; 0xcba <__fixunssfsi+0x46>
     c96:	b1 30       	cpi	r27, 0x01	; 1
     c98:	81 f0       	breq	.+32     	; 0xcba <__fixunssfsi+0x46>
     c9a:	c3 d0       	rcall	.+390    	; 0xe22 <__fp_zero>
     c9c:	b1 e0       	ldi	r27, 0x01	; 1
     c9e:	08 95       	ret
     ca0:	c0 c0       	rjmp	.+384    	; 0xe22 <__fp_zero>
     ca2:	67 2f       	mov	r22, r23
     ca4:	78 2f       	mov	r23, r24
     ca6:	88 27       	eor	r24, r24
     ca8:	b8 5f       	subi	r27, 0xF8	; 248
     caa:	39 f0       	breq	.+14     	; 0xcba <__fixunssfsi+0x46>
     cac:	b9 3f       	cpi	r27, 0xF9	; 249
     cae:	cc f3       	brlt	.-14     	; 0xca2 <__fixunssfsi+0x2e>
     cb0:	86 95       	lsr	r24
     cb2:	77 95       	ror	r23
     cb4:	67 95       	ror	r22
     cb6:	b3 95       	inc	r27
     cb8:	d9 f7       	brne	.-10     	; 0xcb0 <__fixunssfsi+0x3c>
     cba:	3e f4       	brtc	.+14     	; 0xcca <__fixunssfsi+0x56>
     cbc:	90 95       	com	r25
     cbe:	80 95       	com	r24
     cc0:	70 95       	com	r23
     cc2:	61 95       	neg	r22
     cc4:	7f 4f       	sbci	r23, 0xFF	; 255
     cc6:	8f 4f       	sbci	r24, 0xFF	; 255
     cc8:	9f 4f       	sbci	r25, 0xFF	; 255
     cca:	08 95       	ret

00000ccc <__floatunsisf>:
     ccc:	e8 94       	clt
     cce:	09 c0       	rjmp	.+18     	; 0xce2 <__floatsisf+0x12>

00000cd0 <__floatsisf>:
     cd0:	97 fb       	bst	r25, 7
     cd2:	3e f4       	brtc	.+14     	; 0xce2 <__floatsisf+0x12>
     cd4:	90 95       	com	r25
     cd6:	80 95       	com	r24
     cd8:	70 95       	com	r23
     cda:	61 95       	neg	r22
     cdc:	7f 4f       	sbci	r23, 0xFF	; 255
     cde:	8f 4f       	sbci	r24, 0xFF	; 255
     ce0:	9f 4f       	sbci	r25, 0xFF	; 255
     ce2:	99 23       	and	r25, r25
     ce4:	a9 f0       	breq	.+42     	; 0xd10 <__floatsisf+0x40>
     ce6:	f9 2f       	mov	r31, r25
     ce8:	96 e9       	ldi	r25, 0x96	; 150
     cea:	bb 27       	eor	r27, r27
     cec:	93 95       	inc	r25
     cee:	f6 95       	lsr	r31
     cf0:	87 95       	ror	r24
     cf2:	77 95       	ror	r23
     cf4:	67 95       	ror	r22
     cf6:	b7 95       	ror	r27
     cf8:	f1 11       	cpse	r31, r1
     cfa:	f8 cf       	rjmp	.-16     	; 0xcec <__floatsisf+0x1c>
     cfc:	fa f4       	brpl	.+62     	; 0xd3c <__floatsisf+0x6c>
     cfe:	bb 0f       	add	r27, r27
     d00:	11 f4       	brne	.+4      	; 0xd06 <__floatsisf+0x36>
     d02:	60 ff       	sbrs	r22, 0
     d04:	1b c0       	rjmp	.+54     	; 0xd3c <__floatsisf+0x6c>
     d06:	6f 5f       	subi	r22, 0xFF	; 255
     d08:	7f 4f       	sbci	r23, 0xFF	; 255
     d0a:	8f 4f       	sbci	r24, 0xFF	; 255
     d0c:	9f 4f       	sbci	r25, 0xFF	; 255
     d0e:	16 c0       	rjmp	.+44     	; 0xd3c <__floatsisf+0x6c>
     d10:	88 23       	and	r24, r24
     d12:	11 f0       	breq	.+4      	; 0xd18 <__floatsisf+0x48>
     d14:	96 e9       	ldi	r25, 0x96	; 150
     d16:	11 c0       	rjmp	.+34     	; 0xd3a <__floatsisf+0x6a>
     d18:	77 23       	and	r23, r23
     d1a:	21 f0       	breq	.+8      	; 0xd24 <__floatsisf+0x54>
     d1c:	9e e8       	ldi	r25, 0x8E	; 142
     d1e:	87 2f       	mov	r24, r23
     d20:	76 2f       	mov	r23, r22
     d22:	05 c0       	rjmp	.+10     	; 0xd2e <__floatsisf+0x5e>
     d24:	66 23       	and	r22, r22
     d26:	71 f0       	breq	.+28     	; 0xd44 <__floatsisf+0x74>
     d28:	96 e8       	ldi	r25, 0x86	; 134
     d2a:	86 2f       	mov	r24, r22
     d2c:	70 e0       	ldi	r23, 0x00	; 0
     d2e:	60 e0       	ldi	r22, 0x00	; 0
     d30:	2a f0       	brmi	.+10     	; 0xd3c <__floatsisf+0x6c>
     d32:	9a 95       	dec	r25
     d34:	66 0f       	add	r22, r22
     d36:	77 1f       	adc	r23, r23
     d38:	88 1f       	adc	r24, r24
     d3a:	da f7       	brpl	.-10     	; 0xd32 <__floatsisf+0x62>
     d3c:	88 0f       	add	r24, r24
     d3e:	96 95       	lsr	r25
     d40:	87 95       	ror	r24
     d42:	97 f9       	bld	r25, 7
     d44:	08 95       	ret

00000d46 <__fp_cmp>:
     d46:	99 0f       	add	r25, r25
     d48:	00 08       	sbc	r0, r0
     d4a:	55 0f       	add	r21, r21
     d4c:	aa 0b       	sbc	r26, r26
     d4e:	e0 e8       	ldi	r30, 0x80	; 128
     d50:	fe ef       	ldi	r31, 0xFE	; 254
     d52:	16 16       	cp	r1, r22
     d54:	17 06       	cpc	r1, r23
     d56:	e8 07       	cpc	r30, r24
     d58:	f9 07       	cpc	r31, r25
     d5a:	c0 f0       	brcs	.+48     	; 0xd8c <__fp_cmp+0x46>
     d5c:	12 16       	cp	r1, r18
     d5e:	13 06       	cpc	r1, r19
     d60:	e4 07       	cpc	r30, r20
     d62:	f5 07       	cpc	r31, r21
     d64:	98 f0       	brcs	.+38     	; 0xd8c <__fp_cmp+0x46>
     d66:	62 1b       	sub	r22, r18
     d68:	73 0b       	sbc	r23, r19
     d6a:	84 0b       	sbc	r24, r20
     d6c:	95 0b       	sbc	r25, r21
     d6e:	39 f4       	brne	.+14     	; 0xd7e <__fp_cmp+0x38>
     d70:	0a 26       	eor	r0, r26
     d72:	61 f0       	breq	.+24     	; 0xd8c <__fp_cmp+0x46>
     d74:	23 2b       	or	r18, r19
     d76:	24 2b       	or	r18, r20
     d78:	25 2b       	or	r18, r21
     d7a:	21 f4       	brne	.+8      	; 0xd84 <__fp_cmp+0x3e>
     d7c:	08 95       	ret
     d7e:	0a 26       	eor	r0, r26
     d80:	09 f4       	brne	.+2      	; 0xd84 <__fp_cmp+0x3e>
     d82:	a1 40       	sbci	r26, 0x01	; 1
     d84:	a6 95       	lsr	r26
     d86:	8f ef       	ldi	r24, 0xFF	; 255
     d88:	81 1d       	adc	r24, r1
     d8a:	81 1d       	adc	r24, r1
     d8c:	08 95       	ret

00000d8e <__fp_inf>:
     d8e:	97 f9       	bld	r25, 7
     d90:	9f 67       	ori	r25, 0x7F	; 127
     d92:	80 e8       	ldi	r24, 0x80	; 128
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	60 e0       	ldi	r22, 0x00	; 0
     d98:	08 95       	ret

00000d9a <__fp_nan>:
     d9a:	9f ef       	ldi	r25, 0xFF	; 255
     d9c:	80 ec       	ldi	r24, 0xC0	; 192
     d9e:	08 95       	ret

00000da0 <__fp_pscA>:
     da0:	00 24       	eor	r0, r0
     da2:	0a 94       	dec	r0
     da4:	16 16       	cp	r1, r22
     da6:	17 06       	cpc	r1, r23
     da8:	18 06       	cpc	r1, r24
     daa:	09 06       	cpc	r0, r25
     dac:	08 95       	ret

00000dae <__fp_pscB>:
     dae:	00 24       	eor	r0, r0
     db0:	0a 94       	dec	r0
     db2:	12 16       	cp	r1, r18
     db4:	13 06       	cpc	r1, r19
     db6:	14 06       	cpc	r1, r20
     db8:	05 06       	cpc	r0, r21
     dba:	08 95       	ret

00000dbc <__fp_round>:
     dbc:	09 2e       	mov	r0, r25
     dbe:	03 94       	inc	r0
     dc0:	00 0c       	add	r0, r0
     dc2:	11 f4       	brne	.+4      	; 0xdc8 <__fp_round+0xc>
     dc4:	88 23       	and	r24, r24
     dc6:	52 f0       	brmi	.+20     	; 0xddc <__fp_round+0x20>
     dc8:	bb 0f       	add	r27, r27
     dca:	40 f4       	brcc	.+16     	; 0xddc <__fp_round+0x20>
     dcc:	bf 2b       	or	r27, r31
     dce:	11 f4       	brne	.+4      	; 0xdd4 <__fp_round+0x18>
     dd0:	60 ff       	sbrs	r22, 0
     dd2:	04 c0       	rjmp	.+8      	; 0xddc <__fp_round+0x20>
     dd4:	6f 5f       	subi	r22, 0xFF	; 255
     dd6:	7f 4f       	sbci	r23, 0xFF	; 255
     dd8:	8f 4f       	sbci	r24, 0xFF	; 255
     dda:	9f 4f       	sbci	r25, 0xFF	; 255
     ddc:	08 95       	ret

00000dde <__fp_split3>:
     dde:	57 fd       	sbrc	r21, 7
     de0:	90 58       	subi	r25, 0x80	; 128
     de2:	44 0f       	add	r20, r20
     de4:	55 1f       	adc	r21, r21
     de6:	59 f0       	breq	.+22     	; 0xdfe <__fp_splitA+0x10>
     de8:	5f 3f       	cpi	r21, 0xFF	; 255
     dea:	71 f0       	breq	.+28     	; 0xe08 <__fp_splitA+0x1a>
     dec:	47 95       	ror	r20

00000dee <__fp_splitA>:
     dee:	88 0f       	add	r24, r24
     df0:	97 fb       	bst	r25, 7
     df2:	99 1f       	adc	r25, r25
     df4:	61 f0       	breq	.+24     	; 0xe0e <__fp_splitA+0x20>
     df6:	9f 3f       	cpi	r25, 0xFF	; 255
     df8:	79 f0       	breq	.+30     	; 0xe18 <__fp_splitA+0x2a>
     dfa:	87 95       	ror	r24
     dfc:	08 95       	ret
     dfe:	12 16       	cp	r1, r18
     e00:	13 06       	cpc	r1, r19
     e02:	14 06       	cpc	r1, r20
     e04:	55 1f       	adc	r21, r21
     e06:	f2 cf       	rjmp	.-28     	; 0xdec <__fp_split3+0xe>
     e08:	46 95       	lsr	r20
     e0a:	f1 df       	rcall	.-30     	; 0xdee <__fp_splitA>
     e0c:	08 c0       	rjmp	.+16     	; 0xe1e <__fp_splitA+0x30>
     e0e:	16 16       	cp	r1, r22
     e10:	17 06       	cpc	r1, r23
     e12:	18 06       	cpc	r1, r24
     e14:	99 1f       	adc	r25, r25
     e16:	f1 cf       	rjmp	.-30     	; 0xdfa <__fp_splitA+0xc>
     e18:	86 95       	lsr	r24
     e1a:	71 05       	cpc	r23, r1
     e1c:	61 05       	cpc	r22, r1
     e1e:	08 94       	sec
     e20:	08 95       	ret

00000e22 <__fp_zero>:
     e22:	e8 94       	clt

00000e24 <__fp_szero>:
     e24:	bb 27       	eor	r27, r27
     e26:	66 27       	eor	r22, r22
     e28:	77 27       	eor	r23, r23
     e2a:	cb 01       	movw	r24, r22
     e2c:	97 f9       	bld	r25, 7
     e2e:	08 95       	ret

00000e30 <__gesf2>:
     e30:	8a df       	rcall	.-236    	; 0xd46 <__fp_cmp>
     e32:	08 f4       	brcc	.+2      	; 0xe36 <__gesf2+0x6>
     e34:	8f ef       	ldi	r24, 0xFF	; 255
     e36:	08 95       	ret

00000e38 <__mulsf3>:
     e38:	0b d0       	rcall	.+22     	; 0xe50 <__mulsf3x>
     e3a:	c0 cf       	rjmp	.-128    	; 0xdbc <__fp_round>
     e3c:	b1 df       	rcall	.-158    	; 0xda0 <__fp_pscA>
     e3e:	28 f0       	brcs	.+10     	; 0xe4a <__mulsf3+0x12>
     e40:	b6 df       	rcall	.-148    	; 0xdae <__fp_pscB>
     e42:	18 f0       	brcs	.+6      	; 0xe4a <__mulsf3+0x12>
     e44:	95 23       	and	r25, r21
     e46:	09 f0       	breq	.+2      	; 0xe4a <__mulsf3+0x12>
     e48:	a2 cf       	rjmp	.-188    	; 0xd8e <__fp_inf>
     e4a:	a7 cf       	rjmp	.-178    	; 0xd9a <__fp_nan>
     e4c:	11 24       	eor	r1, r1
     e4e:	ea cf       	rjmp	.-44     	; 0xe24 <__fp_szero>

00000e50 <__mulsf3x>:
     e50:	c6 df       	rcall	.-116    	; 0xdde <__fp_split3>
     e52:	a0 f3       	brcs	.-24     	; 0xe3c <__mulsf3+0x4>

00000e54 <__mulsf3_pse>:
     e54:	95 9f       	mul	r25, r21
     e56:	d1 f3       	breq	.-12     	; 0xe4c <__mulsf3+0x14>
     e58:	95 0f       	add	r25, r21
     e5a:	50 e0       	ldi	r21, 0x00	; 0
     e5c:	55 1f       	adc	r21, r21
     e5e:	62 9f       	mul	r22, r18
     e60:	f0 01       	movw	r30, r0
     e62:	72 9f       	mul	r23, r18
     e64:	bb 27       	eor	r27, r27
     e66:	f0 0d       	add	r31, r0
     e68:	b1 1d       	adc	r27, r1
     e6a:	63 9f       	mul	r22, r19
     e6c:	aa 27       	eor	r26, r26
     e6e:	f0 0d       	add	r31, r0
     e70:	b1 1d       	adc	r27, r1
     e72:	aa 1f       	adc	r26, r26
     e74:	64 9f       	mul	r22, r20
     e76:	66 27       	eor	r22, r22
     e78:	b0 0d       	add	r27, r0
     e7a:	a1 1d       	adc	r26, r1
     e7c:	66 1f       	adc	r22, r22
     e7e:	82 9f       	mul	r24, r18
     e80:	22 27       	eor	r18, r18
     e82:	b0 0d       	add	r27, r0
     e84:	a1 1d       	adc	r26, r1
     e86:	62 1f       	adc	r22, r18
     e88:	73 9f       	mul	r23, r19
     e8a:	b0 0d       	add	r27, r0
     e8c:	a1 1d       	adc	r26, r1
     e8e:	62 1f       	adc	r22, r18
     e90:	83 9f       	mul	r24, r19
     e92:	a0 0d       	add	r26, r0
     e94:	61 1d       	adc	r22, r1
     e96:	22 1f       	adc	r18, r18
     e98:	74 9f       	mul	r23, r20
     e9a:	33 27       	eor	r19, r19
     e9c:	a0 0d       	add	r26, r0
     e9e:	61 1d       	adc	r22, r1
     ea0:	23 1f       	adc	r18, r19
     ea2:	84 9f       	mul	r24, r20
     ea4:	60 0d       	add	r22, r0
     ea6:	21 1d       	adc	r18, r1
     ea8:	82 2f       	mov	r24, r18
     eaa:	76 2f       	mov	r23, r22
     eac:	6a 2f       	mov	r22, r26
     eae:	11 24       	eor	r1, r1
     eb0:	9f 57       	subi	r25, 0x7F	; 127
     eb2:	50 40       	sbci	r21, 0x00	; 0
     eb4:	8a f0       	brmi	.+34     	; 0xed8 <__mulsf3_pse+0x84>
     eb6:	e1 f0       	breq	.+56     	; 0xef0 <__mulsf3_pse+0x9c>
     eb8:	88 23       	and	r24, r24
     eba:	4a f0       	brmi	.+18     	; 0xece <__mulsf3_pse+0x7a>
     ebc:	ee 0f       	add	r30, r30
     ebe:	ff 1f       	adc	r31, r31
     ec0:	bb 1f       	adc	r27, r27
     ec2:	66 1f       	adc	r22, r22
     ec4:	77 1f       	adc	r23, r23
     ec6:	88 1f       	adc	r24, r24
     ec8:	91 50       	subi	r25, 0x01	; 1
     eca:	50 40       	sbci	r21, 0x00	; 0
     ecc:	a9 f7       	brne	.-22     	; 0xeb8 <__mulsf3_pse+0x64>
     ece:	9e 3f       	cpi	r25, 0xFE	; 254
     ed0:	51 05       	cpc	r21, r1
     ed2:	70 f0       	brcs	.+28     	; 0xef0 <__mulsf3_pse+0x9c>
     ed4:	5c cf       	rjmp	.-328    	; 0xd8e <__fp_inf>
     ed6:	a6 cf       	rjmp	.-180    	; 0xe24 <__fp_szero>
     ed8:	5f 3f       	cpi	r21, 0xFF	; 255
     eda:	ec f3       	brlt	.-6      	; 0xed6 <__mulsf3_pse+0x82>
     edc:	98 3e       	cpi	r25, 0xE8	; 232
     ede:	dc f3       	brlt	.-10     	; 0xed6 <__mulsf3_pse+0x82>
     ee0:	86 95       	lsr	r24
     ee2:	77 95       	ror	r23
     ee4:	67 95       	ror	r22
     ee6:	b7 95       	ror	r27
     ee8:	f7 95       	ror	r31
     eea:	e7 95       	ror	r30
     eec:	9f 5f       	subi	r25, 0xFF	; 255
     eee:	c1 f7       	brne	.-16     	; 0xee0 <__mulsf3_pse+0x8c>
     ef0:	fe 2b       	or	r31, r30
     ef2:	88 0f       	add	r24, r24
     ef4:	91 1d       	adc	r25, r1
     ef6:	96 95       	lsr	r25
     ef8:	87 95       	ror	r24
     efa:	97 f9       	bld	r25, 7
     efc:	08 95       	ret

00000efe <__tablejump2__>:
     efe:	ee 0f       	add	r30, r30
     f00:	ff 1f       	adc	r31, r31

00000f02 <__tablejump__>:
     f02:	05 90       	lpm	r0, Z+
     f04:	f4 91       	lpm	r31, Z
     f06:	e0 2d       	mov	r30, r0
     f08:	19 94       	eijmp

00000f0a <fdevopen>:
     f0a:	0f 93       	push	r16
     f0c:	1f 93       	push	r17
     f0e:	cf 93       	push	r28
     f10:	df 93       	push	r29
     f12:	ec 01       	movw	r28, r24
     f14:	8b 01       	movw	r16, r22
     f16:	00 97       	sbiw	r24, 0x00	; 0
     f18:	31 f4       	brne	.+12     	; 0xf26 <fdevopen+0x1c>
     f1a:	61 15       	cp	r22, r1
     f1c:	71 05       	cpc	r23, r1
     f1e:	19 f4       	brne	.+6      	; 0xf26 <fdevopen+0x1c>
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	37 c0       	rjmp	.+110    	; 0xf94 <fdevopen+0x8a>
     f26:	6e e0       	ldi	r22, 0x0E	; 14
     f28:	70 e0       	ldi	r23, 0x00	; 0
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	63 d2       	rcall	.+1222   	; 0x13f6 <calloc>
     f30:	fc 01       	movw	r30, r24
     f32:	00 97       	sbiw	r24, 0x00	; 0
     f34:	a9 f3       	breq	.-22     	; 0xf20 <fdevopen+0x16>
     f36:	80 e8       	ldi	r24, 0x80	; 128
     f38:	83 83       	std	Z+3, r24	; 0x03
     f3a:	01 15       	cp	r16, r1
     f3c:	11 05       	cpc	r17, r1
     f3e:	71 f0       	breq	.+28     	; 0xf5c <fdevopen+0x52>
     f40:	13 87       	std	Z+11, r17	; 0x0b
     f42:	02 87       	std	Z+10, r16	; 0x0a
     f44:	81 e8       	ldi	r24, 0x81	; 129
     f46:	83 83       	std	Z+3, r24	; 0x03
     f48:	80 91 d0 02 	lds	r24, 0x02D0
     f4c:	90 91 d1 02 	lds	r25, 0x02D1
     f50:	89 2b       	or	r24, r25
     f52:	21 f4       	brne	.+8      	; 0xf5c <fdevopen+0x52>
     f54:	f0 93 d1 02 	sts	0x02D1, r31
     f58:	e0 93 d0 02 	sts	0x02D0, r30
     f5c:	20 97       	sbiw	r28, 0x00	; 0
     f5e:	c9 f0       	breq	.+50     	; 0xf92 <fdevopen+0x88>
     f60:	d1 87       	std	Z+9, r29	; 0x09
     f62:	c0 87       	std	Z+8, r28	; 0x08
     f64:	83 81       	ldd	r24, Z+3	; 0x03
     f66:	82 60       	ori	r24, 0x02	; 2
     f68:	83 83       	std	Z+3, r24	; 0x03
     f6a:	80 91 d2 02 	lds	r24, 0x02D2
     f6e:	90 91 d3 02 	lds	r25, 0x02D3
     f72:	89 2b       	or	r24, r25
     f74:	71 f4       	brne	.+28     	; 0xf92 <fdevopen+0x88>
     f76:	f0 93 d3 02 	sts	0x02D3, r31
     f7a:	e0 93 d2 02 	sts	0x02D2, r30
     f7e:	80 91 d4 02 	lds	r24, 0x02D4
     f82:	90 91 d5 02 	lds	r25, 0x02D5
     f86:	89 2b       	or	r24, r25
     f88:	21 f4       	brne	.+8      	; 0xf92 <fdevopen+0x88>
     f8a:	f0 93 d5 02 	sts	0x02D5, r31
     f8e:	e0 93 d4 02 	sts	0x02D4, r30
     f92:	cf 01       	movw	r24, r30
     f94:	df 91       	pop	r29
     f96:	cf 91       	pop	r28
     f98:	1f 91       	pop	r17
     f9a:	0f 91       	pop	r16
     f9c:	08 95       	ret

00000f9e <printf>:
     f9e:	cf 93       	push	r28
     fa0:	df 93       	push	r29
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
     fa6:	fe 01       	movw	r30, r28
     fa8:	36 96       	adiw	r30, 0x06	; 6
     faa:	61 91       	ld	r22, Z+
     fac:	71 91       	ld	r23, Z+
     fae:	af 01       	movw	r20, r30
     fb0:	80 91 d2 02 	lds	r24, 0x02D2
     fb4:	90 91 d3 02 	lds	r25, 0x02D3
     fb8:	30 d0       	rcall	.+96     	; 0x101a <vfprintf>
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	08 95       	ret

00000fc0 <puts>:
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	e0 91 d2 02 	lds	r30, 0x02D2
     fcc:	f0 91 d3 02 	lds	r31, 0x02D3
     fd0:	23 81       	ldd	r18, Z+3	; 0x03
     fd2:	21 ff       	sbrs	r18, 1
     fd4:	1b c0       	rjmp	.+54     	; 0x100c <puts+0x4c>
     fd6:	ec 01       	movw	r28, r24
     fd8:	00 e0       	ldi	r16, 0x00	; 0
     fda:	10 e0       	ldi	r17, 0x00	; 0
     fdc:	89 91       	ld	r24, Y+
     fde:	60 91 d2 02 	lds	r22, 0x02D2
     fe2:	70 91 d3 02 	lds	r23, 0x02D3
     fe6:	db 01       	movw	r26, r22
     fe8:	18 96       	adiw	r26, 0x08	; 8
     fea:	ed 91       	ld	r30, X+
     fec:	fc 91       	ld	r31, X
     fee:	19 97       	sbiw	r26, 0x09	; 9
     ff0:	88 23       	and	r24, r24
     ff2:	31 f0       	breq	.+12     	; 0x1000 <puts+0x40>
     ff4:	19 95       	eicall
     ff6:	89 2b       	or	r24, r25
     ff8:	89 f3       	breq	.-30     	; 0xfdc <puts+0x1c>
     ffa:	0f ef       	ldi	r16, 0xFF	; 255
     ffc:	1f ef       	ldi	r17, 0xFF	; 255
     ffe:	ee cf       	rjmp	.-36     	; 0xfdc <puts+0x1c>
    1000:	8a e0       	ldi	r24, 0x0A	; 10
    1002:	19 95       	eicall
    1004:	89 2b       	or	r24, r25
    1006:	11 f4       	brne	.+4      	; 0x100c <puts+0x4c>
    1008:	c8 01       	movw	r24, r16
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <puts+0x50>
    100c:	8f ef       	ldi	r24, 0xFF	; 255
    100e:	9f ef       	ldi	r25, 0xFF	; 255
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	1f 91       	pop	r17
    1016:	0f 91       	pop	r16
    1018:	08 95       	ret

0000101a <vfprintf>:
    101a:	2f 92       	push	r2
    101c:	3f 92       	push	r3
    101e:	4f 92       	push	r4
    1020:	5f 92       	push	r5
    1022:	6f 92       	push	r6
    1024:	7f 92       	push	r7
    1026:	8f 92       	push	r8
    1028:	9f 92       	push	r9
    102a:	af 92       	push	r10
    102c:	bf 92       	push	r11
    102e:	cf 92       	push	r12
    1030:	df 92       	push	r13
    1032:	ef 92       	push	r14
    1034:	ff 92       	push	r15
    1036:	0f 93       	push	r16
    1038:	1f 93       	push	r17
    103a:	cf 93       	push	r28
    103c:	df 93       	push	r29
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	2c 97       	sbiw	r28, 0x0c	; 12
    1044:	0f b6       	in	r0, 0x3f	; 63
    1046:	f8 94       	cli
    1048:	de bf       	out	0x3e, r29	; 62
    104a:	0f be       	out	0x3f, r0	; 63
    104c:	cd bf       	out	0x3d, r28	; 61
    104e:	7c 01       	movw	r14, r24
    1050:	6b 01       	movw	r12, r22
    1052:	8a 01       	movw	r16, r20
    1054:	fc 01       	movw	r30, r24
    1056:	17 82       	std	Z+7, r1	; 0x07
    1058:	16 82       	std	Z+6, r1	; 0x06
    105a:	83 81       	ldd	r24, Z+3	; 0x03
    105c:	81 ff       	sbrs	r24, 1
    105e:	b0 c1       	rjmp	.+864    	; 0x13c0 <vfprintf+0x3a6>
    1060:	ce 01       	movw	r24, r28
    1062:	01 96       	adiw	r24, 0x01	; 1
    1064:	4c 01       	movw	r8, r24
    1066:	f7 01       	movw	r30, r14
    1068:	93 81       	ldd	r25, Z+3	; 0x03
    106a:	f6 01       	movw	r30, r12
    106c:	93 fd       	sbrc	r25, 3
    106e:	85 91       	lpm	r24, Z+
    1070:	93 ff       	sbrs	r25, 3
    1072:	81 91       	ld	r24, Z+
    1074:	6f 01       	movw	r12, r30
    1076:	88 23       	and	r24, r24
    1078:	09 f4       	brne	.+2      	; 0x107c <vfprintf+0x62>
    107a:	9e c1       	rjmp	.+828    	; 0x13b8 <vfprintf+0x39e>
    107c:	85 32       	cpi	r24, 0x25	; 37
    107e:	39 f4       	brne	.+14     	; 0x108e <vfprintf+0x74>
    1080:	93 fd       	sbrc	r25, 3
    1082:	85 91       	lpm	r24, Z+
    1084:	93 ff       	sbrs	r25, 3
    1086:	81 91       	ld	r24, Z+
    1088:	6f 01       	movw	r12, r30
    108a:	85 32       	cpi	r24, 0x25	; 37
    108c:	21 f4       	brne	.+8      	; 0x1096 <vfprintf+0x7c>
    108e:	b7 01       	movw	r22, r14
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	0f d3       	rcall	.+1566   	; 0x16b2 <fputc>
    1094:	e8 cf       	rjmp	.-48     	; 0x1066 <vfprintf+0x4c>
    1096:	51 2c       	mov	r5, r1
    1098:	31 2c       	mov	r3, r1
    109a:	20 e0       	ldi	r18, 0x00	; 0
    109c:	20 32       	cpi	r18, 0x20	; 32
    109e:	a0 f4       	brcc	.+40     	; 0x10c8 <vfprintf+0xae>
    10a0:	8b 32       	cpi	r24, 0x2B	; 43
    10a2:	69 f0       	breq	.+26     	; 0x10be <vfprintf+0xa4>
    10a4:	30 f4       	brcc	.+12     	; 0x10b2 <vfprintf+0x98>
    10a6:	80 32       	cpi	r24, 0x20	; 32
    10a8:	59 f0       	breq	.+22     	; 0x10c0 <vfprintf+0xa6>
    10aa:	83 32       	cpi	r24, 0x23	; 35
    10ac:	69 f4       	brne	.+26     	; 0x10c8 <vfprintf+0xae>
    10ae:	20 61       	ori	r18, 0x10	; 16
    10b0:	2c c0       	rjmp	.+88     	; 0x110a <vfprintf+0xf0>
    10b2:	8d 32       	cpi	r24, 0x2D	; 45
    10b4:	39 f0       	breq	.+14     	; 0x10c4 <vfprintf+0xaa>
    10b6:	80 33       	cpi	r24, 0x30	; 48
    10b8:	39 f4       	brne	.+14     	; 0x10c8 <vfprintf+0xae>
    10ba:	21 60       	ori	r18, 0x01	; 1
    10bc:	26 c0       	rjmp	.+76     	; 0x110a <vfprintf+0xf0>
    10be:	22 60       	ori	r18, 0x02	; 2
    10c0:	24 60       	ori	r18, 0x04	; 4
    10c2:	23 c0       	rjmp	.+70     	; 0x110a <vfprintf+0xf0>
    10c4:	28 60       	ori	r18, 0x08	; 8
    10c6:	21 c0       	rjmp	.+66     	; 0x110a <vfprintf+0xf0>
    10c8:	27 fd       	sbrc	r18, 7
    10ca:	27 c0       	rjmp	.+78     	; 0x111a <vfprintf+0x100>
    10cc:	30 ed       	ldi	r19, 0xD0	; 208
    10ce:	38 0f       	add	r19, r24
    10d0:	3a 30       	cpi	r19, 0x0A	; 10
    10d2:	78 f4       	brcc	.+30     	; 0x10f2 <vfprintf+0xd8>
    10d4:	26 ff       	sbrs	r18, 6
    10d6:	06 c0       	rjmp	.+12     	; 0x10e4 <vfprintf+0xca>
    10d8:	fa e0       	ldi	r31, 0x0A	; 10
    10da:	5f 9e       	mul	r5, r31
    10dc:	30 0d       	add	r19, r0
    10de:	11 24       	eor	r1, r1
    10e0:	53 2e       	mov	r5, r19
    10e2:	13 c0       	rjmp	.+38     	; 0x110a <vfprintf+0xf0>
    10e4:	8a e0       	ldi	r24, 0x0A	; 10
    10e6:	38 9e       	mul	r3, r24
    10e8:	30 0d       	add	r19, r0
    10ea:	11 24       	eor	r1, r1
    10ec:	33 2e       	mov	r3, r19
    10ee:	20 62       	ori	r18, 0x20	; 32
    10f0:	0c c0       	rjmp	.+24     	; 0x110a <vfprintf+0xf0>
    10f2:	8e 32       	cpi	r24, 0x2E	; 46
    10f4:	21 f4       	brne	.+8      	; 0x10fe <vfprintf+0xe4>
    10f6:	26 fd       	sbrc	r18, 6
    10f8:	5f c1       	rjmp	.+702    	; 0x13b8 <vfprintf+0x39e>
    10fa:	20 64       	ori	r18, 0x40	; 64
    10fc:	06 c0       	rjmp	.+12     	; 0x110a <vfprintf+0xf0>
    10fe:	8c 36       	cpi	r24, 0x6C	; 108
    1100:	11 f4       	brne	.+4      	; 0x1106 <vfprintf+0xec>
    1102:	20 68       	ori	r18, 0x80	; 128
    1104:	02 c0       	rjmp	.+4      	; 0x110a <vfprintf+0xf0>
    1106:	88 36       	cpi	r24, 0x68	; 104
    1108:	41 f4       	brne	.+16     	; 0x111a <vfprintf+0x100>
    110a:	f6 01       	movw	r30, r12
    110c:	93 fd       	sbrc	r25, 3
    110e:	85 91       	lpm	r24, Z+
    1110:	93 ff       	sbrs	r25, 3
    1112:	81 91       	ld	r24, Z+
    1114:	6f 01       	movw	r12, r30
    1116:	81 11       	cpse	r24, r1
    1118:	c1 cf       	rjmp	.-126    	; 0x109c <vfprintf+0x82>
    111a:	98 2f       	mov	r25, r24
    111c:	9f 7d       	andi	r25, 0xDF	; 223
    111e:	95 54       	subi	r25, 0x45	; 69
    1120:	93 30       	cpi	r25, 0x03	; 3
    1122:	28 f4       	brcc	.+10     	; 0x112e <vfprintf+0x114>
    1124:	0c 5f       	subi	r16, 0xFC	; 252
    1126:	1f 4f       	sbci	r17, 0xFF	; 255
    1128:	ff e3       	ldi	r31, 0x3F	; 63
    112a:	f9 83       	std	Y+1, r31	; 0x01
    112c:	0d c0       	rjmp	.+26     	; 0x1148 <vfprintf+0x12e>
    112e:	83 36       	cpi	r24, 0x63	; 99
    1130:	31 f0       	breq	.+12     	; 0x113e <vfprintf+0x124>
    1132:	83 37       	cpi	r24, 0x73	; 115
    1134:	71 f0       	breq	.+28     	; 0x1152 <vfprintf+0x138>
    1136:	83 35       	cpi	r24, 0x53	; 83
    1138:	09 f0       	breq	.+2      	; 0x113c <vfprintf+0x122>
    113a:	57 c0       	rjmp	.+174    	; 0x11ea <vfprintf+0x1d0>
    113c:	21 c0       	rjmp	.+66     	; 0x1180 <vfprintf+0x166>
    113e:	f8 01       	movw	r30, r16
    1140:	80 81       	ld	r24, Z
    1142:	89 83       	std	Y+1, r24	; 0x01
    1144:	0e 5f       	subi	r16, 0xFE	; 254
    1146:	1f 4f       	sbci	r17, 0xFF	; 255
    1148:	44 24       	eor	r4, r4
    114a:	43 94       	inc	r4
    114c:	51 2c       	mov	r5, r1
    114e:	54 01       	movw	r10, r8
    1150:	14 c0       	rjmp	.+40     	; 0x117a <vfprintf+0x160>
    1152:	38 01       	movw	r6, r16
    1154:	f2 e0       	ldi	r31, 0x02	; 2
    1156:	6f 0e       	add	r6, r31
    1158:	71 1c       	adc	r7, r1
    115a:	f8 01       	movw	r30, r16
    115c:	a0 80       	ld	r10, Z
    115e:	b1 80       	ldd	r11, Z+1	; 0x01
    1160:	26 ff       	sbrs	r18, 6
    1162:	03 c0       	rjmp	.+6      	; 0x116a <vfprintf+0x150>
    1164:	65 2d       	mov	r22, r5
    1166:	70 e0       	ldi	r23, 0x00	; 0
    1168:	02 c0       	rjmp	.+4      	; 0x116e <vfprintf+0x154>
    116a:	6f ef       	ldi	r22, 0xFF	; 255
    116c:	7f ef       	ldi	r23, 0xFF	; 255
    116e:	c5 01       	movw	r24, r10
    1170:	2c 87       	std	Y+12, r18	; 0x0c
    1172:	94 d2       	rcall	.+1320   	; 0x169c <strnlen>
    1174:	2c 01       	movw	r4, r24
    1176:	83 01       	movw	r16, r6
    1178:	2c 85       	ldd	r18, Y+12	; 0x0c
    117a:	2f 77       	andi	r18, 0x7F	; 127
    117c:	22 2e       	mov	r2, r18
    117e:	16 c0       	rjmp	.+44     	; 0x11ac <vfprintf+0x192>
    1180:	38 01       	movw	r6, r16
    1182:	f2 e0       	ldi	r31, 0x02	; 2
    1184:	6f 0e       	add	r6, r31
    1186:	71 1c       	adc	r7, r1
    1188:	f8 01       	movw	r30, r16
    118a:	a0 80       	ld	r10, Z
    118c:	b1 80       	ldd	r11, Z+1	; 0x01
    118e:	26 ff       	sbrs	r18, 6
    1190:	03 c0       	rjmp	.+6      	; 0x1198 <vfprintf+0x17e>
    1192:	65 2d       	mov	r22, r5
    1194:	70 e0       	ldi	r23, 0x00	; 0
    1196:	02 c0       	rjmp	.+4      	; 0x119c <vfprintf+0x182>
    1198:	6f ef       	ldi	r22, 0xFF	; 255
    119a:	7f ef       	ldi	r23, 0xFF	; 255
    119c:	c5 01       	movw	r24, r10
    119e:	2c 87       	std	Y+12, r18	; 0x0c
    11a0:	6b d2       	rcall	.+1238   	; 0x1678 <strnlen_P>
    11a2:	2c 01       	movw	r4, r24
    11a4:	2c 85       	ldd	r18, Y+12	; 0x0c
    11a6:	20 68       	ori	r18, 0x80	; 128
    11a8:	22 2e       	mov	r2, r18
    11aa:	83 01       	movw	r16, r6
    11ac:	23 fc       	sbrc	r2, 3
    11ae:	19 c0       	rjmp	.+50     	; 0x11e2 <vfprintf+0x1c8>
    11b0:	83 2d       	mov	r24, r3
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	48 16       	cp	r4, r24
    11b6:	59 06       	cpc	r5, r25
    11b8:	a0 f4       	brcc	.+40     	; 0x11e2 <vfprintf+0x1c8>
    11ba:	b7 01       	movw	r22, r14
    11bc:	80 e2       	ldi	r24, 0x20	; 32
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	78 d2       	rcall	.+1264   	; 0x16b2 <fputc>
    11c2:	3a 94       	dec	r3
    11c4:	f5 cf       	rjmp	.-22     	; 0x11b0 <vfprintf+0x196>
    11c6:	f5 01       	movw	r30, r10
    11c8:	27 fc       	sbrc	r2, 7
    11ca:	85 91       	lpm	r24, Z+
    11cc:	27 fe       	sbrs	r2, 7
    11ce:	81 91       	ld	r24, Z+
    11d0:	5f 01       	movw	r10, r30
    11d2:	b7 01       	movw	r22, r14
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	6d d2       	rcall	.+1242   	; 0x16b2 <fputc>
    11d8:	31 10       	cpse	r3, r1
    11da:	3a 94       	dec	r3
    11dc:	f1 e0       	ldi	r31, 0x01	; 1
    11de:	4f 1a       	sub	r4, r31
    11e0:	51 08       	sbc	r5, r1
    11e2:	41 14       	cp	r4, r1
    11e4:	51 04       	cpc	r5, r1
    11e6:	79 f7       	brne	.-34     	; 0x11c6 <vfprintf+0x1ac>
    11e8:	de c0       	rjmp	.+444    	; 0x13a6 <vfprintf+0x38c>
    11ea:	84 36       	cpi	r24, 0x64	; 100
    11ec:	11 f0       	breq	.+4      	; 0x11f2 <vfprintf+0x1d8>
    11ee:	89 36       	cpi	r24, 0x69	; 105
    11f0:	31 f5       	brne	.+76     	; 0x123e <vfprintf+0x224>
    11f2:	f8 01       	movw	r30, r16
    11f4:	27 ff       	sbrs	r18, 7
    11f6:	07 c0       	rjmp	.+14     	; 0x1206 <vfprintf+0x1ec>
    11f8:	60 81       	ld	r22, Z
    11fa:	71 81       	ldd	r23, Z+1	; 0x01
    11fc:	82 81       	ldd	r24, Z+2	; 0x02
    11fe:	93 81       	ldd	r25, Z+3	; 0x03
    1200:	0c 5f       	subi	r16, 0xFC	; 252
    1202:	1f 4f       	sbci	r17, 0xFF	; 255
    1204:	08 c0       	rjmp	.+16     	; 0x1216 <vfprintf+0x1fc>
    1206:	60 81       	ld	r22, Z
    1208:	71 81       	ldd	r23, Z+1	; 0x01
    120a:	88 27       	eor	r24, r24
    120c:	77 fd       	sbrc	r23, 7
    120e:	80 95       	com	r24
    1210:	98 2f       	mov	r25, r24
    1212:	0e 5f       	subi	r16, 0xFE	; 254
    1214:	1f 4f       	sbci	r17, 0xFF	; 255
    1216:	2f 76       	andi	r18, 0x6F	; 111
    1218:	b2 2e       	mov	r11, r18
    121a:	97 ff       	sbrs	r25, 7
    121c:	09 c0       	rjmp	.+18     	; 0x1230 <vfprintf+0x216>
    121e:	90 95       	com	r25
    1220:	80 95       	com	r24
    1222:	70 95       	com	r23
    1224:	61 95       	neg	r22
    1226:	7f 4f       	sbci	r23, 0xFF	; 255
    1228:	8f 4f       	sbci	r24, 0xFF	; 255
    122a:	9f 4f       	sbci	r25, 0xFF	; 255
    122c:	20 68       	ori	r18, 0x80	; 128
    122e:	b2 2e       	mov	r11, r18
    1230:	2a e0       	ldi	r18, 0x0A	; 10
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	a4 01       	movw	r20, r8
    1236:	6f d2       	rcall	.+1246   	; 0x1716 <__ultoa_invert>
    1238:	a8 2e       	mov	r10, r24
    123a:	a8 18       	sub	r10, r8
    123c:	43 c0       	rjmp	.+134    	; 0x12c4 <vfprintf+0x2aa>
    123e:	85 37       	cpi	r24, 0x75	; 117
    1240:	29 f4       	brne	.+10     	; 0x124c <vfprintf+0x232>
    1242:	2f 7e       	andi	r18, 0xEF	; 239
    1244:	b2 2e       	mov	r11, r18
    1246:	2a e0       	ldi	r18, 0x0A	; 10
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	25 c0       	rjmp	.+74     	; 0x1296 <vfprintf+0x27c>
    124c:	f2 2f       	mov	r31, r18
    124e:	f9 7f       	andi	r31, 0xF9	; 249
    1250:	bf 2e       	mov	r11, r31
    1252:	8f 36       	cpi	r24, 0x6F	; 111
    1254:	c1 f0       	breq	.+48     	; 0x1286 <vfprintf+0x26c>
    1256:	18 f4       	brcc	.+6      	; 0x125e <vfprintf+0x244>
    1258:	88 35       	cpi	r24, 0x58	; 88
    125a:	79 f0       	breq	.+30     	; 0x127a <vfprintf+0x260>
    125c:	ad c0       	rjmp	.+346    	; 0x13b8 <vfprintf+0x39e>
    125e:	80 37       	cpi	r24, 0x70	; 112
    1260:	19 f0       	breq	.+6      	; 0x1268 <vfprintf+0x24e>
    1262:	88 37       	cpi	r24, 0x78	; 120
    1264:	21 f0       	breq	.+8      	; 0x126e <vfprintf+0x254>
    1266:	a8 c0       	rjmp	.+336    	; 0x13b8 <vfprintf+0x39e>
    1268:	2f 2f       	mov	r18, r31
    126a:	20 61       	ori	r18, 0x10	; 16
    126c:	b2 2e       	mov	r11, r18
    126e:	b4 fe       	sbrs	r11, 4
    1270:	0d c0       	rjmp	.+26     	; 0x128c <vfprintf+0x272>
    1272:	8b 2d       	mov	r24, r11
    1274:	84 60       	ori	r24, 0x04	; 4
    1276:	b8 2e       	mov	r11, r24
    1278:	09 c0       	rjmp	.+18     	; 0x128c <vfprintf+0x272>
    127a:	24 ff       	sbrs	r18, 4
    127c:	0a c0       	rjmp	.+20     	; 0x1292 <vfprintf+0x278>
    127e:	9f 2f       	mov	r25, r31
    1280:	96 60       	ori	r25, 0x06	; 6
    1282:	b9 2e       	mov	r11, r25
    1284:	06 c0       	rjmp	.+12     	; 0x1292 <vfprintf+0x278>
    1286:	28 e0       	ldi	r18, 0x08	; 8
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	05 c0       	rjmp	.+10     	; 0x1296 <vfprintf+0x27c>
    128c:	20 e1       	ldi	r18, 0x10	; 16
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	02 c0       	rjmp	.+4      	; 0x1296 <vfprintf+0x27c>
    1292:	20 e1       	ldi	r18, 0x10	; 16
    1294:	32 e0       	ldi	r19, 0x02	; 2
    1296:	f8 01       	movw	r30, r16
    1298:	b7 fe       	sbrs	r11, 7
    129a:	07 c0       	rjmp	.+14     	; 0x12aa <vfprintf+0x290>
    129c:	60 81       	ld	r22, Z
    129e:	71 81       	ldd	r23, Z+1	; 0x01
    12a0:	82 81       	ldd	r24, Z+2	; 0x02
    12a2:	93 81       	ldd	r25, Z+3	; 0x03
    12a4:	0c 5f       	subi	r16, 0xFC	; 252
    12a6:	1f 4f       	sbci	r17, 0xFF	; 255
    12a8:	06 c0       	rjmp	.+12     	; 0x12b6 <vfprintf+0x29c>
    12aa:	60 81       	ld	r22, Z
    12ac:	71 81       	ldd	r23, Z+1	; 0x01
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	0e 5f       	subi	r16, 0xFE	; 254
    12b4:	1f 4f       	sbci	r17, 0xFF	; 255
    12b6:	a4 01       	movw	r20, r8
    12b8:	2e d2       	rcall	.+1116   	; 0x1716 <__ultoa_invert>
    12ba:	a8 2e       	mov	r10, r24
    12bc:	a8 18       	sub	r10, r8
    12be:	fb 2d       	mov	r31, r11
    12c0:	ff 77       	andi	r31, 0x7F	; 127
    12c2:	bf 2e       	mov	r11, r31
    12c4:	b6 fe       	sbrs	r11, 6
    12c6:	0b c0       	rjmp	.+22     	; 0x12de <vfprintf+0x2c4>
    12c8:	2b 2d       	mov	r18, r11
    12ca:	2e 7f       	andi	r18, 0xFE	; 254
    12cc:	a5 14       	cp	r10, r5
    12ce:	50 f4       	brcc	.+20     	; 0x12e4 <vfprintf+0x2ca>
    12d0:	b4 fe       	sbrs	r11, 4
    12d2:	0a c0       	rjmp	.+20     	; 0x12e8 <vfprintf+0x2ce>
    12d4:	b2 fc       	sbrc	r11, 2
    12d6:	08 c0       	rjmp	.+16     	; 0x12e8 <vfprintf+0x2ce>
    12d8:	2b 2d       	mov	r18, r11
    12da:	2e 7e       	andi	r18, 0xEE	; 238
    12dc:	05 c0       	rjmp	.+10     	; 0x12e8 <vfprintf+0x2ce>
    12de:	7a 2c       	mov	r7, r10
    12e0:	2b 2d       	mov	r18, r11
    12e2:	03 c0       	rjmp	.+6      	; 0x12ea <vfprintf+0x2d0>
    12e4:	7a 2c       	mov	r7, r10
    12e6:	01 c0       	rjmp	.+2      	; 0x12ea <vfprintf+0x2d0>
    12e8:	75 2c       	mov	r7, r5
    12ea:	24 ff       	sbrs	r18, 4
    12ec:	0d c0       	rjmp	.+26     	; 0x1308 <vfprintf+0x2ee>
    12ee:	fe 01       	movw	r30, r28
    12f0:	ea 0d       	add	r30, r10
    12f2:	f1 1d       	adc	r31, r1
    12f4:	80 81       	ld	r24, Z
    12f6:	80 33       	cpi	r24, 0x30	; 48
    12f8:	11 f4       	brne	.+4      	; 0x12fe <vfprintf+0x2e4>
    12fa:	29 7e       	andi	r18, 0xE9	; 233
    12fc:	09 c0       	rjmp	.+18     	; 0x1310 <vfprintf+0x2f6>
    12fe:	22 ff       	sbrs	r18, 2
    1300:	06 c0       	rjmp	.+12     	; 0x130e <vfprintf+0x2f4>
    1302:	73 94       	inc	r7
    1304:	73 94       	inc	r7
    1306:	04 c0       	rjmp	.+8      	; 0x1310 <vfprintf+0x2f6>
    1308:	82 2f       	mov	r24, r18
    130a:	86 78       	andi	r24, 0x86	; 134
    130c:	09 f0       	breq	.+2      	; 0x1310 <vfprintf+0x2f6>
    130e:	73 94       	inc	r7
    1310:	23 fd       	sbrc	r18, 3
    1312:	12 c0       	rjmp	.+36     	; 0x1338 <vfprintf+0x31e>
    1314:	20 ff       	sbrs	r18, 0
    1316:	06 c0       	rjmp	.+12     	; 0x1324 <vfprintf+0x30a>
    1318:	5a 2c       	mov	r5, r10
    131a:	73 14       	cp	r7, r3
    131c:	18 f4       	brcc	.+6      	; 0x1324 <vfprintf+0x30a>
    131e:	53 0c       	add	r5, r3
    1320:	57 18       	sub	r5, r7
    1322:	73 2c       	mov	r7, r3
    1324:	73 14       	cp	r7, r3
    1326:	60 f4       	brcc	.+24     	; 0x1340 <vfprintf+0x326>
    1328:	b7 01       	movw	r22, r14
    132a:	80 e2       	ldi	r24, 0x20	; 32
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	2c 87       	std	Y+12, r18	; 0x0c
    1330:	c0 d1       	rcall	.+896    	; 0x16b2 <fputc>
    1332:	73 94       	inc	r7
    1334:	2c 85       	ldd	r18, Y+12	; 0x0c
    1336:	f6 cf       	rjmp	.-20     	; 0x1324 <vfprintf+0x30a>
    1338:	73 14       	cp	r7, r3
    133a:	10 f4       	brcc	.+4      	; 0x1340 <vfprintf+0x326>
    133c:	37 18       	sub	r3, r7
    133e:	01 c0       	rjmp	.+2      	; 0x1342 <vfprintf+0x328>
    1340:	31 2c       	mov	r3, r1
    1342:	24 ff       	sbrs	r18, 4
    1344:	11 c0       	rjmp	.+34     	; 0x1368 <vfprintf+0x34e>
    1346:	b7 01       	movw	r22, r14
    1348:	80 e3       	ldi	r24, 0x30	; 48
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	2c 87       	std	Y+12, r18	; 0x0c
    134e:	b1 d1       	rcall	.+866    	; 0x16b2 <fputc>
    1350:	2c 85       	ldd	r18, Y+12	; 0x0c
    1352:	22 ff       	sbrs	r18, 2
    1354:	16 c0       	rjmp	.+44     	; 0x1382 <vfprintf+0x368>
    1356:	21 ff       	sbrs	r18, 1
    1358:	03 c0       	rjmp	.+6      	; 0x1360 <vfprintf+0x346>
    135a:	88 e5       	ldi	r24, 0x58	; 88
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	02 c0       	rjmp	.+4      	; 0x1364 <vfprintf+0x34a>
    1360:	88 e7       	ldi	r24, 0x78	; 120
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	b7 01       	movw	r22, r14
    1366:	0c c0       	rjmp	.+24     	; 0x1380 <vfprintf+0x366>
    1368:	82 2f       	mov	r24, r18
    136a:	86 78       	andi	r24, 0x86	; 134
    136c:	51 f0       	breq	.+20     	; 0x1382 <vfprintf+0x368>
    136e:	21 fd       	sbrc	r18, 1
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <vfprintf+0x35c>
    1372:	80 e2       	ldi	r24, 0x20	; 32
    1374:	01 c0       	rjmp	.+2      	; 0x1378 <vfprintf+0x35e>
    1376:	8b e2       	ldi	r24, 0x2B	; 43
    1378:	27 fd       	sbrc	r18, 7
    137a:	8d e2       	ldi	r24, 0x2D	; 45
    137c:	b7 01       	movw	r22, r14
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	98 d1       	rcall	.+816    	; 0x16b2 <fputc>
    1382:	a5 14       	cp	r10, r5
    1384:	30 f4       	brcc	.+12     	; 0x1392 <vfprintf+0x378>
    1386:	b7 01       	movw	r22, r14
    1388:	80 e3       	ldi	r24, 0x30	; 48
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	92 d1       	rcall	.+804    	; 0x16b2 <fputc>
    138e:	5a 94       	dec	r5
    1390:	f8 cf       	rjmp	.-16     	; 0x1382 <vfprintf+0x368>
    1392:	aa 94       	dec	r10
    1394:	f4 01       	movw	r30, r8
    1396:	ea 0d       	add	r30, r10
    1398:	f1 1d       	adc	r31, r1
    139a:	80 81       	ld	r24, Z
    139c:	b7 01       	movw	r22, r14
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	88 d1       	rcall	.+784    	; 0x16b2 <fputc>
    13a2:	a1 10       	cpse	r10, r1
    13a4:	f6 cf       	rjmp	.-20     	; 0x1392 <vfprintf+0x378>
    13a6:	33 20       	and	r3, r3
    13a8:	09 f4       	brne	.+2      	; 0x13ac <vfprintf+0x392>
    13aa:	5d ce       	rjmp	.-838    	; 0x1066 <vfprintf+0x4c>
    13ac:	b7 01       	movw	r22, r14
    13ae:	80 e2       	ldi	r24, 0x20	; 32
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	7f d1       	rcall	.+766    	; 0x16b2 <fputc>
    13b4:	3a 94       	dec	r3
    13b6:	f7 cf       	rjmp	.-18     	; 0x13a6 <vfprintf+0x38c>
    13b8:	f7 01       	movw	r30, r14
    13ba:	86 81       	ldd	r24, Z+6	; 0x06
    13bc:	97 81       	ldd	r25, Z+7	; 0x07
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <vfprintf+0x3aa>
    13c0:	8f ef       	ldi	r24, 0xFF	; 255
    13c2:	9f ef       	ldi	r25, 0xFF	; 255
    13c4:	2c 96       	adiw	r28, 0x0c	; 12
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	f8 94       	cli
    13ca:	de bf       	out	0x3e, r29	; 62
    13cc:	0f be       	out	0x3f, r0	; 63
    13ce:	cd bf       	out	0x3d, r28	; 61
    13d0:	df 91       	pop	r29
    13d2:	cf 91       	pop	r28
    13d4:	1f 91       	pop	r17
    13d6:	0f 91       	pop	r16
    13d8:	ff 90       	pop	r15
    13da:	ef 90       	pop	r14
    13dc:	df 90       	pop	r13
    13de:	cf 90       	pop	r12
    13e0:	bf 90       	pop	r11
    13e2:	af 90       	pop	r10
    13e4:	9f 90       	pop	r9
    13e6:	8f 90       	pop	r8
    13e8:	7f 90       	pop	r7
    13ea:	6f 90       	pop	r6
    13ec:	5f 90       	pop	r5
    13ee:	4f 90       	pop	r4
    13f0:	3f 90       	pop	r3
    13f2:	2f 90       	pop	r2
    13f4:	08 95       	ret

000013f6 <calloc>:
    13f6:	0f 93       	push	r16
    13f8:	1f 93       	push	r17
    13fa:	cf 93       	push	r28
    13fc:	df 93       	push	r29
    13fe:	86 9f       	mul	r24, r22
    1400:	80 01       	movw	r16, r0
    1402:	87 9f       	mul	r24, r23
    1404:	10 0d       	add	r17, r0
    1406:	96 9f       	mul	r25, r22
    1408:	10 0d       	add	r17, r0
    140a:	11 24       	eor	r1, r1
    140c:	c8 01       	movw	r24, r16
    140e:	0d d0       	rcall	.+26     	; 0x142a <malloc>
    1410:	ec 01       	movw	r28, r24
    1412:	00 97       	sbiw	r24, 0x00	; 0
    1414:	21 f0       	breq	.+8      	; 0x141e <calloc+0x28>
    1416:	a8 01       	movw	r20, r16
    1418:	60 e0       	ldi	r22, 0x00	; 0
    141a:	70 e0       	ldi	r23, 0x00	; 0
    141c:	38 d1       	rcall	.+624    	; 0x168e <memset>
    141e:	ce 01       	movw	r24, r28
    1420:	df 91       	pop	r29
    1422:	cf 91       	pop	r28
    1424:	1f 91       	pop	r17
    1426:	0f 91       	pop	r16
    1428:	08 95       	ret

0000142a <malloc>:
    142a:	cf 93       	push	r28
    142c:	df 93       	push	r29
    142e:	82 30       	cpi	r24, 0x02	; 2
    1430:	91 05       	cpc	r25, r1
    1432:	10 f4       	brcc	.+4      	; 0x1438 <malloc+0xe>
    1434:	82 e0       	ldi	r24, 0x02	; 2
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	e0 91 d8 02 	lds	r30, 0x02D8
    143c:	f0 91 d9 02 	lds	r31, 0x02D9
    1440:	20 e0       	ldi	r18, 0x00	; 0
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	a0 e0       	ldi	r26, 0x00	; 0
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	30 97       	sbiw	r30, 0x00	; 0
    144a:	39 f1       	breq	.+78     	; 0x149a <malloc+0x70>
    144c:	40 81       	ld	r20, Z
    144e:	51 81       	ldd	r21, Z+1	; 0x01
    1450:	48 17       	cp	r20, r24
    1452:	59 07       	cpc	r21, r25
    1454:	b8 f0       	brcs	.+46     	; 0x1484 <malloc+0x5a>
    1456:	48 17       	cp	r20, r24
    1458:	59 07       	cpc	r21, r25
    145a:	71 f4       	brne	.+28     	; 0x1478 <malloc+0x4e>
    145c:	82 81       	ldd	r24, Z+2	; 0x02
    145e:	93 81       	ldd	r25, Z+3	; 0x03
    1460:	10 97       	sbiw	r26, 0x00	; 0
    1462:	29 f0       	breq	.+10     	; 0x146e <malloc+0x44>
    1464:	13 96       	adiw	r26, 0x03	; 3
    1466:	9c 93       	st	X, r25
    1468:	8e 93       	st	-X, r24
    146a:	12 97       	sbiw	r26, 0x02	; 2
    146c:	2c c0       	rjmp	.+88     	; 0x14c6 <malloc+0x9c>
    146e:	90 93 d9 02 	sts	0x02D9, r25
    1472:	80 93 d8 02 	sts	0x02D8, r24
    1476:	27 c0       	rjmp	.+78     	; 0x14c6 <malloc+0x9c>
    1478:	21 15       	cp	r18, r1
    147a:	31 05       	cpc	r19, r1
    147c:	31 f0       	breq	.+12     	; 0x148a <malloc+0x60>
    147e:	42 17       	cp	r20, r18
    1480:	53 07       	cpc	r21, r19
    1482:	18 f0       	brcs	.+6      	; 0x148a <malloc+0x60>
    1484:	a9 01       	movw	r20, r18
    1486:	db 01       	movw	r26, r22
    1488:	01 c0       	rjmp	.+2      	; 0x148c <malloc+0x62>
    148a:	ef 01       	movw	r28, r30
    148c:	9a 01       	movw	r18, r20
    148e:	bd 01       	movw	r22, r26
    1490:	df 01       	movw	r26, r30
    1492:	02 80       	ldd	r0, Z+2	; 0x02
    1494:	f3 81       	ldd	r31, Z+3	; 0x03
    1496:	e0 2d       	mov	r30, r0
    1498:	d7 cf       	rjmp	.-82     	; 0x1448 <malloc+0x1e>
    149a:	21 15       	cp	r18, r1
    149c:	31 05       	cpc	r19, r1
    149e:	f9 f0       	breq	.+62     	; 0x14de <malloc+0xb4>
    14a0:	28 1b       	sub	r18, r24
    14a2:	39 0b       	sbc	r19, r25
    14a4:	24 30       	cpi	r18, 0x04	; 4
    14a6:	31 05       	cpc	r19, r1
    14a8:	80 f4       	brcc	.+32     	; 0x14ca <malloc+0xa0>
    14aa:	8a 81       	ldd	r24, Y+2	; 0x02
    14ac:	9b 81       	ldd	r25, Y+3	; 0x03
    14ae:	61 15       	cp	r22, r1
    14b0:	71 05       	cpc	r23, r1
    14b2:	21 f0       	breq	.+8      	; 0x14bc <malloc+0x92>
    14b4:	fb 01       	movw	r30, r22
    14b6:	93 83       	std	Z+3, r25	; 0x03
    14b8:	82 83       	std	Z+2, r24	; 0x02
    14ba:	04 c0       	rjmp	.+8      	; 0x14c4 <malloc+0x9a>
    14bc:	90 93 d9 02 	sts	0x02D9, r25
    14c0:	80 93 d8 02 	sts	0x02D8, r24
    14c4:	fe 01       	movw	r30, r28
    14c6:	32 96       	adiw	r30, 0x02	; 2
    14c8:	44 c0       	rjmp	.+136    	; 0x1552 <malloc+0x128>
    14ca:	fe 01       	movw	r30, r28
    14cc:	e2 0f       	add	r30, r18
    14ce:	f3 1f       	adc	r31, r19
    14d0:	81 93       	st	Z+, r24
    14d2:	91 93       	st	Z+, r25
    14d4:	22 50       	subi	r18, 0x02	; 2
    14d6:	31 09       	sbc	r19, r1
    14d8:	39 83       	std	Y+1, r19	; 0x01
    14da:	28 83       	st	Y, r18
    14dc:	3a c0       	rjmp	.+116    	; 0x1552 <malloc+0x128>
    14de:	20 91 d6 02 	lds	r18, 0x02D6
    14e2:	30 91 d7 02 	lds	r19, 0x02D7
    14e6:	23 2b       	or	r18, r19
    14e8:	41 f4       	brne	.+16     	; 0x14fa <malloc+0xd0>
    14ea:	20 91 02 02 	lds	r18, 0x0202
    14ee:	30 91 03 02 	lds	r19, 0x0203
    14f2:	30 93 d7 02 	sts	0x02D7, r19
    14f6:	20 93 d6 02 	sts	0x02D6, r18
    14fa:	20 91 00 02 	lds	r18, 0x0200
    14fe:	30 91 01 02 	lds	r19, 0x0201
    1502:	21 15       	cp	r18, r1
    1504:	31 05       	cpc	r19, r1
    1506:	41 f4       	brne	.+16     	; 0x1518 <malloc+0xee>
    1508:	2d b7       	in	r18, 0x3d	; 61
    150a:	3e b7       	in	r19, 0x3e	; 62
    150c:	40 91 04 02 	lds	r20, 0x0204
    1510:	50 91 05 02 	lds	r21, 0x0205
    1514:	24 1b       	sub	r18, r20
    1516:	35 0b       	sbc	r19, r21
    1518:	e0 91 d6 02 	lds	r30, 0x02D6
    151c:	f0 91 d7 02 	lds	r31, 0x02D7
    1520:	e2 17       	cp	r30, r18
    1522:	f3 07       	cpc	r31, r19
    1524:	a0 f4       	brcc	.+40     	; 0x154e <malloc+0x124>
    1526:	2e 1b       	sub	r18, r30
    1528:	3f 0b       	sbc	r19, r31
    152a:	28 17       	cp	r18, r24
    152c:	39 07       	cpc	r19, r25
    152e:	78 f0       	brcs	.+30     	; 0x154e <malloc+0x124>
    1530:	ac 01       	movw	r20, r24
    1532:	4e 5f       	subi	r20, 0xFE	; 254
    1534:	5f 4f       	sbci	r21, 0xFF	; 255
    1536:	24 17       	cp	r18, r20
    1538:	35 07       	cpc	r19, r21
    153a:	48 f0       	brcs	.+18     	; 0x154e <malloc+0x124>
    153c:	4e 0f       	add	r20, r30
    153e:	5f 1f       	adc	r21, r31
    1540:	50 93 d7 02 	sts	0x02D7, r21
    1544:	40 93 d6 02 	sts	0x02D6, r20
    1548:	81 93       	st	Z+, r24
    154a:	91 93       	st	Z+, r25
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <malloc+0x128>
    154e:	e0 e0       	ldi	r30, 0x00	; 0
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	cf 01       	movw	r24, r30
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	08 95       	ret

0000155a <free>:
    155a:	cf 93       	push	r28
    155c:	df 93       	push	r29
    155e:	00 97       	sbiw	r24, 0x00	; 0
    1560:	09 f4       	brne	.+2      	; 0x1564 <free+0xa>
    1562:	87 c0       	rjmp	.+270    	; 0x1672 <free+0x118>
    1564:	fc 01       	movw	r30, r24
    1566:	32 97       	sbiw	r30, 0x02	; 2
    1568:	13 82       	std	Z+3, r1	; 0x03
    156a:	12 82       	std	Z+2, r1	; 0x02
    156c:	c0 91 d8 02 	lds	r28, 0x02D8
    1570:	d0 91 d9 02 	lds	r29, 0x02D9
    1574:	20 97       	sbiw	r28, 0x00	; 0
    1576:	81 f4       	brne	.+32     	; 0x1598 <free+0x3e>
    1578:	20 81       	ld	r18, Z
    157a:	31 81       	ldd	r19, Z+1	; 0x01
    157c:	28 0f       	add	r18, r24
    157e:	39 1f       	adc	r19, r25
    1580:	80 91 d6 02 	lds	r24, 0x02D6
    1584:	90 91 d7 02 	lds	r25, 0x02D7
    1588:	82 17       	cp	r24, r18
    158a:	93 07       	cpc	r25, r19
    158c:	79 f5       	brne	.+94     	; 0x15ec <free+0x92>
    158e:	f0 93 d7 02 	sts	0x02D7, r31
    1592:	e0 93 d6 02 	sts	0x02D6, r30
    1596:	6d c0       	rjmp	.+218    	; 0x1672 <free+0x118>
    1598:	de 01       	movw	r26, r28
    159a:	20 e0       	ldi	r18, 0x00	; 0
    159c:	30 e0       	ldi	r19, 0x00	; 0
    159e:	ae 17       	cp	r26, r30
    15a0:	bf 07       	cpc	r27, r31
    15a2:	50 f4       	brcc	.+20     	; 0x15b8 <free+0x5e>
    15a4:	12 96       	adiw	r26, 0x02	; 2
    15a6:	4d 91       	ld	r20, X+
    15a8:	5c 91       	ld	r21, X
    15aa:	13 97       	sbiw	r26, 0x03	; 3
    15ac:	9d 01       	movw	r18, r26
    15ae:	41 15       	cp	r20, r1
    15b0:	51 05       	cpc	r21, r1
    15b2:	09 f1       	breq	.+66     	; 0x15f6 <free+0x9c>
    15b4:	da 01       	movw	r26, r20
    15b6:	f3 cf       	rjmp	.-26     	; 0x159e <free+0x44>
    15b8:	b3 83       	std	Z+3, r27	; 0x03
    15ba:	a2 83       	std	Z+2, r26	; 0x02
    15bc:	40 81       	ld	r20, Z
    15be:	51 81       	ldd	r21, Z+1	; 0x01
    15c0:	84 0f       	add	r24, r20
    15c2:	95 1f       	adc	r25, r21
    15c4:	8a 17       	cp	r24, r26
    15c6:	9b 07       	cpc	r25, r27
    15c8:	71 f4       	brne	.+28     	; 0x15e6 <free+0x8c>
    15ca:	8d 91       	ld	r24, X+
    15cc:	9c 91       	ld	r25, X
    15ce:	11 97       	sbiw	r26, 0x01	; 1
    15d0:	84 0f       	add	r24, r20
    15d2:	95 1f       	adc	r25, r21
    15d4:	02 96       	adiw	r24, 0x02	; 2
    15d6:	91 83       	std	Z+1, r25	; 0x01
    15d8:	80 83       	st	Z, r24
    15da:	12 96       	adiw	r26, 0x02	; 2
    15dc:	8d 91       	ld	r24, X+
    15de:	9c 91       	ld	r25, X
    15e0:	13 97       	sbiw	r26, 0x03	; 3
    15e2:	93 83       	std	Z+3, r25	; 0x03
    15e4:	82 83       	std	Z+2, r24	; 0x02
    15e6:	21 15       	cp	r18, r1
    15e8:	31 05       	cpc	r19, r1
    15ea:	29 f4       	brne	.+10     	; 0x15f6 <free+0x9c>
    15ec:	f0 93 d9 02 	sts	0x02D9, r31
    15f0:	e0 93 d8 02 	sts	0x02D8, r30
    15f4:	3e c0       	rjmp	.+124    	; 0x1672 <free+0x118>
    15f6:	d9 01       	movw	r26, r18
    15f8:	13 96       	adiw	r26, 0x03	; 3
    15fa:	fc 93       	st	X, r31
    15fc:	ee 93       	st	-X, r30
    15fe:	12 97       	sbiw	r26, 0x02	; 2
    1600:	4d 91       	ld	r20, X+
    1602:	5d 91       	ld	r21, X+
    1604:	a4 0f       	add	r26, r20
    1606:	b5 1f       	adc	r27, r21
    1608:	ea 17       	cp	r30, r26
    160a:	fb 07       	cpc	r31, r27
    160c:	79 f4       	brne	.+30     	; 0x162c <free+0xd2>
    160e:	80 81       	ld	r24, Z
    1610:	91 81       	ldd	r25, Z+1	; 0x01
    1612:	84 0f       	add	r24, r20
    1614:	95 1f       	adc	r25, r21
    1616:	02 96       	adiw	r24, 0x02	; 2
    1618:	d9 01       	movw	r26, r18
    161a:	11 96       	adiw	r26, 0x01	; 1
    161c:	9c 93       	st	X, r25
    161e:	8e 93       	st	-X, r24
    1620:	82 81       	ldd	r24, Z+2	; 0x02
    1622:	93 81       	ldd	r25, Z+3	; 0x03
    1624:	13 96       	adiw	r26, 0x03	; 3
    1626:	9c 93       	st	X, r25
    1628:	8e 93       	st	-X, r24
    162a:	12 97       	sbiw	r26, 0x02	; 2
    162c:	e0 e0       	ldi	r30, 0x00	; 0
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	8a 81       	ldd	r24, Y+2	; 0x02
    1632:	9b 81       	ldd	r25, Y+3	; 0x03
    1634:	00 97       	sbiw	r24, 0x00	; 0
    1636:	19 f0       	breq	.+6      	; 0x163e <free+0xe4>
    1638:	fe 01       	movw	r30, r28
    163a:	ec 01       	movw	r28, r24
    163c:	f9 cf       	rjmp	.-14     	; 0x1630 <free+0xd6>
    163e:	ce 01       	movw	r24, r28
    1640:	02 96       	adiw	r24, 0x02	; 2
    1642:	28 81       	ld	r18, Y
    1644:	39 81       	ldd	r19, Y+1	; 0x01
    1646:	82 0f       	add	r24, r18
    1648:	93 1f       	adc	r25, r19
    164a:	20 91 d6 02 	lds	r18, 0x02D6
    164e:	30 91 d7 02 	lds	r19, 0x02D7
    1652:	28 17       	cp	r18, r24
    1654:	39 07       	cpc	r19, r25
    1656:	69 f4       	brne	.+26     	; 0x1672 <free+0x118>
    1658:	30 97       	sbiw	r30, 0x00	; 0
    165a:	29 f4       	brne	.+10     	; 0x1666 <free+0x10c>
    165c:	10 92 d9 02 	sts	0x02D9, r1
    1660:	10 92 d8 02 	sts	0x02D8, r1
    1664:	02 c0       	rjmp	.+4      	; 0x166a <free+0x110>
    1666:	13 82       	std	Z+3, r1	; 0x03
    1668:	12 82       	std	Z+2, r1	; 0x02
    166a:	d0 93 d7 02 	sts	0x02D7, r29
    166e:	c0 93 d6 02 	sts	0x02D6, r28
    1672:	df 91       	pop	r29
    1674:	cf 91       	pop	r28
    1676:	08 95       	ret

00001678 <strnlen_P>:
    1678:	fc 01       	movw	r30, r24
    167a:	05 90       	lpm	r0, Z+
    167c:	61 50       	subi	r22, 0x01	; 1
    167e:	70 40       	sbci	r23, 0x00	; 0
    1680:	01 10       	cpse	r0, r1
    1682:	d8 f7       	brcc	.-10     	; 0x167a <strnlen_P+0x2>
    1684:	80 95       	com	r24
    1686:	90 95       	com	r25
    1688:	8e 0f       	add	r24, r30
    168a:	9f 1f       	adc	r25, r31
    168c:	08 95       	ret

0000168e <memset>:
    168e:	dc 01       	movw	r26, r24
    1690:	01 c0       	rjmp	.+2      	; 0x1694 <memset+0x6>
    1692:	6d 93       	st	X+, r22
    1694:	41 50       	subi	r20, 0x01	; 1
    1696:	50 40       	sbci	r21, 0x00	; 0
    1698:	e0 f7       	brcc	.-8      	; 0x1692 <memset+0x4>
    169a:	08 95       	ret

0000169c <strnlen>:
    169c:	fc 01       	movw	r30, r24
    169e:	61 50       	subi	r22, 0x01	; 1
    16a0:	70 40       	sbci	r23, 0x00	; 0
    16a2:	01 90       	ld	r0, Z+
    16a4:	01 10       	cpse	r0, r1
    16a6:	d8 f7       	brcc	.-10     	; 0x169e <strnlen+0x2>
    16a8:	80 95       	com	r24
    16aa:	90 95       	com	r25
    16ac:	8e 0f       	add	r24, r30
    16ae:	9f 1f       	adc	r25, r31
    16b0:	08 95       	ret

000016b2 <fputc>:
    16b2:	0f 93       	push	r16
    16b4:	1f 93       	push	r17
    16b6:	cf 93       	push	r28
    16b8:	df 93       	push	r29
    16ba:	18 2f       	mov	r17, r24
    16bc:	09 2f       	mov	r16, r25
    16be:	eb 01       	movw	r28, r22
    16c0:	8b 81       	ldd	r24, Y+3	; 0x03
    16c2:	81 fd       	sbrc	r24, 1
    16c4:	03 c0       	rjmp	.+6      	; 0x16cc <fputc+0x1a>
    16c6:	8f ef       	ldi	r24, 0xFF	; 255
    16c8:	9f ef       	ldi	r25, 0xFF	; 255
    16ca:	20 c0       	rjmp	.+64     	; 0x170c <fputc+0x5a>
    16cc:	82 ff       	sbrs	r24, 2
    16ce:	10 c0       	rjmp	.+32     	; 0x16f0 <fputc+0x3e>
    16d0:	4e 81       	ldd	r20, Y+6	; 0x06
    16d2:	5f 81       	ldd	r21, Y+7	; 0x07
    16d4:	2c 81       	ldd	r18, Y+4	; 0x04
    16d6:	3d 81       	ldd	r19, Y+5	; 0x05
    16d8:	42 17       	cp	r20, r18
    16da:	53 07       	cpc	r21, r19
    16dc:	7c f4       	brge	.+30     	; 0x16fc <fputc+0x4a>
    16de:	e8 81       	ld	r30, Y
    16e0:	f9 81       	ldd	r31, Y+1	; 0x01
    16e2:	9f 01       	movw	r18, r30
    16e4:	2f 5f       	subi	r18, 0xFF	; 255
    16e6:	3f 4f       	sbci	r19, 0xFF	; 255
    16e8:	39 83       	std	Y+1, r19	; 0x01
    16ea:	28 83       	st	Y, r18
    16ec:	10 83       	st	Z, r17
    16ee:	06 c0       	rjmp	.+12     	; 0x16fc <fputc+0x4a>
    16f0:	e8 85       	ldd	r30, Y+8	; 0x08
    16f2:	f9 85       	ldd	r31, Y+9	; 0x09
    16f4:	81 2f       	mov	r24, r17
    16f6:	19 95       	eicall
    16f8:	89 2b       	or	r24, r25
    16fa:	29 f7       	brne	.-54     	; 0x16c6 <fputc+0x14>
    16fc:	2e 81       	ldd	r18, Y+6	; 0x06
    16fe:	3f 81       	ldd	r19, Y+7	; 0x07
    1700:	2f 5f       	subi	r18, 0xFF	; 255
    1702:	3f 4f       	sbci	r19, 0xFF	; 255
    1704:	3f 83       	std	Y+7, r19	; 0x07
    1706:	2e 83       	std	Y+6, r18	; 0x06
    1708:	81 2f       	mov	r24, r17
    170a:	90 2f       	mov	r25, r16
    170c:	df 91       	pop	r29
    170e:	cf 91       	pop	r28
    1710:	1f 91       	pop	r17
    1712:	0f 91       	pop	r16
    1714:	08 95       	ret

00001716 <__ultoa_invert>:
    1716:	fa 01       	movw	r30, r20
    1718:	aa 27       	eor	r26, r26
    171a:	28 30       	cpi	r18, 0x08	; 8
    171c:	51 f1       	breq	.+84     	; 0x1772 <__ultoa_invert+0x5c>
    171e:	20 31       	cpi	r18, 0x10	; 16
    1720:	81 f1       	breq	.+96     	; 0x1782 <__ultoa_invert+0x6c>
    1722:	e8 94       	clt
    1724:	6f 93       	push	r22
    1726:	6e 7f       	andi	r22, 0xFE	; 254
    1728:	6e 5f       	subi	r22, 0xFE	; 254
    172a:	7f 4f       	sbci	r23, 0xFF	; 255
    172c:	8f 4f       	sbci	r24, 0xFF	; 255
    172e:	9f 4f       	sbci	r25, 0xFF	; 255
    1730:	af 4f       	sbci	r26, 0xFF	; 255
    1732:	b1 e0       	ldi	r27, 0x01	; 1
    1734:	3e d0       	rcall	.+124    	; 0x17b2 <__ultoa_invert+0x9c>
    1736:	b4 e0       	ldi	r27, 0x04	; 4
    1738:	3c d0       	rcall	.+120    	; 0x17b2 <__ultoa_invert+0x9c>
    173a:	67 0f       	add	r22, r23
    173c:	78 1f       	adc	r23, r24
    173e:	89 1f       	adc	r24, r25
    1740:	9a 1f       	adc	r25, r26
    1742:	a1 1d       	adc	r26, r1
    1744:	68 0f       	add	r22, r24
    1746:	79 1f       	adc	r23, r25
    1748:	8a 1f       	adc	r24, r26
    174a:	91 1d       	adc	r25, r1
    174c:	a1 1d       	adc	r26, r1
    174e:	6a 0f       	add	r22, r26
    1750:	71 1d       	adc	r23, r1
    1752:	81 1d       	adc	r24, r1
    1754:	91 1d       	adc	r25, r1
    1756:	a1 1d       	adc	r26, r1
    1758:	20 d0       	rcall	.+64     	; 0x179a <__ultoa_invert+0x84>
    175a:	09 f4       	brne	.+2      	; 0x175e <__ultoa_invert+0x48>
    175c:	68 94       	set
    175e:	3f 91       	pop	r19
    1760:	2a e0       	ldi	r18, 0x0A	; 10
    1762:	26 9f       	mul	r18, r22
    1764:	11 24       	eor	r1, r1
    1766:	30 19       	sub	r19, r0
    1768:	30 5d       	subi	r19, 0xD0	; 208
    176a:	31 93       	st	Z+, r19
    176c:	de f6       	brtc	.-74     	; 0x1724 <__ultoa_invert+0xe>
    176e:	cf 01       	movw	r24, r30
    1770:	08 95       	ret
    1772:	46 2f       	mov	r20, r22
    1774:	47 70       	andi	r20, 0x07	; 7
    1776:	40 5d       	subi	r20, 0xD0	; 208
    1778:	41 93       	st	Z+, r20
    177a:	b3 e0       	ldi	r27, 0x03	; 3
    177c:	0f d0       	rcall	.+30     	; 0x179c <__ultoa_invert+0x86>
    177e:	c9 f7       	brne	.-14     	; 0x1772 <__ultoa_invert+0x5c>
    1780:	f6 cf       	rjmp	.-20     	; 0x176e <__ultoa_invert+0x58>
    1782:	46 2f       	mov	r20, r22
    1784:	4f 70       	andi	r20, 0x0F	; 15
    1786:	40 5d       	subi	r20, 0xD0	; 208
    1788:	4a 33       	cpi	r20, 0x3A	; 58
    178a:	18 f0       	brcs	.+6      	; 0x1792 <__ultoa_invert+0x7c>
    178c:	49 5d       	subi	r20, 0xD9	; 217
    178e:	31 fd       	sbrc	r19, 1
    1790:	40 52       	subi	r20, 0x20	; 32
    1792:	41 93       	st	Z+, r20
    1794:	02 d0       	rcall	.+4      	; 0x179a <__ultoa_invert+0x84>
    1796:	a9 f7       	brne	.-22     	; 0x1782 <__ultoa_invert+0x6c>
    1798:	ea cf       	rjmp	.-44     	; 0x176e <__ultoa_invert+0x58>
    179a:	b4 e0       	ldi	r27, 0x04	; 4
    179c:	a6 95       	lsr	r26
    179e:	97 95       	ror	r25
    17a0:	87 95       	ror	r24
    17a2:	77 95       	ror	r23
    17a4:	67 95       	ror	r22
    17a6:	ba 95       	dec	r27
    17a8:	c9 f7       	brne	.-14     	; 0x179c <__ultoa_invert+0x86>
    17aa:	00 97       	sbiw	r24, 0x00	; 0
    17ac:	61 05       	cpc	r22, r1
    17ae:	71 05       	cpc	r23, r1
    17b0:	08 95       	ret
    17b2:	9b 01       	movw	r18, r22
    17b4:	ac 01       	movw	r20, r24
    17b6:	0a 2e       	mov	r0, r26
    17b8:	06 94       	lsr	r0
    17ba:	57 95       	ror	r21
    17bc:	47 95       	ror	r20
    17be:	37 95       	ror	r19
    17c0:	27 95       	ror	r18
    17c2:	ba 95       	dec	r27
    17c4:	c9 f7       	brne	.-14     	; 0x17b8 <__ultoa_invert+0xa2>
    17c6:	62 0f       	add	r22, r18
    17c8:	73 1f       	adc	r23, r19
    17ca:	84 1f       	adc	r24, r20
    17cc:	95 1f       	adc	r25, r21
    17ce:	a0 1d       	adc	r26, r0
    17d0:	08 95       	ret

000017d2 <_exit>:
    17d2:	f8 94       	cli

000017d4 <__stop_program>:
    17d4:	ff cf       	rjmp	.-2      	; 0x17d4 <__stop_program>
