// Seed: 1289504164
module module_0 ();
  wire id_1;
  reg [1 'b0 : -1] id_2;
  always id_2 = -1;
  wire [1 : 1] id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input wor id_9,
    input tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    input wand id_13,
    output uwire id_14,
    input wand id_15
);
  module_0 modCall_1 ();
  wire id_17;
  ;
endmodule
