DECL|ACR|member|__IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_COMMON|macro|ADC1_COMMON
DECL|ADC1_COMP_IRQn|enumerator|ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */
DECL|ADC1|macro|ADC1
DECL|ADC_BASE|macro|ADC_BASE
DECL|ADC_CALFACT_CALFACT_Msk|macro|ADC_CALFACT_CALFACT_Msk
DECL|ADC_CALFACT_CALFACT_Pos|macro|ADC_CALFACT_CALFACT_Pos
DECL|ADC_CALFACT_CALFACT|macro|ADC_CALFACT_CALFACT
DECL|ADC_CCR_LFMEN_Msk|macro|ADC_CCR_LFMEN_Msk
DECL|ADC_CCR_LFMEN_Pos|macro|ADC_CCR_LFMEN_Pos
DECL|ADC_CCR_LFMEN|macro|ADC_CCR_LFMEN
DECL|ADC_CCR_PRESC_0|macro|ADC_CCR_PRESC_0
DECL|ADC_CCR_PRESC_1|macro|ADC_CCR_PRESC_1
DECL|ADC_CCR_PRESC_2|macro|ADC_CCR_PRESC_2
DECL|ADC_CCR_PRESC_3|macro|ADC_CCR_PRESC_3
DECL|ADC_CCR_PRESC_Msk|macro|ADC_CCR_PRESC_Msk
DECL|ADC_CCR_PRESC_Pos|macro|ADC_CCR_PRESC_Pos
DECL|ADC_CCR_PRESC|macro|ADC_CCR_PRESC
DECL|ADC_CCR_TSEN_Msk|macro|ADC_CCR_TSEN_Msk
DECL|ADC_CCR_TSEN_Pos|macro|ADC_CCR_TSEN_Pos
DECL|ADC_CCR_TSEN|macro|ADC_CCR_TSEN
DECL|ADC_CCR_VREFEN_Msk|macro|ADC_CCR_VREFEN_Msk
DECL|ADC_CCR_VREFEN_Pos|macro|ADC_CCR_VREFEN_Pos
DECL|ADC_CCR_VREFEN|macro|ADC_CCR_VREFEN
DECL|ADC_CFGR1_ALIGN_Msk|macro|ADC_CFGR1_ALIGN_Msk
DECL|ADC_CFGR1_ALIGN_Pos|macro|ADC_CFGR1_ALIGN_Pos
DECL|ADC_CFGR1_ALIGN|macro|ADC_CFGR1_ALIGN
DECL|ADC_CFGR1_AUTDLY|macro|ADC_CFGR1_AUTDLY
DECL|ADC_CFGR1_AUTOFF_Msk|macro|ADC_CFGR1_AUTOFF_Msk
DECL|ADC_CFGR1_AUTOFF_Pos|macro|ADC_CFGR1_AUTOFF_Pos
DECL|ADC_CFGR1_AUTOFF|macro|ADC_CFGR1_AUTOFF
DECL|ADC_CFGR1_AWDCH_0|macro|ADC_CFGR1_AWDCH_0
DECL|ADC_CFGR1_AWDCH_1|macro|ADC_CFGR1_AWDCH_1
DECL|ADC_CFGR1_AWDCH_2|macro|ADC_CFGR1_AWDCH_2
DECL|ADC_CFGR1_AWDCH_3|macro|ADC_CFGR1_AWDCH_3
DECL|ADC_CFGR1_AWDCH_4|macro|ADC_CFGR1_AWDCH_4
DECL|ADC_CFGR1_AWDCH_Msk|macro|ADC_CFGR1_AWDCH_Msk
DECL|ADC_CFGR1_AWDCH_Pos|macro|ADC_CFGR1_AWDCH_Pos
DECL|ADC_CFGR1_AWDCH|macro|ADC_CFGR1_AWDCH
DECL|ADC_CFGR1_AWDEN_Msk|macro|ADC_CFGR1_AWDEN_Msk
DECL|ADC_CFGR1_AWDEN_Pos|macro|ADC_CFGR1_AWDEN_Pos
DECL|ADC_CFGR1_AWDEN|macro|ADC_CFGR1_AWDEN
DECL|ADC_CFGR1_AWDSGL_Msk|macro|ADC_CFGR1_AWDSGL_Msk
DECL|ADC_CFGR1_AWDSGL_Pos|macro|ADC_CFGR1_AWDSGL_Pos
DECL|ADC_CFGR1_AWDSGL|macro|ADC_CFGR1_AWDSGL
DECL|ADC_CFGR1_CONT_Msk|macro|ADC_CFGR1_CONT_Msk
DECL|ADC_CFGR1_CONT_Pos|macro|ADC_CFGR1_CONT_Pos
DECL|ADC_CFGR1_CONT|macro|ADC_CFGR1_CONT
DECL|ADC_CFGR1_DISCEN_Msk|macro|ADC_CFGR1_DISCEN_Msk
DECL|ADC_CFGR1_DISCEN_Pos|macro|ADC_CFGR1_DISCEN_Pos
DECL|ADC_CFGR1_DISCEN|macro|ADC_CFGR1_DISCEN
DECL|ADC_CFGR1_DMACFG_Msk|macro|ADC_CFGR1_DMACFG_Msk
DECL|ADC_CFGR1_DMACFG_Pos|macro|ADC_CFGR1_DMACFG_Pos
DECL|ADC_CFGR1_DMACFG|macro|ADC_CFGR1_DMACFG
DECL|ADC_CFGR1_DMAEN_Msk|macro|ADC_CFGR1_DMAEN_Msk
DECL|ADC_CFGR1_DMAEN_Pos|macro|ADC_CFGR1_DMAEN_Pos
DECL|ADC_CFGR1_DMAEN|macro|ADC_CFGR1_DMAEN
DECL|ADC_CFGR1_EXTEN_0|macro|ADC_CFGR1_EXTEN_0
DECL|ADC_CFGR1_EXTEN_1|macro|ADC_CFGR1_EXTEN_1
DECL|ADC_CFGR1_EXTEN_Msk|macro|ADC_CFGR1_EXTEN_Msk
DECL|ADC_CFGR1_EXTEN_Pos|macro|ADC_CFGR1_EXTEN_Pos
DECL|ADC_CFGR1_EXTEN|macro|ADC_CFGR1_EXTEN
DECL|ADC_CFGR1_EXTSEL_0|macro|ADC_CFGR1_EXTSEL_0
DECL|ADC_CFGR1_EXTSEL_1|macro|ADC_CFGR1_EXTSEL_1
DECL|ADC_CFGR1_EXTSEL_2|macro|ADC_CFGR1_EXTSEL_2
DECL|ADC_CFGR1_EXTSEL_Msk|macro|ADC_CFGR1_EXTSEL_Msk
DECL|ADC_CFGR1_EXTSEL_Pos|macro|ADC_CFGR1_EXTSEL_Pos
DECL|ADC_CFGR1_EXTSEL|macro|ADC_CFGR1_EXTSEL
DECL|ADC_CFGR1_OVRMOD_Msk|macro|ADC_CFGR1_OVRMOD_Msk
DECL|ADC_CFGR1_OVRMOD_Pos|macro|ADC_CFGR1_OVRMOD_Pos
DECL|ADC_CFGR1_OVRMOD|macro|ADC_CFGR1_OVRMOD
DECL|ADC_CFGR1_RES_0|macro|ADC_CFGR1_RES_0
DECL|ADC_CFGR1_RES_1|macro|ADC_CFGR1_RES_1
DECL|ADC_CFGR1_RES_Msk|macro|ADC_CFGR1_RES_Msk
DECL|ADC_CFGR1_RES_Pos|macro|ADC_CFGR1_RES_Pos
DECL|ADC_CFGR1_RES|macro|ADC_CFGR1_RES
DECL|ADC_CFGR1_SCANDIR_Msk|macro|ADC_CFGR1_SCANDIR_Msk
DECL|ADC_CFGR1_SCANDIR_Pos|macro|ADC_CFGR1_SCANDIR_Pos
DECL|ADC_CFGR1_SCANDIR|macro|ADC_CFGR1_SCANDIR
DECL|ADC_CFGR1_WAIT_Msk|macro|ADC_CFGR1_WAIT_Msk
DECL|ADC_CFGR1_WAIT_Pos|macro|ADC_CFGR1_WAIT_Pos
DECL|ADC_CFGR1_WAIT|macro|ADC_CFGR1_WAIT
DECL|ADC_CFGR2_CKMODE_0|macro|ADC_CFGR2_CKMODE_0
DECL|ADC_CFGR2_CKMODE_1|macro|ADC_CFGR2_CKMODE_1
DECL|ADC_CFGR2_CKMODE_Msk|macro|ADC_CFGR2_CKMODE_Msk
DECL|ADC_CFGR2_CKMODE_Pos|macro|ADC_CFGR2_CKMODE_Pos
DECL|ADC_CFGR2_CKMODE|macro|ADC_CFGR2_CKMODE
DECL|ADC_CFGR2_OVSE_Msk|macro|ADC_CFGR2_OVSE_Msk
DECL|ADC_CFGR2_OVSE_Pos|macro|ADC_CFGR2_OVSE_Pos
DECL|ADC_CFGR2_OVSE|macro|ADC_CFGR2_OVSE
DECL|ADC_CFGR2_OVSR_0|macro|ADC_CFGR2_OVSR_0
DECL|ADC_CFGR2_OVSR_1|macro|ADC_CFGR2_OVSR_1
DECL|ADC_CFGR2_OVSR_2|macro|ADC_CFGR2_OVSR_2
DECL|ADC_CFGR2_OVSR_Msk|macro|ADC_CFGR2_OVSR_Msk
DECL|ADC_CFGR2_OVSR_Pos|macro|ADC_CFGR2_OVSR_Pos
DECL|ADC_CFGR2_OVSR|macro|ADC_CFGR2_OVSR
DECL|ADC_CFGR2_OVSS_0|macro|ADC_CFGR2_OVSS_0
DECL|ADC_CFGR2_OVSS_1|macro|ADC_CFGR2_OVSS_1
DECL|ADC_CFGR2_OVSS_2|macro|ADC_CFGR2_OVSS_2
DECL|ADC_CFGR2_OVSS_3|macro|ADC_CFGR2_OVSS_3
DECL|ADC_CFGR2_OVSS_Msk|macro|ADC_CFGR2_OVSS_Msk
DECL|ADC_CFGR2_OVSS_Pos|macro|ADC_CFGR2_OVSS_Pos
DECL|ADC_CFGR2_OVSS|macro|ADC_CFGR2_OVSS
DECL|ADC_CFGR2_TOVS_Msk|macro|ADC_CFGR2_TOVS_Msk
DECL|ADC_CFGR2_TOVS_Pos|macro|ADC_CFGR2_TOVS_Pos
DECL|ADC_CFGR2_TOVS|macro|ADC_CFGR2_TOVS
DECL|ADC_CHSELR_CHSEL0_Msk|macro|ADC_CHSELR_CHSEL0_Msk
DECL|ADC_CHSELR_CHSEL0_Pos|macro|ADC_CHSELR_CHSEL0_Pos
DECL|ADC_CHSELR_CHSEL0|macro|ADC_CHSELR_CHSEL0
DECL|ADC_CHSELR_CHSEL10_Msk|macro|ADC_CHSELR_CHSEL10_Msk
DECL|ADC_CHSELR_CHSEL10_Pos|macro|ADC_CHSELR_CHSEL10_Pos
DECL|ADC_CHSELR_CHSEL10|macro|ADC_CHSELR_CHSEL10
DECL|ADC_CHSELR_CHSEL11_Msk|macro|ADC_CHSELR_CHSEL11_Msk
DECL|ADC_CHSELR_CHSEL11_Pos|macro|ADC_CHSELR_CHSEL11_Pos
DECL|ADC_CHSELR_CHSEL11|macro|ADC_CHSELR_CHSEL11
DECL|ADC_CHSELR_CHSEL12_Msk|macro|ADC_CHSELR_CHSEL12_Msk
DECL|ADC_CHSELR_CHSEL12_Pos|macro|ADC_CHSELR_CHSEL12_Pos
DECL|ADC_CHSELR_CHSEL12|macro|ADC_CHSELR_CHSEL12
DECL|ADC_CHSELR_CHSEL13_Msk|macro|ADC_CHSELR_CHSEL13_Msk
DECL|ADC_CHSELR_CHSEL13_Pos|macro|ADC_CHSELR_CHSEL13_Pos
DECL|ADC_CHSELR_CHSEL13|macro|ADC_CHSELR_CHSEL13
DECL|ADC_CHSELR_CHSEL14_Msk|macro|ADC_CHSELR_CHSEL14_Msk
DECL|ADC_CHSELR_CHSEL14_Pos|macro|ADC_CHSELR_CHSEL14_Pos
DECL|ADC_CHSELR_CHSEL14|macro|ADC_CHSELR_CHSEL14
DECL|ADC_CHSELR_CHSEL15_Msk|macro|ADC_CHSELR_CHSEL15_Msk
DECL|ADC_CHSELR_CHSEL15_Pos|macro|ADC_CHSELR_CHSEL15_Pos
DECL|ADC_CHSELR_CHSEL15|macro|ADC_CHSELR_CHSEL15
DECL|ADC_CHSELR_CHSEL17_Msk|macro|ADC_CHSELR_CHSEL17_Msk
DECL|ADC_CHSELR_CHSEL17_Pos|macro|ADC_CHSELR_CHSEL17_Pos
DECL|ADC_CHSELR_CHSEL17|macro|ADC_CHSELR_CHSEL17
DECL|ADC_CHSELR_CHSEL18_Msk|macro|ADC_CHSELR_CHSEL18_Msk
DECL|ADC_CHSELR_CHSEL18_Pos|macro|ADC_CHSELR_CHSEL18_Pos
DECL|ADC_CHSELR_CHSEL18|macro|ADC_CHSELR_CHSEL18
DECL|ADC_CHSELR_CHSEL1_Msk|macro|ADC_CHSELR_CHSEL1_Msk
DECL|ADC_CHSELR_CHSEL1_Pos|macro|ADC_CHSELR_CHSEL1_Pos
DECL|ADC_CHSELR_CHSEL1|macro|ADC_CHSELR_CHSEL1
DECL|ADC_CHSELR_CHSEL2_Msk|macro|ADC_CHSELR_CHSEL2_Msk
DECL|ADC_CHSELR_CHSEL2_Pos|macro|ADC_CHSELR_CHSEL2_Pos
DECL|ADC_CHSELR_CHSEL2|macro|ADC_CHSELR_CHSEL2
DECL|ADC_CHSELR_CHSEL3_Msk|macro|ADC_CHSELR_CHSEL3_Msk
DECL|ADC_CHSELR_CHSEL3_Pos|macro|ADC_CHSELR_CHSEL3_Pos
DECL|ADC_CHSELR_CHSEL3|macro|ADC_CHSELR_CHSEL3
DECL|ADC_CHSELR_CHSEL4_Msk|macro|ADC_CHSELR_CHSEL4_Msk
DECL|ADC_CHSELR_CHSEL4_Pos|macro|ADC_CHSELR_CHSEL4_Pos
DECL|ADC_CHSELR_CHSEL4|macro|ADC_CHSELR_CHSEL4
DECL|ADC_CHSELR_CHSEL5_Msk|macro|ADC_CHSELR_CHSEL5_Msk
DECL|ADC_CHSELR_CHSEL5_Pos|macro|ADC_CHSELR_CHSEL5_Pos
DECL|ADC_CHSELR_CHSEL5|macro|ADC_CHSELR_CHSEL5
DECL|ADC_CHSELR_CHSEL6_Msk|macro|ADC_CHSELR_CHSEL6_Msk
DECL|ADC_CHSELR_CHSEL6_Pos|macro|ADC_CHSELR_CHSEL6_Pos
DECL|ADC_CHSELR_CHSEL6|macro|ADC_CHSELR_CHSEL6
DECL|ADC_CHSELR_CHSEL7_Msk|macro|ADC_CHSELR_CHSEL7_Msk
DECL|ADC_CHSELR_CHSEL7_Pos|macro|ADC_CHSELR_CHSEL7_Pos
DECL|ADC_CHSELR_CHSEL7|macro|ADC_CHSELR_CHSEL7
DECL|ADC_CHSELR_CHSEL8_Msk|macro|ADC_CHSELR_CHSEL8_Msk
DECL|ADC_CHSELR_CHSEL8_Pos|macro|ADC_CHSELR_CHSEL8_Pos
DECL|ADC_CHSELR_CHSEL8|macro|ADC_CHSELR_CHSEL8
DECL|ADC_CHSELR_CHSEL9_Msk|macro|ADC_CHSELR_CHSEL9_Msk
DECL|ADC_CHSELR_CHSEL9_Pos|macro|ADC_CHSELR_CHSEL9_Pos
DECL|ADC_CHSELR_CHSEL9|macro|ADC_CHSELR_CHSEL9
DECL|ADC_CHSELR_CHSEL_Msk|macro|ADC_CHSELR_CHSEL_Msk
DECL|ADC_CHSELR_CHSEL_Pos|macro|ADC_CHSELR_CHSEL_Pos
DECL|ADC_CHSELR_CHSEL|macro|ADC_CHSELR_CHSEL
DECL|ADC_CR_ADCAL_Msk|macro|ADC_CR_ADCAL_Msk
DECL|ADC_CR_ADCAL_Pos|macro|ADC_CR_ADCAL_Pos
DECL|ADC_CR_ADCAL|macro|ADC_CR_ADCAL
DECL|ADC_CR_ADDIS_Msk|macro|ADC_CR_ADDIS_Msk
DECL|ADC_CR_ADDIS_Pos|macro|ADC_CR_ADDIS_Pos
DECL|ADC_CR_ADDIS|macro|ADC_CR_ADDIS
DECL|ADC_CR_ADEN_Msk|macro|ADC_CR_ADEN_Msk
DECL|ADC_CR_ADEN_Pos|macro|ADC_CR_ADEN_Pos
DECL|ADC_CR_ADEN|macro|ADC_CR_ADEN
DECL|ADC_CR_ADSTART_Msk|macro|ADC_CR_ADSTART_Msk
DECL|ADC_CR_ADSTART_Pos|macro|ADC_CR_ADSTART_Pos
DECL|ADC_CR_ADSTART|macro|ADC_CR_ADSTART
DECL|ADC_CR_ADSTP_Msk|macro|ADC_CR_ADSTP_Msk
DECL|ADC_CR_ADSTP_Pos|macro|ADC_CR_ADSTP_Pos
DECL|ADC_CR_ADSTP|macro|ADC_CR_ADSTP
DECL|ADC_CR_ADVREGEN_Msk|macro|ADC_CR_ADVREGEN_Msk
DECL|ADC_CR_ADVREGEN_Pos|macro|ADC_CR_ADVREGEN_Pos
DECL|ADC_CR_ADVREGEN|macro|ADC_CR_ADVREGEN
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DR_DATA_Msk|macro|ADC_DR_DATA_Msk
DECL|ADC_DR_DATA_Pos|macro|ADC_DR_DATA_Pos
DECL|ADC_DR_DATA|macro|ADC_DR_DATA
DECL|ADC_IER_ADRDYIE_Msk|macro|ADC_IER_ADRDYIE_Msk
DECL|ADC_IER_ADRDYIE_Pos|macro|ADC_IER_ADRDYIE_Pos
DECL|ADC_IER_ADRDYIE|macro|ADC_IER_ADRDYIE
DECL|ADC_IER_AWDIE_Msk|macro|ADC_IER_AWDIE_Msk
DECL|ADC_IER_AWDIE_Pos|macro|ADC_IER_AWDIE_Pos
DECL|ADC_IER_AWDIE|macro|ADC_IER_AWDIE
DECL|ADC_IER_EOCALIE_Msk|macro|ADC_IER_EOCALIE_Msk
DECL|ADC_IER_EOCALIE_Pos|macro|ADC_IER_EOCALIE_Pos
DECL|ADC_IER_EOCALIE|macro|ADC_IER_EOCALIE
DECL|ADC_IER_EOCIE_Msk|macro|ADC_IER_EOCIE_Msk
DECL|ADC_IER_EOCIE_Pos|macro|ADC_IER_EOCIE_Pos
DECL|ADC_IER_EOCIE|macro|ADC_IER_EOCIE
DECL|ADC_IER_EOSEQIE_Msk|macro|ADC_IER_EOSEQIE_Msk
DECL|ADC_IER_EOSEQIE_Pos|macro|ADC_IER_EOSEQIE_Pos
DECL|ADC_IER_EOSEQIE|macro|ADC_IER_EOSEQIE
DECL|ADC_IER_EOSIE|macro|ADC_IER_EOSIE
DECL|ADC_IER_EOSMPIE_Msk|macro|ADC_IER_EOSMPIE_Msk
DECL|ADC_IER_EOSMPIE_Pos|macro|ADC_IER_EOSMPIE_Pos
DECL|ADC_IER_EOSMPIE|macro|ADC_IER_EOSMPIE
DECL|ADC_IER_OVRIE_Msk|macro|ADC_IER_OVRIE_Msk
DECL|ADC_IER_OVRIE_Pos|macro|ADC_IER_OVRIE_Pos
DECL|ADC_IER_OVRIE|macro|ADC_IER_OVRIE
DECL|ADC_ISR_ADRDY_Msk|macro|ADC_ISR_ADRDY_Msk
DECL|ADC_ISR_ADRDY_Pos|macro|ADC_ISR_ADRDY_Pos
DECL|ADC_ISR_ADRDY|macro|ADC_ISR_ADRDY
DECL|ADC_ISR_AWD_Msk|macro|ADC_ISR_AWD_Msk
DECL|ADC_ISR_AWD_Pos|macro|ADC_ISR_AWD_Pos
DECL|ADC_ISR_AWD|macro|ADC_ISR_AWD
DECL|ADC_ISR_EOCAL_Msk|macro|ADC_ISR_EOCAL_Msk
DECL|ADC_ISR_EOCAL_Pos|macro|ADC_ISR_EOCAL_Pos
DECL|ADC_ISR_EOCAL|macro|ADC_ISR_EOCAL
DECL|ADC_ISR_EOC_Msk|macro|ADC_ISR_EOC_Msk
DECL|ADC_ISR_EOC_Pos|macro|ADC_ISR_EOC_Pos
DECL|ADC_ISR_EOC|macro|ADC_ISR_EOC
DECL|ADC_ISR_EOSEQ_Msk|macro|ADC_ISR_EOSEQ_Msk
DECL|ADC_ISR_EOSEQ_Pos|macro|ADC_ISR_EOSEQ_Pos
DECL|ADC_ISR_EOSEQ|macro|ADC_ISR_EOSEQ
DECL|ADC_ISR_EOSMP_Msk|macro|ADC_ISR_EOSMP_Msk
DECL|ADC_ISR_EOSMP_Pos|macro|ADC_ISR_EOSMP_Pos
DECL|ADC_ISR_EOSMP|macro|ADC_ISR_EOSMP
DECL|ADC_ISR_EOS|macro|ADC_ISR_EOS
DECL|ADC_ISR_OVR_Msk|macro|ADC_ISR_OVR_Msk
DECL|ADC_ISR_OVR_Pos|macro|ADC_ISR_OVR_Pos
DECL|ADC_ISR_OVR|macro|ADC_ISR_OVR
DECL|ADC_SMPR_SMPR_0|macro|ADC_SMPR_SMPR_0
DECL|ADC_SMPR_SMPR_1|macro|ADC_SMPR_SMPR_1
DECL|ADC_SMPR_SMPR_2|macro|ADC_SMPR_SMPR_2
DECL|ADC_SMPR_SMPR|macro|ADC_SMPR_SMPR
DECL|ADC_SMPR_SMP_0|macro|ADC_SMPR_SMP_0
DECL|ADC_SMPR_SMP_1|macro|ADC_SMPR_SMP_1
DECL|ADC_SMPR_SMP_2|macro|ADC_SMPR_SMP_2
DECL|ADC_SMPR_SMP_Msk|macro|ADC_SMPR_SMP_Msk
DECL|ADC_SMPR_SMP_Pos|macro|ADC_SMPR_SMP_Pos
DECL|ADC_SMPR_SMP|macro|ADC_SMPR_SMP
DECL|ADC_TR_HT_Msk|macro|ADC_TR_HT_Msk
DECL|ADC_TR_HT_Pos|macro|ADC_TR_HT_Pos
DECL|ADC_TR_HT|macro|ADC_TR_HT
DECL|ADC_TR_LT_Msk|macro|ADC_TR_LT_Msk
DECL|ADC_TR_LT_Pos|macro|ADC_TR_LT_Pos
DECL|ADC_TR_LT|macro|ADC_TR_LT
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|ADC|macro|ADC
DECL|AES_BASE|macro|AES_BASE
DECL|AES_CR_CCFC_Msk|macro|AES_CR_CCFC_Msk
DECL|AES_CR_CCFC_Pos|macro|AES_CR_CCFC_Pos
DECL|AES_CR_CCFC|macro|AES_CR_CCFC
DECL|AES_CR_CCIE_Msk|macro|AES_CR_CCIE_Msk
DECL|AES_CR_CCIE_Pos|macro|AES_CR_CCIE_Pos
DECL|AES_CR_CCIE|macro|AES_CR_CCIE
DECL|AES_CR_CHMOD_0|macro|AES_CR_CHMOD_0
DECL|AES_CR_CHMOD_1|macro|AES_CR_CHMOD_1
DECL|AES_CR_CHMOD_Msk|macro|AES_CR_CHMOD_Msk
DECL|AES_CR_CHMOD_Pos|macro|AES_CR_CHMOD_Pos
DECL|AES_CR_CHMOD|macro|AES_CR_CHMOD
DECL|AES_CR_DATATYPE_0|macro|AES_CR_DATATYPE_0
DECL|AES_CR_DATATYPE_1|macro|AES_CR_DATATYPE_1
DECL|AES_CR_DATATYPE_Msk|macro|AES_CR_DATATYPE_Msk
DECL|AES_CR_DATATYPE_Pos|macro|AES_CR_DATATYPE_Pos
DECL|AES_CR_DATATYPE|macro|AES_CR_DATATYPE
DECL|AES_CR_DMAINEN_Msk|macro|AES_CR_DMAINEN_Msk
DECL|AES_CR_DMAINEN_Pos|macro|AES_CR_DMAINEN_Pos
DECL|AES_CR_DMAINEN|macro|AES_CR_DMAINEN
DECL|AES_CR_DMAOUTEN_Msk|macro|AES_CR_DMAOUTEN_Msk
DECL|AES_CR_DMAOUTEN_Pos|macro|AES_CR_DMAOUTEN_Pos
DECL|AES_CR_DMAOUTEN|macro|AES_CR_DMAOUTEN
DECL|AES_CR_EN_Msk|macro|AES_CR_EN_Msk
DECL|AES_CR_EN_Pos|macro|AES_CR_EN_Pos
DECL|AES_CR_EN|macro|AES_CR_EN
DECL|AES_CR_ERRC_Msk|macro|AES_CR_ERRC_Msk
DECL|AES_CR_ERRC_Pos|macro|AES_CR_ERRC_Pos
DECL|AES_CR_ERRC|macro|AES_CR_ERRC
DECL|AES_CR_ERRIE_Msk|macro|AES_CR_ERRIE_Msk
DECL|AES_CR_ERRIE_Pos|macro|AES_CR_ERRIE_Pos
DECL|AES_CR_ERRIE|macro|AES_CR_ERRIE
DECL|AES_CR_MODE_0|macro|AES_CR_MODE_0
DECL|AES_CR_MODE_1|macro|AES_CR_MODE_1
DECL|AES_CR_MODE_Msk|macro|AES_CR_MODE_Msk
DECL|AES_CR_MODE_Pos|macro|AES_CR_MODE_Pos
DECL|AES_CR_MODE|macro|AES_CR_MODE
DECL|AES_DINR_Msk|macro|AES_DINR_Msk
DECL|AES_DINR_Pos|macro|AES_DINR_Pos
DECL|AES_DINR|macro|AES_DINR
DECL|AES_DOUTR_Msk|macro|AES_DOUTR_Msk
DECL|AES_DOUTR_Pos|macro|AES_DOUTR_Pos
DECL|AES_DOUTR|macro|AES_DOUTR
DECL|AES_IVR0_Msk|macro|AES_IVR0_Msk
DECL|AES_IVR0_Pos|macro|AES_IVR0_Pos
DECL|AES_IVR0|macro|AES_IVR0
DECL|AES_IVR1_Msk|macro|AES_IVR1_Msk
DECL|AES_IVR1_Pos|macro|AES_IVR1_Pos
DECL|AES_IVR1|macro|AES_IVR1
DECL|AES_IVR2_Msk|macro|AES_IVR2_Msk
DECL|AES_IVR2_Pos|macro|AES_IVR2_Pos
DECL|AES_IVR2|macro|AES_IVR2
DECL|AES_IVR3_Msk|macro|AES_IVR3_Msk
DECL|AES_IVR3_Pos|macro|AES_IVR3_Pos
DECL|AES_IVR3|macro|AES_IVR3
DECL|AES_KEYR0_Msk|macro|AES_KEYR0_Msk
DECL|AES_KEYR0_Pos|macro|AES_KEYR0_Pos
DECL|AES_KEYR0|macro|AES_KEYR0
DECL|AES_KEYR1_Msk|macro|AES_KEYR1_Msk
DECL|AES_KEYR1_Pos|macro|AES_KEYR1_Pos
DECL|AES_KEYR1|macro|AES_KEYR1
DECL|AES_KEYR2_Msk|macro|AES_KEYR2_Msk
DECL|AES_KEYR2_Pos|macro|AES_KEYR2_Pos
DECL|AES_KEYR2|macro|AES_KEYR2
DECL|AES_KEYR3_Msk|macro|AES_KEYR3_Msk
DECL|AES_KEYR3_Pos|macro|AES_KEYR3_Pos
DECL|AES_KEYR3|macro|AES_KEYR3
DECL|AES_LPUART1_IRQHandler|macro|AES_LPUART1_IRQHandler
DECL|AES_LPUART1_IRQn|macro|AES_LPUART1_IRQn
DECL|AES_RNG_LPUART1_IRQn|enumerator|AES_RNG_LPUART1_IRQn = 29, /*!< AES and RNG and LPUART1 Interrupts */
DECL|AES_SR_CCF_Msk|macro|AES_SR_CCF_Msk
DECL|AES_SR_CCF_Pos|macro|AES_SR_CCF_Pos
DECL|AES_SR_CCF|macro|AES_SR_CCF
DECL|AES_SR_RDERR_Msk|macro|AES_SR_RDERR_Msk
DECL|AES_SR_RDERR_Pos|macro|AES_SR_RDERR_Pos
DECL|AES_SR_RDERR|macro|AES_SR_RDERR
DECL|AES_SR_WRERR_Msk|macro|AES_SR_WRERR_Msk
DECL|AES_SR_WRERR_Pos|macro|AES_SR_WRERR_Pos
DECL|AES_SR_WRERR|macro|AES_SR_WRERR
DECL|AES_TypeDef|typedef|} AES_TypeDef;
DECL|AES|macro|AES
DECL|AFR|member|__IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */
DECL|AHBENR|member|__IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */
DECL|AHBPERIPH_BASE|macro|AHBPERIPH_BASE
DECL|AHBRSTR|member|__IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */
DECL|AHBSMENR|member|__IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */
DECL|ALRMAR|member|__IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
DECL|ALRMASSR|member|__IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
DECL|ALRMBR|member|__IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
DECL|ALRMBSSR|member|__IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
DECL|APB1ENR|member|__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */
DECL|APB1FZ|member|__IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
DECL|APB1RSTR|member|__IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */
DECL|APB1SMENR|member|__IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */
DECL|APB2ENR|member|__IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */
DECL|APB2FZ|member|__IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
DECL|APB2SMENR|member|__IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */
DECL|APBPERIPH_BASE|macro|APBPERIPH_BASE
DECL|ARR|member|__IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|BCDR|member|__IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */
DECL|BKP0R|member|__IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */
DECL|BKP1R|member|__IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
DECL|BKP2R|member|__IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
DECL|BKP3R|member|__IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
DECL|BKP4R|member|__IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
DECL|BRR|member|__IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
DECL|BSRR|member|__IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */
DECL|BTABLE|member|__IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
DECL|CALFACT|member|__IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */
DECL|CALR|member|__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCIPR|member|__IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR|member|__IO uint32_t CCR;
DECL|CCR|member|__IO uint32_t CCR; /*!< DMA channel x configuration register */
DECL|CFGR1|member|__IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */
DECL|CFGR1|member|__IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */
DECL|CFGR3|member|__IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CHSELR|member|__IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */
DECL|CICR|member|__IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */
DECL|CIER|member|__IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */
DECL|CIFR|member|__IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */
DECL|CMAR|member|__IO uint32_t CMAR; /*!< DMA channel x memory address register */
DECL|CMP|member|__IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */
DECL|CNDTR|member|__IO uint32_t CNDTR; /*!< DMA channel x number of data register */
DECL|CNTR|member|__IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
DECL|CNT|member|__IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|COMP12_COMMON|macro|COMP12_COMMON
DECL|COMP1_BASE|macro|COMP1_BASE
DECL|COMP1|macro|COMP1
DECL|COMP2_BASE|macro|COMP2_BASE
DECL|COMP2|macro|COMP2
DECL|COMP_CSR_COMP1EN_Msk|macro|COMP_CSR_COMP1EN_Msk
DECL|COMP_CSR_COMP1EN_Pos|macro|COMP_CSR_COMP1EN_Pos
DECL|COMP_CSR_COMP1EN|macro|COMP_CSR_COMP1EN
DECL|COMP_CSR_COMP1INNSEL_0|macro|COMP_CSR_COMP1INNSEL_0
DECL|COMP_CSR_COMP1INNSEL_1|macro|COMP_CSR_COMP1INNSEL_1
DECL|COMP_CSR_COMP1INNSEL_Msk|macro|COMP_CSR_COMP1INNSEL_Msk
DECL|COMP_CSR_COMP1INNSEL_Pos|macro|COMP_CSR_COMP1INNSEL_Pos
DECL|COMP_CSR_COMP1INNSEL|macro|COMP_CSR_COMP1INNSEL
DECL|COMP_CSR_COMP1LOCK_Msk|macro|COMP_CSR_COMP1LOCK_Msk
DECL|COMP_CSR_COMP1LOCK_Pos|macro|COMP_CSR_COMP1LOCK_Pos
DECL|COMP_CSR_COMP1LOCK|macro|COMP_CSR_COMP1LOCK
DECL|COMP_CSR_COMP1LPTIM1IN1_Msk|macro|COMP_CSR_COMP1LPTIM1IN1_Msk
DECL|COMP_CSR_COMP1LPTIM1IN1_Pos|macro|COMP_CSR_COMP1LPTIM1IN1_Pos
DECL|COMP_CSR_COMP1LPTIM1IN1|macro|COMP_CSR_COMP1LPTIM1IN1
DECL|COMP_CSR_COMP1POLARITY_Msk|macro|COMP_CSR_COMP1POLARITY_Msk
DECL|COMP_CSR_COMP1POLARITY_Pos|macro|COMP_CSR_COMP1POLARITY_Pos
DECL|COMP_CSR_COMP1POLARITY|macro|COMP_CSR_COMP1POLARITY
DECL|COMP_CSR_COMP1VALUE_Msk|macro|COMP_CSR_COMP1VALUE_Msk
DECL|COMP_CSR_COMP1VALUE_Pos|macro|COMP_CSR_COMP1VALUE_Pos
DECL|COMP_CSR_COMP1VALUE|macro|COMP_CSR_COMP1VALUE
DECL|COMP_CSR_COMP1WM_Msk|macro|COMP_CSR_COMP1WM_Msk
DECL|COMP_CSR_COMP1WM_Pos|macro|COMP_CSR_COMP1WM_Pos
DECL|COMP_CSR_COMP1WM|macro|COMP_CSR_COMP1WM
DECL|COMP_CSR_COMP2EN_Msk|macro|COMP_CSR_COMP2EN_Msk
DECL|COMP_CSR_COMP2EN_Pos|macro|COMP_CSR_COMP2EN_Pos
DECL|COMP_CSR_COMP2EN|macro|COMP_CSR_COMP2EN
DECL|COMP_CSR_COMP2INNSEL_0|macro|COMP_CSR_COMP2INNSEL_0
DECL|COMP_CSR_COMP2INNSEL_1|macro|COMP_CSR_COMP2INNSEL_1
DECL|COMP_CSR_COMP2INNSEL_2|macro|COMP_CSR_COMP2INNSEL_2
DECL|COMP_CSR_COMP2INNSEL_Msk|macro|COMP_CSR_COMP2INNSEL_Msk
DECL|COMP_CSR_COMP2INNSEL_Pos|macro|COMP_CSR_COMP2INNSEL_Pos
DECL|COMP_CSR_COMP2INNSEL|macro|COMP_CSR_COMP2INNSEL
DECL|COMP_CSR_COMP2INPSEL_0|macro|COMP_CSR_COMP2INPSEL_0
DECL|COMP_CSR_COMP2INPSEL_1|macro|COMP_CSR_COMP2INPSEL_1
DECL|COMP_CSR_COMP2INPSEL_2|macro|COMP_CSR_COMP2INPSEL_2
DECL|COMP_CSR_COMP2INPSEL_Msk|macro|COMP_CSR_COMP2INPSEL_Msk
DECL|COMP_CSR_COMP2INPSEL_Pos|macro|COMP_CSR_COMP2INPSEL_Pos
DECL|COMP_CSR_COMP2INPSEL|macro|COMP_CSR_COMP2INPSEL
DECL|COMP_CSR_COMP2LOCK_Msk|macro|COMP_CSR_COMP2LOCK_Msk
DECL|COMP_CSR_COMP2LOCK_Pos|macro|COMP_CSR_COMP2LOCK_Pos
DECL|COMP_CSR_COMP2LOCK|macro|COMP_CSR_COMP2LOCK
DECL|COMP_CSR_COMP2LPTIM1IN1_Msk|macro|COMP_CSR_COMP2LPTIM1IN1_Msk
DECL|COMP_CSR_COMP2LPTIM1IN1_Pos|macro|COMP_CSR_COMP2LPTIM1IN1_Pos
DECL|COMP_CSR_COMP2LPTIM1IN1|macro|COMP_CSR_COMP2LPTIM1IN1
DECL|COMP_CSR_COMP2LPTIM1IN2_Msk|macro|COMP_CSR_COMP2LPTIM1IN2_Msk
DECL|COMP_CSR_COMP2LPTIM1IN2_Pos|macro|COMP_CSR_COMP2LPTIM1IN2_Pos
DECL|COMP_CSR_COMP2LPTIM1IN2|macro|COMP_CSR_COMP2LPTIM1IN2
DECL|COMP_CSR_COMP2POLARITY_Msk|macro|COMP_CSR_COMP2POLARITY_Msk
DECL|COMP_CSR_COMP2POLARITY_Pos|macro|COMP_CSR_COMP2POLARITY_Pos
DECL|COMP_CSR_COMP2POLARITY|macro|COMP_CSR_COMP2POLARITY
DECL|COMP_CSR_COMP2SPEED_Msk|macro|COMP_CSR_COMP2SPEED_Msk
DECL|COMP_CSR_COMP2SPEED_Pos|macro|COMP_CSR_COMP2SPEED_Pos
DECL|COMP_CSR_COMP2SPEED|macro|COMP_CSR_COMP2SPEED
DECL|COMP_CSR_COMP2VALUE_Msk|macro|COMP_CSR_COMP2VALUE_Msk
DECL|COMP_CSR_COMP2VALUE_Pos|macro|COMP_CSR_COMP2VALUE_Pos
DECL|COMP_CSR_COMP2VALUE|macro|COMP_CSR_COMP2VALUE
DECL|COMP_CSR_COMPxEN_Msk|macro|COMP_CSR_COMPxEN_Msk
DECL|COMP_CSR_COMPxEN_Pos|macro|COMP_CSR_COMPxEN_Pos
DECL|COMP_CSR_COMPxEN|macro|COMP_CSR_COMPxEN
DECL|COMP_CSR_COMPxLOCK_Msk|macro|COMP_CSR_COMPxLOCK_Msk
DECL|COMP_CSR_COMPxLOCK_Pos|macro|COMP_CSR_COMPxLOCK_Pos
DECL|COMP_CSR_COMPxLOCK|macro|COMP_CSR_COMPxLOCK
DECL|COMP_CSR_COMPxOUTVALUE_Msk|macro|COMP_CSR_COMPxOUTVALUE_Msk
DECL|COMP_CSR_COMPxOUTVALUE_Pos|macro|COMP_CSR_COMPxOUTVALUE_Pos
DECL|COMP_CSR_COMPxOUTVALUE|macro|COMP_CSR_COMPxOUTVALUE
DECL|COMP_CSR_COMPxPOLARITY_Msk|macro|COMP_CSR_COMPxPOLARITY_Msk
DECL|COMP_CSR_COMPxPOLARITY_Pos|macro|COMP_CSR_COMPxPOLARITY_Pos
DECL|COMP_CSR_COMPxPOLARITY|macro|COMP_CSR_COMPxPOLARITY
DECL|COMP_CSR_WINMODE|macro|COMP_CSR_WINMODE
DECL|COMP_Common_TypeDef|typedef|} COMP_Common_TypeDef;
DECL|COMP_TypeDef|typedef|} COMP_TypeDef;
DECL|CPAR|member|__IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
DECL|CR1|member|__IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
DECL|CR2|member|__IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
DECL|CRCPR|member|__IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_POLYSIZE_0|macro|CRC_CR_POLYSIZE_0
DECL|CRC_CR_POLYSIZE_1|macro|CRC_CR_POLYSIZE_1
DECL|CRC_CR_POLYSIZE_Msk|macro|CRC_CR_POLYSIZE_Msk
DECL|CRC_CR_POLYSIZE_Pos|macro|CRC_CR_POLYSIZE_Pos
DECL|CRC_CR_POLYSIZE|macro|CRC_CR_POLYSIZE
DECL|CRC_CR_RESET_Msk|macro|CRC_CR_RESET_Msk
DECL|CRC_CR_RESET_Pos|macro|CRC_CR_RESET_Pos
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_CR_REV_IN_0|macro|CRC_CR_REV_IN_0
DECL|CRC_CR_REV_IN_1|macro|CRC_CR_REV_IN_1
DECL|CRC_CR_REV_IN_Msk|macro|CRC_CR_REV_IN_Msk
DECL|CRC_CR_REV_IN_Pos|macro|CRC_CR_REV_IN_Pos
DECL|CRC_CR_REV_IN|macro|CRC_CR_REV_IN
DECL|CRC_CR_REV_OUT_Msk|macro|CRC_CR_REV_OUT_Msk
DECL|CRC_CR_REV_OUT_Pos|macro|CRC_CR_REV_OUT_Pos
DECL|CRC_CR_REV_OUT|macro|CRC_CR_REV_OUT
DECL|CRC_DR_DR_Msk|macro|CRC_DR_DR_Msk
DECL|CRC_DR_DR_Pos|macro|CRC_DR_DR_Pos
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_INIT_INIT_Msk|macro|CRC_INIT_INIT_Msk
DECL|CRC_INIT_INIT_Pos|macro|CRC_INIT_INIT_Pos
DECL|CRC_INIT_INIT|macro|CRC_INIT_INIT
DECL|CRC_POL_POL_Msk|macro|CRC_POL_POL_Msk
DECL|CRC_POL_POL_Pos|macro|CRC_POL_POL_Pos
DECL|CRC_POL_POL|macro|CRC_POL_POL
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CRRCR|member|__IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */
DECL|CRS_BASE|macro|CRS_BASE
DECL|CRS_CFGR_FELIM_Msk|macro|CRS_CFGR_FELIM_Msk
DECL|CRS_CFGR_FELIM_Pos|macro|CRS_CFGR_FELIM_Pos
DECL|CRS_CFGR_FELIM|macro|CRS_CFGR_FELIM
DECL|CRS_CFGR_RELOAD_Msk|macro|CRS_CFGR_RELOAD_Msk
DECL|CRS_CFGR_RELOAD_Pos|macro|CRS_CFGR_RELOAD_Pos
DECL|CRS_CFGR_RELOAD|macro|CRS_CFGR_RELOAD
DECL|CRS_CFGR_SYNCDIV_0|macro|CRS_CFGR_SYNCDIV_0
DECL|CRS_CFGR_SYNCDIV_1|macro|CRS_CFGR_SYNCDIV_1
DECL|CRS_CFGR_SYNCDIV_2|macro|CRS_CFGR_SYNCDIV_2
DECL|CRS_CFGR_SYNCDIV_Msk|macro|CRS_CFGR_SYNCDIV_Msk
DECL|CRS_CFGR_SYNCDIV_Pos|macro|CRS_CFGR_SYNCDIV_Pos
DECL|CRS_CFGR_SYNCDIV|macro|CRS_CFGR_SYNCDIV
DECL|CRS_CFGR_SYNCPOL_Msk|macro|CRS_CFGR_SYNCPOL_Msk
DECL|CRS_CFGR_SYNCPOL_Pos|macro|CRS_CFGR_SYNCPOL_Pos
DECL|CRS_CFGR_SYNCPOL|macro|CRS_CFGR_SYNCPOL
DECL|CRS_CFGR_SYNCSRC_0|macro|CRS_CFGR_SYNCSRC_0
DECL|CRS_CFGR_SYNCSRC_1|macro|CRS_CFGR_SYNCSRC_1
DECL|CRS_CFGR_SYNCSRC_Msk|macro|CRS_CFGR_SYNCSRC_Msk
DECL|CRS_CFGR_SYNCSRC_Pos|macro|CRS_CFGR_SYNCSRC_Pos
DECL|CRS_CFGR_SYNCSRC|macro|CRS_CFGR_SYNCSRC
DECL|CRS_CR_AUTOTRIMEN_Msk|macro|CRS_CR_AUTOTRIMEN_Msk
DECL|CRS_CR_AUTOTRIMEN_Pos|macro|CRS_CR_AUTOTRIMEN_Pos
DECL|CRS_CR_AUTOTRIMEN|macro|CRS_CR_AUTOTRIMEN
DECL|CRS_CR_CEN_Msk|macro|CRS_CR_CEN_Msk
DECL|CRS_CR_CEN_Pos|macro|CRS_CR_CEN_Pos
DECL|CRS_CR_CEN|macro|CRS_CR_CEN
DECL|CRS_CR_ERRIE_Msk|macro|CRS_CR_ERRIE_Msk
DECL|CRS_CR_ERRIE_Pos|macro|CRS_CR_ERRIE_Pos
DECL|CRS_CR_ERRIE|macro|CRS_CR_ERRIE
DECL|CRS_CR_ESYNCIE_Msk|macro|CRS_CR_ESYNCIE_Msk
DECL|CRS_CR_ESYNCIE_Pos|macro|CRS_CR_ESYNCIE_Pos
DECL|CRS_CR_ESYNCIE|macro|CRS_CR_ESYNCIE
DECL|CRS_CR_SWSYNC_Msk|macro|CRS_CR_SWSYNC_Msk
DECL|CRS_CR_SWSYNC_Pos|macro|CRS_CR_SWSYNC_Pos
DECL|CRS_CR_SWSYNC|macro|CRS_CR_SWSYNC
DECL|CRS_CR_SYNCOKIE_Msk|macro|CRS_CR_SYNCOKIE_Msk
DECL|CRS_CR_SYNCOKIE_Pos|macro|CRS_CR_SYNCOKIE_Pos
DECL|CRS_CR_SYNCOKIE|macro|CRS_CR_SYNCOKIE
DECL|CRS_CR_SYNCWARNIE_Msk|macro|CRS_CR_SYNCWARNIE_Msk
DECL|CRS_CR_SYNCWARNIE_Pos|macro|CRS_CR_SYNCWARNIE_Pos
DECL|CRS_CR_SYNCWARNIE|macro|CRS_CR_SYNCWARNIE
DECL|CRS_CR_TRIM_Msk|macro|CRS_CR_TRIM_Msk
DECL|CRS_CR_TRIM_Pos|macro|CRS_CR_TRIM_Pos
DECL|CRS_CR_TRIM|macro|CRS_CR_TRIM
DECL|CRS_ICR_ERRC_Msk|macro|CRS_ICR_ERRC_Msk
DECL|CRS_ICR_ERRC_Pos|macro|CRS_ICR_ERRC_Pos
DECL|CRS_ICR_ERRC|macro|CRS_ICR_ERRC
DECL|CRS_ICR_ESYNCC_Msk|macro|CRS_ICR_ESYNCC_Msk
DECL|CRS_ICR_ESYNCC_Pos|macro|CRS_ICR_ESYNCC_Pos
DECL|CRS_ICR_ESYNCC|macro|CRS_ICR_ESYNCC
DECL|CRS_ICR_SYNCOKC_Msk|macro|CRS_ICR_SYNCOKC_Msk
DECL|CRS_ICR_SYNCOKC_Pos|macro|CRS_ICR_SYNCOKC_Pos
DECL|CRS_ICR_SYNCOKC|macro|CRS_ICR_SYNCOKC
DECL|CRS_ICR_SYNCWARNC_Msk|macro|CRS_ICR_SYNCWARNC_Msk
DECL|CRS_ICR_SYNCWARNC_Pos|macro|CRS_ICR_SYNCWARNC_Pos
DECL|CRS_ICR_SYNCWARNC|macro|CRS_ICR_SYNCWARNC
DECL|CRS_ISR_ERRF_Msk|macro|CRS_ISR_ERRF_Msk
DECL|CRS_ISR_ERRF_Pos|macro|CRS_ISR_ERRF_Pos
DECL|CRS_ISR_ERRF|macro|CRS_ISR_ERRF
DECL|CRS_ISR_ESYNCF_Msk|macro|CRS_ISR_ESYNCF_Msk
DECL|CRS_ISR_ESYNCF_Pos|macro|CRS_ISR_ESYNCF_Pos
DECL|CRS_ISR_ESYNCF|macro|CRS_ISR_ESYNCF
DECL|CRS_ISR_FECAP_Msk|macro|CRS_ISR_FECAP_Msk
DECL|CRS_ISR_FECAP_Pos|macro|CRS_ISR_FECAP_Pos
DECL|CRS_ISR_FECAP|macro|CRS_ISR_FECAP
DECL|CRS_ISR_FEDIR_Msk|macro|CRS_ISR_FEDIR_Msk
DECL|CRS_ISR_FEDIR_Pos|macro|CRS_ISR_FEDIR_Pos
DECL|CRS_ISR_FEDIR|macro|CRS_ISR_FEDIR
DECL|CRS_ISR_SYNCERR_Msk|macro|CRS_ISR_SYNCERR_Msk
DECL|CRS_ISR_SYNCERR_Pos|macro|CRS_ISR_SYNCERR_Pos
DECL|CRS_ISR_SYNCERR|macro|CRS_ISR_SYNCERR
DECL|CRS_ISR_SYNCMISS_Msk|macro|CRS_ISR_SYNCMISS_Msk
DECL|CRS_ISR_SYNCMISS_Pos|macro|CRS_ISR_SYNCMISS_Pos
DECL|CRS_ISR_SYNCMISS|macro|CRS_ISR_SYNCMISS
DECL|CRS_ISR_SYNCOKF_Msk|macro|CRS_ISR_SYNCOKF_Msk
DECL|CRS_ISR_SYNCOKF_Pos|macro|CRS_ISR_SYNCOKF_Pos
DECL|CRS_ISR_SYNCOKF|macro|CRS_ISR_SYNCOKF
DECL|CRS_ISR_SYNCWARNF_Msk|macro|CRS_ISR_SYNCWARNF_Msk
DECL|CRS_ISR_SYNCWARNF_Pos|macro|CRS_ISR_SYNCWARNF_Pos
DECL|CRS_ISR_SYNCWARNF|macro|CRS_ISR_SYNCWARNF
DECL|CRS_ISR_TRIMOVF_Msk|macro|CRS_ISR_TRIMOVF_Msk
DECL|CRS_ISR_TRIMOVF_Pos|macro|CRS_ISR_TRIMOVF_Pos
DECL|CRS_ISR_TRIMOVF|macro|CRS_ISR_TRIMOVF
DECL|CRS_TypeDef|typedef|} CRS_TypeDef;
DECL|CRS|macro|CRS
DECL|CR|member|__IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */
DECL|CR|member|__IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSELR|member|__IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */
DECL|CSL|member|__IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x18 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */
DECL|CSSA|member|__IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */
DECL|DAC1|macro|DAC1
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CR_BOFF1_Msk|macro|DAC_CR_BOFF1_Msk
DECL|DAC_CR_BOFF1_Pos|macro|DAC_CR_BOFF1_Pos
DECL|DAC_CR_BOFF1|macro|DAC_CR_BOFF1
DECL|DAC_CR_DMAEN1_Msk|macro|DAC_CR_DMAEN1_Msk
DECL|DAC_CR_DMAEN1_Pos|macro|DAC_CR_DMAEN1_Pos
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAUDRIE1_Msk|macro|DAC_CR_DMAUDRIE1_Msk
DECL|DAC_CR_DMAUDRIE1_Pos|macro|DAC_CR_DMAUDRIE1_Pos
DECL|DAC_CR_DMAUDRIE1|macro|DAC_CR_DMAUDRIE1
DECL|DAC_CR_EN1_Msk|macro|DAC_CR_EN1_Msk
DECL|DAC_CR_EN1_Pos|macro|DAC_CR_EN1_Pos
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1_Msk|macro|DAC_CR_MAMP1_Msk
DECL|DAC_CR_MAMP1_Pos|macro|DAC_CR_MAMP1_Pos
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_TEN1_Msk|macro|DAC_CR_TEN1_Msk
DECL|DAC_CR_TEN1_Pos|macro|DAC_CR_TEN1_Pos
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1_Msk|macro|DAC_CR_TSEL1_Msk
DECL|DAC_CR_TSEL1_Pos|macro|DAC_CR_TSEL1_Pos
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1_Msk|macro|DAC_CR_WAVE1_Msk
DECL|DAC_CR_WAVE1_Pos|macro|DAC_CR_WAVE1_Pos
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_DHR12L1_DACC1DHR_Msk|macro|DAC_DHR12L1_DACC1DHR_Msk
DECL|DAC_DHR12L1_DACC1DHR_Pos|macro|DAC_DHR12L1_DACC1DHR_Pos
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12R1_DACC1DHR_Msk|macro|DAC_DHR12R1_DACC1DHR_Msk
DECL|DAC_DHR12R1_DACC1DHR_Pos|macro|DAC_DHR12R1_DACC1DHR_Pos
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR8R1_DACC1DHR_Msk|macro|DAC_DHR8R1_DACC1DHR_Msk
DECL|DAC_DHR8R1_DACC1DHR_Pos|macro|DAC_DHR8R1_DACC1DHR_Pos
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_SR_DMAUDR1_Msk|macro|DAC_SR_DMAUDR1_Msk
DECL|DAC_SR_DMAUDR1_Pos|macro|DAC_SR_DMAUDR1_Pos
DECL|DAC_SR_DMAUDR1|macro|DAC_SR_DMAUDR1
DECL|DAC_SWTRIGR_SWTRIG1_Msk|macro|DAC_SWTRIGR_SWTRIG1_Msk
DECL|DAC_SWTRIGR_SWTRIG1_Pos|macro|DAC_SWTRIGR_SWTRIG1_Pos
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DADDR|member|__IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
DECL|DATA_EEPROM_BASE|macro|DATA_EEPROM_BASE
DECL|DATA_EEPROM_END|macro|DATA_EEPROM_END
DECL|DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C1_STOP|macro|DBGMCU_APB1_FZ_DBG_I2C1_STOP
DECL|DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C2_STOP|macro|DBGMCU_APB1_FZ_DBG_I2C2_STOP
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP
DECL|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP|macro|DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM21_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM21_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM22_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM22_STOP
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_Msk|macro|DBGMCU_CR_DBG_Msk
DECL|DBGMCU_CR_DBG_Pos|macro|DBGMCU_CR_DBG_Pos
DECL|DBGMCU_CR_DBG_SLEEP_Msk|macro|DBGMCU_CR_DBG_SLEEP_Msk
DECL|DBGMCU_CR_DBG_SLEEP_Pos|macro|DBGMCU_CR_DBG_SLEEP_Pos
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY_Msk|macro|DBGMCU_CR_DBG_STANDBY_Msk
DECL|DBGMCU_CR_DBG_STANDBY_Pos|macro|DBGMCU_CR_DBG_STANDBY_Pos
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP_Msk|macro|DBGMCU_CR_DBG_STOP_Msk
DECL|DBGMCU_CR_DBG_STOP_Pos|macro|DBGMCU_CR_DBG_STOP_Pos
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_DBG|macro|DBGMCU_CR_DBG
DECL|DBGMCU_IDCODE_DEV_ID_Msk|macro|DBGMCU_IDCODE_DEV_ID_Msk
DECL|DBGMCU_IDCODE_DEV_ID_Pos|macro|DBGMCU_IDCODE_DEV_ID_Pos
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID_0|macro|DBGMCU_IDCODE_REV_ID_0
DECL|DBGMCU_IDCODE_REV_ID_10|macro|DBGMCU_IDCODE_REV_ID_10
DECL|DBGMCU_IDCODE_REV_ID_11|macro|DBGMCU_IDCODE_REV_ID_11
DECL|DBGMCU_IDCODE_REV_ID_12|macro|DBGMCU_IDCODE_REV_ID_12
DECL|DBGMCU_IDCODE_REV_ID_13|macro|DBGMCU_IDCODE_REV_ID_13
DECL|DBGMCU_IDCODE_REV_ID_14|macro|DBGMCU_IDCODE_REV_ID_14
DECL|DBGMCU_IDCODE_REV_ID_15|macro|DBGMCU_IDCODE_REV_ID_15
DECL|DBGMCU_IDCODE_REV_ID_1|macro|DBGMCU_IDCODE_REV_ID_1
DECL|DBGMCU_IDCODE_REV_ID_2|macro|DBGMCU_IDCODE_REV_ID_2
DECL|DBGMCU_IDCODE_REV_ID_3|macro|DBGMCU_IDCODE_REV_ID_3
DECL|DBGMCU_IDCODE_REV_ID_4|macro|DBGMCU_IDCODE_REV_ID_4
DECL|DBGMCU_IDCODE_REV_ID_5|macro|DBGMCU_IDCODE_REV_ID_5
DECL|DBGMCU_IDCODE_REV_ID_6|macro|DBGMCU_IDCODE_REV_ID_6
DECL|DBGMCU_IDCODE_REV_ID_7|macro|DBGMCU_IDCODE_REV_ID_7
DECL|DBGMCU_IDCODE_REV_ID_8|macro|DBGMCU_IDCODE_REV_ID_8
DECL|DBGMCU_IDCODE_REV_ID_9|macro|DBGMCU_IDCODE_REV_ID_9
DECL|DBGMCU_IDCODE_REV_ID_Msk|macro|DBGMCU_IDCODE_REV_ID_Msk
DECL|DBGMCU_IDCODE_REV_ID_Pos|macro|DBGMCU_IDCODE_REV_ID_Pos
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|}DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DHR12L1|member|__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
DECL|DHR12R1|member|__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
DECL|DHR8R1|member|__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DINR|member|__IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_CSELR_BASE|macro|DMA1_CSELR_BASE
DECL|DMA1_CSELR|macro|DMA1_CSELR
DECL|DMA1_Channel1_BASE|macro|DMA1_Channel1_BASE
DECL|DMA1_Channel1_IRQn|enumerator|DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */
DECL|DMA1_Channel1|macro|DMA1_Channel1
DECL|DMA1_Channel2_3_IRQn|enumerator|DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */
DECL|DMA1_Channel2_BASE|macro|DMA1_Channel2_BASE
DECL|DMA1_Channel2|macro|DMA1_Channel2
DECL|DMA1_Channel3_BASE|macro|DMA1_Channel3_BASE
DECL|DMA1_Channel3|macro|DMA1_Channel3
DECL|DMA1_Channel4_5_6_7_IRQn|enumerator|DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */
DECL|DMA1_Channel4_BASE|macro|DMA1_Channel4_BASE
DECL|DMA1_Channel4|macro|DMA1_Channel4
DECL|DMA1_Channel5_BASE|macro|DMA1_Channel5_BASE
DECL|DMA1_Channel5|macro|DMA1_Channel5
DECL|DMA1_Channel6_BASE|macro|DMA1_Channel6_BASE
DECL|DMA1_Channel6|macro|DMA1_Channel6
DECL|DMA1_Channel7_BASE|macro|DMA1_Channel7_BASE
DECL|DMA1_Channel7|macro|DMA1_Channel7
DECL|DMA1|macro|DMA1
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */
DECL|DMA_CCR_CIRC_Msk|macro|DMA_CCR_CIRC_Msk
DECL|DMA_CCR_CIRC_Pos|macro|DMA_CCR_CIRC_Pos
DECL|DMA_CCR_CIRC|macro|DMA_CCR_CIRC
DECL|DMA_CCR_DIR_Msk|macro|DMA_CCR_DIR_Msk
DECL|DMA_CCR_DIR_Pos|macro|DMA_CCR_DIR_Pos
DECL|DMA_CCR_DIR|macro|DMA_CCR_DIR
DECL|DMA_CCR_EN_Msk|macro|DMA_CCR_EN_Msk
DECL|DMA_CCR_EN_Pos|macro|DMA_CCR_EN_Pos
DECL|DMA_CCR_EN|macro|DMA_CCR_EN
DECL|DMA_CCR_HTIE_Msk|macro|DMA_CCR_HTIE_Msk
DECL|DMA_CCR_HTIE_Pos|macro|DMA_CCR_HTIE_Pos
DECL|DMA_CCR_HTIE|macro|DMA_CCR_HTIE
DECL|DMA_CCR_MEM2MEM_Msk|macro|DMA_CCR_MEM2MEM_Msk
DECL|DMA_CCR_MEM2MEM_Pos|macro|DMA_CCR_MEM2MEM_Pos
DECL|DMA_CCR_MEM2MEM|macro|DMA_CCR_MEM2MEM
DECL|DMA_CCR_MINC_Msk|macro|DMA_CCR_MINC_Msk
DECL|DMA_CCR_MINC_Pos|macro|DMA_CCR_MINC_Pos
DECL|DMA_CCR_MINC|macro|DMA_CCR_MINC
DECL|DMA_CCR_MSIZE_0|macro|DMA_CCR_MSIZE_0
DECL|DMA_CCR_MSIZE_1|macro|DMA_CCR_MSIZE_1
DECL|DMA_CCR_MSIZE_Msk|macro|DMA_CCR_MSIZE_Msk
DECL|DMA_CCR_MSIZE_Pos|macro|DMA_CCR_MSIZE_Pos
DECL|DMA_CCR_MSIZE|macro|DMA_CCR_MSIZE
DECL|DMA_CCR_PINC_Msk|macro|DMA_CCR_PINC_Msk
DECL|DMA_CCR_PINC_Pos|macro|DMA_CCR_PINC_Pos
DECL|DMA_CCR_PINC|macro|DMA_CCR_PINC
DECL|DMA_CCR_PL_0|macro|DMA_CCR_PL_0
DECL|DMA_CCR_PL_1|macro|DMA_CCR_PL_1
DECL|DMA_CCR_PL_Msk|macro|DMA_CCR_PL_Msk
DECL|DMA_CCR_PL_Pos|macro|DMA_CCR_PL_Pos
DECL|DMA_CCR_PL|macro|DMA_CCR_PL
DECL|DMA_CCR_PSIZE_0|macro|DMA_CCR_PSIZE_0
DECL|DMA_CCR_PSIZE_1|macro|DMA_CCR_PSIZE_1
DECL|DMA_CCR_PSIZE_Msk|macro|DMA_CCR_PSIZE_Msk
DECL|DMA_CCR_PSIZE_Pos|macro|DMA_CCR_PSIZE_Pos
DECL|DMA_CCR_PSIZE|macro|DMA_CCR_PSIZE
DECL|DMA_CCR_TCIE_Msk|macro|DMA_CCR_TCIE_Msk
DECL|DMA_CCR_TCIE_Pos|macro|DMA_CCR_TCIE_Pos
DECL|DMA_CCR_TCIE|macro|DMA_CCR_TCIE
DECL|DMA_CCR_TEIE_Msk|macro|DMA_CCR_TEIE_Msk
DECL|DMA_CCR_TEIE_Pos|macro|DMA_CCR_TEIE_Pos
DECL|DMA_CCR_TEIE|macro|DMA_CCR_TEIE
DECL|DMA_CMAR_MA_Msk|macro|DMA_CMAR_MA_Msk
DECL|DMA_CMAR_MA_Pos|macro|DMA_CMAR_MA_Pos
DECL|DMA_CMAR_MA|macro|DMA_CMAR_MA
DECL|DMA_CNDTR_NDT_Msk|macro|DMA_CNDTR_NDT_Msk
DECL|DMA_CNDTR_NDT_Pos|macro|DMA_CNDTR_NDT_Pos
DECL|DMA_CNDTR_NDT|macro|DMA_CNDTR_NDT
DECL|DMA_CPAR_PA_Msk|macro|DMA_CPAR_PA_Msk
DECL|DMA_CPAR_PA_Pos|macro|DMA_CPAR_PA_Pos
DECL|DMA_CPAR_PA|macro|DMA_CPAR_PA
DECL|DMA_CSELR_C1S_Msk|macro|DMA_CSELR_C1S_Msk
DECL|DMA_CSELR_C1S_Pos|macro|DMA_CSELR_C1S_Pos
DECL|DMA_CSELR_C1S|macro|DMA_CSELR_C1S
DECL|DMA_CSELR_C2S_Msk|macro|DMA_CSELR_C2S_Msk
DECL|DMA_CSELR_C2S_Pos|macro|DMA_CSELR_C2S_Pos
DECL|DMA_CSELR_C2S|macro|DMA_CSELR_C2S
DECL|DMA_CSELR_C3S_Msk|macro|DMA_CSELR_C3S_Msk
DECL|DMA_CSELR_C3S_Pos|macro|DMA_CSELR_C3S_Pos
DECL|DMA_CSELR_C3S|macro|DMA_CSELR_C3S
DECL|DMA_CSELR_C4S_Msk|macro|DMA_CSELR_C4S_Msk
DECL|DMA_CSELR_C4S_Pos|macro|DMA_CSELR_C4S_Pos
DECL|DMA_CSELR_C4S|macro|DMA_CSELR_C4S
DECL|DMA_CSELR_C5S_Msk|macro|DMA_CSELR_C5S_Msk
DECL|DMA_CSELR_C5S_Pos|macro|DMA_CSELR_C5S_Pos
DECL|DMA_CSELR_C5S|macro|DMA_CSELR_C5S
DECL|DMA_CSELR_C6S_Msk|macro|DMA_CSELR_C6S_Msk
DECL|DMA_CSELR_C6S_Pos|macro|DMA_CSELR_C6S_Pos
DECL|DMA_CSELR_C6S|macro|DMA_CSELR_C6S
DECL|DMA_CSELR_C7S_Msk|macro|DMA_CSELR_C7S_Msk
DECL|DMA_CSELR_C7S_Pos|macro|DMA_CSELR_C7S_Pos
DECL|DMA_CSELR_C7S|macro|DMA_CSELR_C7S
DECL|DMA_Channel_TypeDef|typedef|} DMA_Channel_TypeDef;
DECL|DMA_IFCR_CGIF1_Msk|macro|DMA_IFCR_CGIF1_Msk
DECL|DMA_IFCR_CGIF1_Pos|macro|DMA_IFCR_CGIF1_Pos
DECL|DMA_IFCR_CGIF1|macro|DMA_IFCR_CGIF1
DECL|DMA_IFCR_CGIF2_Msk|macro|DMA_IFCR_CGIF2_Msk
DECL|DMA_IFCR_CGIF2_Pos|macro|DMA_IFCR_CGIF2_Pos
DECL|DMA_IFCR_CGIF2|macro|DMA_IFCR_CGIF2
DECL|DMA_IFCR_CGIF3_Msk|macro|DMA_IFCR_CGIF3_Msk
DECL|DMA_IFCR_CGIF3_Pos|macro|DMA_IFCR_CGIF3_Pos
DECL|DMA_IFCR_CGIF3|macro|DMA_IFCR_CGIF3
DECL|DMA_IFCR_CGIF4_Msk|macro|DMA_IFCR_CGIF4_Msk
DECL|DMA_IFCR_CGIF4_Pos|macro|DMA_IFCR_CGIF4_Pos
DECL|DMA_IFCR_CGIF4|macro|DMA_IFCR_CGIF4
DECL|DMA_IFCR_CGIF5_Msk|macro|DMA_IFCR_CGIF5_Msk
DECL|DMA_IFCR_CGIF5_Pos|macro|DMA_IFCR_CGIF5_Pos
DECL|DMA_IFCR_CGIF5|macro|DMA_IFCR_CGIF5
DECL|DMA_IFCR_CGIF6_Msk|macro|DMA_IFCR_CGIF6_Msk
DECL|DMA_IFCR_CGIF6_Pos|macro|DMA_IFCR_CGIF6_Pos
DECL|DMA_IFCR_CGIF6|macro|DMA_IFCR_CGIF6
DECL|DMA_IFCR_CGIF7_Msk|macro|DMA_IFCR_CGIF7_Msk
DECL|DMA_IFCR_CGIF7_Pos|macro|DMA_IFCR_CGIF7_Pos
DECL|DMA_IFCR_CGIF7|macro|DMA_IFCR_CGIF7
DECL|DMA_IFCR_CHTIF1_Msk|macro|DMA_IFCR_CHTIF1_Msk
DECL|DMA_IFCR_CHTIF1_Pos|macro|DMA_IFCR_CHTIF1_Pos
DECL|DMA_IFCR_CHTIF1|macro|DMA_IFCR_CHTIF1
DECL|DMA_IFCR_CHTIF2_Msk|macro|DMA_IFCR_CHTIF2_Msk
DECL|DMA_IFCR_CHTIF2_Pos|macro|DMA_IFCR_CHTIF2_Pos
DECL|DMA_IFCR_CHTIF2|macro|DMA_IFCR_CHTIF2
DECL|DMA_IFCR_CHTIF3_Msk|macro|DMA_IFCR_CHTIF3_Msk
DECL|DMA_IFCR_CHTIF3_Pos|macro|DMA_IFCR_CHTIF3_Pos
DECL|DMA_IFCR_CHTIF3|macro|DMA_IFCR_CHTIF3
DECL|DMA_IFCR_CHTIF4_Msk|macro|DMA_IFCR_CHTIF4_Msk
DECL|DMA_IFCR_CHTIF4_Pos|macro|DMA_IFCR_CHTIF4_Pos
DECL|DMA_IFCR_CHTIF4|macro|DMA_IFCR_CHTIF4
DECL|DMA_IFCR_CHTIF5_Msk|macro|DMA_IFCR_CHTIF5_Msk
DECL|DMA_IFCR_CHTIF5_Pos|macro|DMA_IFCR_CHTIF5_Pos
DECL|DMA_IFCR_CHTIF5|macro|DMA_IFCR_CHTIF5
DECL|DMA_IFCR_CHTIF6_Msk|macro|DMA_IFCR_CHTIF6_Msk
DECL|DMA_IFCR_CHTIF6_Pos|macro|DMA_IFCR_CHTIF6_Pos
DECL|DMA_IFCR_CHTIF6|macro|DMA_IFCR_CHTIF6
DECL|DMA_IFCR_CHTIF7_Msk|macro|DMA_IFCR_CHTIF7_Msk
DECL|DMA_IFCR_CHTIF7_Pos|macro|DMA_IFCR_CHTIF7_Pos
DECL|DMA_IFCR_CHTIF7|macro|DMA_IFCR_CHTIF7
DECL|DMA_IFCR_CTCIF1_Msk|macro|DMA_IFCR_CTCIF1_Msk
DECL|DMA_IFCR_CTCIF1_Pos|macro|DMA_IFCR_CTCIF1_Pos
DECL|DMA_IFCR_CTCIF1|macro|DMA_IFCR_CTCIF1
DECL|DMA_IFCR_CTCIF2_Msk|macro|DMA_IFCR_CTCIF2_Msk
DECL|DMA_IFCR_CTCIF2_Pos|macro|DMA_IFCR_CTCIF2_Pos
DECL|DMA_IFCR_CTCIF2|macro|DMA_IFCR_CTCIF2
DECL|DMA_IFCR_CTCIF3_Msk|macro|DMA_IFCR_CTCIF3_Msk
DECL|DMA_IFCR_CTCIF3_Pos|macro|DMA_IFCR_CTCIF3_Pos
DECL|DMA_IFCR_CTCIF3|macro|DMA_IFCR_CTCIF3
DECL|DMA_IFCR_CTCIF4_Msk|macro|DMA_IFCR_CTCIF4_Msk
DECL|DMA_IFCR_CTCIF4_Pos|macro|DMA_IFCR_CTCIF4_Pos
DECL|DMA_IFCR_CTCIF4|macro|DMA_IFCR_CTCIF4
DECL|DMA_IFCR_CTCIF5_Msk|macro|DMA_IFCR_CTCIF5_Msk
DECL|DMA_IFCR_CTCIF5_Pos|macro|DMA_IFCR_CTCIF5_Pos
DECL|DMA_IFCR_CTCIF5|macro|DMA_IFCR_CTCIF5
DECL|DMA_IFCR_CTCIF6_Msk|macro|DMA_IFCR_CTCIF6_Msk
DECL|DMA_IFCR_CTCIF6_Pos|macro|DMA_IFCR_CTCIF6_Pos
DECL|DMA_IFCR_CTCIF6|macro|DMA_IFCR_CTCIF6
DECL|DMA_IFCR_CTCIF7_Msk|macro|DMA_IFCR_CTCIF7_Msk
DECL|DMA_IFCR_CTCIF7_Pos|macro|DMA_IFCR_CTCIF7_Pos
DECL|DMA_IFCR_CTCIF7|macro|DMA_IFCR_CTCIF7
DECL|DMA_IFCR_CTEIF1_Msk|macro|DMA_IFCR_CTEIF1_Msk
DECL|DMA_IFCR_CTEIF1_Pos|macro|DMA_IFCR_CTEIF1_Pos
DECL|DMA_IFCR_CTEIF1|macro|DMA_IFCR_CTEIF1
DECL|DMA_IFCR_CTEIF2_Msk|macro|DMA_IFCR_CTEIF2_Msk
DECL|DMA_IFCR_CTEIF2_Pos|macro|DMA_IFCR_CTEIF2_Pos
DECL|DMA_IFCR_CTEIF2|macro|DMA_IFCR_CTEIF2
DECL|DMA_IFCR_CTEIF3_Msk|macro|DMA_IFCR_CTEIF3_Msk
DECL|DMA_IFCR_CTEIF3_Pos|macro|DMA_IFCR_CTEIF3_Pos
DECL|DMA_IFCR_CTEIF3|macro|DMA_IFCR_CTEIF3
DECL|DMA_IFCR_CTEIF4_Msk|macro|DMA_IFCR_CTEIF4_Msk
DECL|DMA_IFCR_CTEIF4_Pos|macro|DMA_IFCR_CTEIF4_Pos
DECL|DMA_IFCR_CTEIF4|macro|DMA_IFCR_CTEIF4
DECL|DMA_IFCR_CTEIF5_Msk|macro|DMA_IFCR_CTEIF5_Msk
DECL|DMA_IFCR_CTEIF5_Pos|macro|DMA_IFCR_CTEIF5_Pos
DECL|DMA_IFCR_CTEIF5|macro|DMA_IFCR_CTEIF5
DECL|DMA_IFCR_CTEIF6_Msk|macro|DMA_IFCR_CTEIF6_Msk
DECL|DMA_IFCR_CTEIF6_Pos|macro|DMA_IFCR_CTEIF6_Pos
DECL|DMA_IFCR_CTEIF6|macro|DMA_IFCR_CTEIF6
DECL|DMA_IFCR_CTEIF7_Msk|macro|DMA_IFCR_CTEIF7_Msk
DECL|DMA_IFCR_CTEIF7_Pos|macro|DMA_IFCR_CTEIF7_Pos
DECL|DMA_IFCR_CTEIF7|macro|DMA_IFCR_CTEIF7
DECL|DMA_ISR_GIF1_Msk|macro|DMA_ISR_GIF1_Msk
DECL|DMA_ISR_GIF1_Pos|macro|DMA_ISR_GIF1_Pos
DECL|DMA_ISR_GIF1|macro|DMA_ISR_GIF1
DECL|DMA_ISR_GIF2_Msk|macro|DMA_ISR_GIF2_Msk
DECL|DMA_ISR_GIF2_Pos|macro|DMA_ISR_GIF2_Pos
DECL|DMA_ISR_GIF2|macro|DMA_ISR_GIF2
DECL|DMA_ISR_GIF3_Msk|macro|DMA_ISR_GIF3_Msk
DECL|DMA_ISR_GIF3_Pos|macro|DMA_ISR_GIF3_Pos
DECL|DMA_ISR_GIF3|macro|DMA_ISR_GIF3
DECL|DMA_ISR_GIF4_Msk|macro|DMA_ISR_GIF4_Msk
DECL|DMA_ISR_GIF4_Pos|macro|DMA_ISR_GIF4_Pos
DECL|DMA_ISR_GIF4|macro|DMA_ISR_GIF4
DECL|DMA_ISR_GIF5_Msk|macro|DMA_ISR_GIF5_Msk
DECL|DMA_ISR_GIF5_Pos|macro|DMA_ISR_GIF5_Pos
DECL|DMA_ISR_GIF5|macro|DMA_ISR_GIF5
DECL|DMA_ISR_GIF6_Msk|macro|DMA_ISR_GIF6_Msk
DECL|DMA_ISR_GIF6_Pos|macro|DMA_ISR_GIF6_Pos
DECL|DMA_ISR_GIF6|macro|DMA_ISR_GIF6
DECL|DMA_ISR_GIF7_Msk|macro|DMA_ISR_GIF7_Msk
DECL|DMA_ISR_GIF7_Pos|macro|DMA_ISR_GIF7_Pos
DECL|DMA_ISR_GIF7|macro|DMA_ISR_GIF7
DECL|DMA_ISR_HTIF1_Msk|macro|DMA_ISR_HTIF1_Msk
DECL|DMA_ISR_HTIF1_Pos|macro|DMA_ISR_HTIF1_Pos
DECL|DMA_ISR_HTIF1|macro|DMA_ISR_HTIF1
DECL|DMA_ISR_HTIF2_Msk|macro|DMA_ISR_HTIF2_Msk
DECL|DMA_ISR_HTIF2_Pos|macro|DMA_ISR_HTIF2_Pos
DECL|DMA_ISR_HTIF2|macro|DMA_ISR_HTIF2
DECL|DMA_ISR_HTIF3_Msk|macro|DMA_ISR_HTIF3_Msk
DECL|DMA_ISR_HTIF3_Pos|macro|DMA_ISR_HTIF3_Pos
DECL|DMA_ISR_HTIF3|macro|DMA_ISR_HTIF3
DECL|DMA_ISR_HTIF4_Msk|macro|DMA_ISR_HTIF4_Msk
DECL|DMA_ISR_HTIF4_Pos|macro|DMA_ISR_HTIF4_Pos
DECL|DMA_ISR_HTIF4|macro|DMA_ISR_HTIF4
DECL|DMA_ISR_HTIF5_Msk|macro|DMA_ISR_HTIF5_Msk
DECL|DMA_ISR_HTIF5_Pos|macro|DMA_ISR_HTIF5_Pos
DECL|DMA_ISR_HTIF5|macro|DMA_ISR_HTIF5
DECL|DMA_ISR_HTIF6_Msk|macro|DMA_ISR_HTIF6_Msk
DECL|DMA_ISR_HTIF6_Pos|macro|DMA_ISR_HTIF6_Pos
DECL|DMA_ISR_HTIF6|macro|DMA_ISR_HTIF6
DECL|DMA_ISR_HTIF7_Msk|macro|DMA_ISR_HTIF7_Msk
DECL|DMA_ISR_HTIF7_Pos|macro|DMA_ISR_HTIF7_Pos
DECL|DMA_ISR_HTIF7|macro|DMA_ISR_HTIF7
DECL|DMA_ISR_TCIF1_Msk|macro|DMA_ISR_TCIF1_Msk
DECL|DMA_ISR_TCIF1_Pos|macro|DMA_ISR_TCIF1_Pos
DECL|DMA_ISR_TCIF1|macro|DMA_ISR_TCIF1
DECL|DMA_ISR_TCIF2_Msk|macro|DMA_ISR_TCIF2_Msk
DECL|DMA_ISR_TCIF2_Pos|macro|DMA_ISR_TCIF2_Pos
DECL|DMA_ISR_TCIF2|macro|DMA_ISR_TCIF2
DECL|DMA_ISR_TCIF3_Msk|macro|DMA_ISR_TCIF3_Msk
DECL|DMA_ISR_TCIF3_Pos|macro|DMA_ISR_TCIF3_Pos
DECL|DMA_ISR_TCIF3|macro|DMA_ISR_TCIF3
DECL|DMA_ISR_TCIF4_Msk|macro|DMA_ISR_TCIF4_Msk
DECL|DMA_ISR_TCIF4_Pos|macro|DMA_ISR_TCIF4_Pos
DECL|DMA_ISR_TCIF4|macro|DMA_ISR_TCIF4
DECL|DMA_ISR_TCIF5_Msk|macro|DMA_ISR_TCIF5_Msk
DECL|DMA_ISR_TCIF5_Pos|macro|DMA_ISR_TCIF5_Pos
DECL|DMA_ISR_TCIF5|macro|DMA_ISR_TCIF5
DECL|DMA_ISR_TCIF6_Msk|macro|DMA_ISR_TCIF6_Msk
DECL|DMA_ISR_TCIF6_Pos|macro|DMA_ISR_TCIF6_Pos
DECL|DMA_ISR_TCIF6|macro|DMA_ISR_TCIF6
DECL|DMA_ISR_TCIF7_Msk|macro|DMA_ISR_TCIF7_Msk
DECL|DMA_ISR_TCIF7_Pos|macro|DMA_ISR_TCIF7_Pos
DECL|DMA_ISR_TCIF7|macro|DMA_ISR_TCIF7
DECL|DMA_ISR_TEIF1_Msk|macro|DMA_ISR_TEIF1_Msk
DECL|DMA_ISR_TEIF1_Pos|macro|DMA_ISR_TEIF1_Pos
DECL|DMA_ISR_TEIF1|macro|DMA_ISR_TEIF1
DECL|DMA_ISR_TEIF2_Msk|macro|DMA_ISR_TEIF2_Msk
DECL|DMA_ISR_TEIF2_Pos|macro|DMA_ISR_TEIF2_Pos
DECL|DMA_ISR_TEIF2|macro|DMA_ISR_TEIF2
DECL|DMA_ISR_TEIF3_Msk|macro|DMA_ISR_TEIF3_Msk
DECL|DMA_ISR_TEIF3_Pos|macro|DMA_ISR_TEIF3_Pos
DECL|DMA_ISR_TEIF3|macro|DMA_ISR_TEIF3
DECL|DMA_ISR_TEIF4_Msk|macro|DMA_ISR_TEIF4_Msk
DECL|DMA_ISR_TEIF4_Pos|macro|DMA_ISR_TEIF4_Pos
DECL|DMA_ISR_TEIF4|macro|DMA_ISR_TEIF4
DECL|DMA_ISR_TEIF5_Msk|macro|DMA_ISR_TEIF5_Msk
DECL|DMA_ISR_TEIF5_Pos|macro|DMA_ISR_TEIF5_Pos
DECL|DMA_ISR_TEIF5|macro|DMA_ISR_TEIF5
DECL|DMA_ISR_TEIF6_Msk|macro|DMA_ISR_TEIF6_Msk
DECL|DMA_ISR_TEIF6_Pos|macro|DMA_ISR_TEIF6_Pos
DECL|DMA_ISR_TEIF6|macro|DMA_ISR_TEIF6
DECL|DMA_ISR_TEIF7_Msk|macro|DMA_ISR_TEIF7_Msk
DECL|DMA_ISR_TEIF7_Pos|macro|DMA_ISR_TEIF7_Pos
DECL|DMA_ISR_TEIF7|macro|DMA_ISR_TEIF7
DECL|DMA_Request_TypeDef|typedef|} DMA_Request_TypeDef;
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DOR1|member|__IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
DECL|DOUTR|member|__IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */
DECL|DR|member|__IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
DECL|DR|member|__IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
DECL|DR|member|__IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR|member|__IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */
DECL|EP0R|member|__IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
DECL|EP1R|member|__IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
DECL|EP2R|member|__IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
DECL|EP3R|member|__IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
DECL|EP4R|member|__IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
DECL|EP5R|member|__IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
DECL|EP6R|member|__IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
DECL|EP7R|member|__IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
DECL|EXTI0_1_IRQn|enumerator|EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */
DECL|EXTI2_3_IRQn|enumerator|EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */
DECL|EXTI4_15_IRQn|enumerator|EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR_EM0_Msk|macro|EXTI_EMR_EM0_Msk
DECL|EXTI_EMR_EM0_Pos|macro|EXTI_EMR_EM0_Pos
DECL|EXTI_EMR_EM0|macro|EXTI_EMR_EM0
DECL|EXTI_EMR_EM10_Msk|macro|EXTI_EMR_EM10_Msk
DECL|EXTI_EMR_EM10_Pos|macro|EXTI_EMR_EM10_Pos
DECL|EXTI_EMR_EM10|macro|EXTI_EMR_EM10
DECL|EXTI_EMR_EM11_Msk|macro|EXTI_EMR_EM11_Msk
DECL|EXTI_EMR_EM11_Pos|macro|EXTI_EMR_EM11_Pos
DECL|EXTI_EMR_EM11|macro|EXTI_EMR_EM11
DECL|EXTI_EMR_EM12_Msk|macro|EXTI_EMR_EM12_Msk
DECL|EXTI_EMR_EM12_Pos|macro|EXTI_EMR_EM12_Pos
DECL|EXTI_EMR_EM12|macro|EXTI_EMR_EM12
DECL|EXTI_EMR_EM13_Msk|macro|EXTI_EMR_EM13_Msk
DECL|EXTI_EMR_EM13_Pos|macro|EXTI_EMR_EM13_Pos
DECL|EXTI_EMR_EM13|macro|EXTI_EMR_EM13
DECL|EXTI_EMR_EM14_Msk|macro|EXTI_EMR_EM14_Msk
DECL|EXTI_EMR_EM14_Pos|macro|EXTI_EMR_EM14_Pos
DECL|EXTI_EMR_EM14|macro|EXTI_EMR_EM14
DECL|EXTI_EMR_EM15_Msk|macro|EXTI_EMR_EM15_Msk
DECL|EXTI_EMR_EM15_Pos|macro|EXTI_EMR_EM15_Pos
DECL|EXTI_EMR_EM15|macro|EXTI_EMR_EM15
DECL|EXTI_EMR_EM16_Msk|macro|EXTI_EMR_EM16_Msk
DECL|EXTI_EMR_EM16_Pos|macro|EXTI_EMR_EM16_Pos
DECL|EXTI_EMR_EM16|macro|EXTI_EMR_EM16
DECL|EXTI_EMR_EM17_Msk|macro|EXTI_EMR_EM17_Msk
DECL|EXTI_EMR_EM17_Pos|macro|EXTI_EMR_EM17_Pos
DECL|EXTI_EMR_EM17|macro|EXTI_EMR_EM17
DECL|EXTI_EMR_EM18_Msk|macro|EXTI_EMR_EM18_Msk
DECL|EXTI_EMR_EM18_Pos|macro|EXTI_EMR_EM18_Pos
DECL|EXTI_EMR_EM18|macro|EXTI_EMR_EM18
DECL|EXTI_EMR_EM19_Msk|macro|EXTI_EMR_EM19_Msk
DECL|EXTI_EMR_EM19_Pos|macro|EXTI_EMR_EM19_Pos
DECL|EXTI_EMR_EM19|macro|EXTI_EMR_EM19
DECL|EXTI_EMR_EM1_Msk|macro|EXTI_EMR_EM1_Msk
DECL|EXTI_EMR_EM1_Pos|macro|EXTI_EMR_EM1_Pos
DECL|EXTI_EMR_EM1|macro|EXTI_EMR_EM1
DECL|EXTI_EMR_EM20_Msk|macro|EXTI_EMR_EM20_Msk
DECL|EXTI_EMR_EM20_Pos|macro|EXTI_EMR_EM20_Pos
DECL|EXTI_EMR_EM20|macro|EXTI_EMR_EM20
DECL|EXTI_EMR_EM21_Msk|macro|EXTI_EMR_EM21_Msk
DECL|EXTI_EMR_EM21_Pos|macro|EXTI_EMR_EM21_Pos
DECL|EXTI_EMR_EM21|macro|EXTI_EMR_EM21
DECL|EXTI_EMR_EM22_Msk|macro|EXTI_EMR_EM22_Msk
DECL|EXTI_EMR_EM22_Pos|macro|EXTI_EMR_EM22_Pos
DECL|EXTI_EMR_EM22|macro|EXTI_EMR_EM22
DECL|EXTI_EMR_EM23_Msk|macro|EXTI_EMR_EM23_Msk
DECL|EXTI_EMR_EM23_Pos|macro|EXTI_EMR_EM23_Pos
DECL|EXTI_EMR_EM23|macro|EXTI_EMR_EM23
DECL|EXTI_EMR_EM25_Msk|macro|EXTI_EMR_EM25_Msk
DECL|EXTI_EMR_EM25_Pos|macro|EXTI_EMR_EM25_Pos
DECL|EXTI_EMR_EM25|macro|EXTI_EMR_EM25
DECL|EXTI_EMR_EM26_Msk|macro|EXTI_EMR_EM26_Msk
DECL|EXTI_EMR_EM26_Pos|macro|EXTI_EMR_EM26_Pos
DECL|EXTI_EMR_EM26|macro|EXTI_EMR_EM26
DECL|EXTI_EMR_EM28_Msk|macro|EXTI_EMR_EM28_Msk
DECL|EXTI_EMR_EM28_Pos|macro|EXTI_EMR_EM28_Pos
DECL|EXTI_EMR_EM28|macro|EXTI_EMR_EM28
DECL|EXTI_EMR_EM29_Msk|macro|EXTI_EMR_EM29_Msk
DECL|EXTI_EMR_EM29_Pos|macro|EXTI_EMR_EM29_Pos
DECL|EXTI_EMR_EM29|macro|EXTI_EMR_EM29
DECL|EXTI_EMR_EM2_Msk|macro|EXTI_EMR_EM2_Msk
DECL|EXTI_EMR_EM2_Pos|macro|EXTI_EMR_EM2_Pos
DECL|EXTI_EMR_EM2|macro|EXTI_EMR_EM2
DECL|EXTI_EMR_EM3_Msk|macro|EXTI_EMR_EM3_Msk
DECL|EXTI_EMR_EM3_Pos|macro|EXTI_EMR_EM3_Pos
DECL|EXTI_EMR_EM3|macro|EXTI_EMR_EM3
DECL|EXTI_EMR_EM4_Msk|macro|EXTI_EMR_EM4_Msk
DECL|EXTI_EMR_EM4_Pos|macro|EXTI_EMR_EM4_Pos
DECL|EXTI_EMR_EM4|macro|EXTI_EMR_EM4
DECL|EXTI_EMR_EM5_Msk|macro|EXTI_EMR_EM5_Msk
DECL|EXTI_EMR_EM5_Pos|macro|EXTI_EMR_EM5_Pos
DECL|EXTI_EMR_EM5|macro|EXTI_EMR_EM5
DECL|EXTI_EMR_EM6_Msk|macro|EXTI_EMR_EM6_Msk
DECL|EXTI_EMR_EM6_Pos|macro|EXTI_EMR_EM6_Pos
DECL|EXTI_EMR_EM6|macro|EXTI_EMR_EM6
DECL|EXTI_EMR_EM7_Msk|macro|EXTI_EMR_EM7_Msk
DECL|EXTI_EMR_EM7_Pos|macro|EXTI_EMR_EM7_Pos
DECL|EXTI_EMR_EM7|macro|EXTI_EMR_EM7
DECL|EXTI_EMR_EM8_Msk|macro|EXTI_EMR_EM8_Msk
DECL|EXTI_EMR_EM8_Pos|macro|EXTI_EMR_EM8_Pos
DECL|EXTI_EMR_EM8|macro|EXTI_EMR_EM8
DECL|EXTI_EMR_EM9_Msk|macro|EXTI_EMR_EM9_Msk
DECL|EXTI_EMR_EM9_Pos|macro|EXTI_EMR_EM9_Pos
DECL|EXTI_EMR_EM9|macro|EXTI_EMR_EM9
DECL|EXTI_FTSR_FT0_Msk|macro|EXTI_FTSR_FT0_Msk
DECL|EXTI_FTSR_FT0_Pos|macro|EXTI_FTSR_FT0_Pos
DECL|EXTI_FTSR_FT0|macro|EXTI_FTSR_FT0
DECL|EXTI_FTSR_FT10_Msk|macro|EXTI_FTSR_FT10_Msk
DECL|EXTI_FTSR_FT10_Pos|macro|EXTI_FTSR_FT10_Pos
DECL|EXTI_FTSR_FT10|macro|EXTI_FTSR_FT10
DECL|EXTI_FTSR_FT11_Msk|macro|EXTI_FTSR_FT11_Msk
DECL|EXTI_FTSR_FT11_Pos|macro|EXTI_FTSR_FT11_Pos
DECL|EXTI_FTSR_FT11|macro|EXTI_FTSR_FT11
DECL|EXTI_FTSR_FT12_Msk|macro|EXTI_FTSR_FT12_Msk
DECL|EXTI_FTSR_FT12_Pos|macro|EXTI_FTSR_FT12_Pos
DECL|EXTI_FTSR_FT12|macro|EXTI_FTSR_FT12
DECL|EXTI_FTSR_FT13_Msk|macro|EXTI_FTSR_FT13_Msk
DECL|EXTI_FTSR_FT13_Pos|macro|EXTI_FTSR_FT13_Pos
DECL|EXTI_FTSR_FT13|macro|EXTI_FTSR_FT13
DECL|EXTI_FTSR_FT14_Msk|macro|EXTI_FTSR_FT14_Msk
DECL|EXTI_FTSR_FT14_Pos|macro|EXTI_FTSR_FT14_Pos
DECL|EXTI_FTSR_FT14|macro|EXTI_FTSR_FT14
DECL|EXTI_FTSR_FT15_Msk|macro|EXTI_FTSR_FT15_Msk
DECL|EXTI_FTSR_FT15_Pos|macro|EXTI_FTSR_FT15_Pos
DECL|EXTI_FTSR_FT15|macro|EXTI_FTSR_FT15
DECL|EXTI_FTSR_FT16_Msk|macro|EXTI_FTSR_FT16_Msk
DECL|EXTI_FTSR_FT16_Pos|macro|EXTI_FTSR_FT16_Pos
DECL|EXTI_FTSR_FT16|macro|EXTI_FTSR_FT16
DECL|EXTI_FTSR_FT17_Msk|macro|EXTI_FTSR_FT17_Msk
DECL|EXTI_FTSR_FT17_Pos|macro|EXTI_FTSR_FT17_Pos
DECL|EXTI_FTSR_FT17|macro|EXTI_FTSR_FT17
DECL|EXTI_FTSR_FT19_Msk|macro|EXTI_FTSR_FT19_Msk
DECL|EXTI_FTSR_FT19_Pos|macro|EXTI_FTSR_FT19_Pos
DECL|EXTI_FTSR_FT19|macro|EXTI_FTSR_FT19
DECL|EXTI_FTSR_FT1_Msk|macro|EXTI_FTSR_FT1_Msk
DECL|EXTI_FTSR_FT1_Pos|macro|EXTI_FTSR_FT1_Pos
DECL|EXTI_FTSR_FT1|macro|EXTI_FTSR_FT1
DECL|EXTI_FTSR_FT20_Msk|macro|EXTI_FTSR_FT20_Msk
DECL|EXTI_FTSR_FT20_Pos|macro|EXTI_FTSR_FT20_Pos
DECL|EXTI_FTSR_FT20|macro|EXTI_FTSR_FT20
DECL|EXTI_FTSR_FT21_Msk|macro|EXTI_FTSR_FT21_Msk
DECL|EXTI_FTSR_FT21_Pos|macro|EXTI_FTSR_FT21_Pos
DECL|EXTI_FTSR_FT21|macro|EXTI_FTSR_FT21
DECL|EXTI_FTSR_FT22_Msk|macro|EXTI_FTSR_FT22_Msk
DECL|EXTI_FTSR_FT22_Pos|macro|EXTI_FTSR_FT22_Pos
DECL|EXTI_FTSR_FT22|macro|EXTI_FTSR_FT22
DECL|EXTI_FTSR_FT2_Msk|macro|EXTI_FTSR_FT2_Msk
DECL|EXTI_FTSR_FT2_Pos|macro|EXTI_FTSR_FT2_Pos
DECL|EXTI_FTSR_FT2|macro|EXTI_FTSR_FT2
DECL|EXTI_FTSR_FT3_Msk|macro|EXTI_FTSR_FT3_Msk
DECL|EXTI_FTSR_FT3_Pos|macro|EXTI_FTSR_FT3_Pos
DECL|EXTI_FTSR_FT3|macro|EXTI_FTSR_FT3
DECL|EXTI_FTSR_FT4_Msk|macro|EXTI_FTSR_FT4_Msk
DECL|EXTI_FTSR_FT4_Pos|macro|EXTI_FTSR_FT4_Pos
DECL|EXTI_FTSR_FT4|macro|EXTI_FTSR_FT4
DECL|EXTI_FTSR_FT5_Msk|macro|EXTI_FTSR_FT5_Msk
DECL|EXTI_FTSR_FT5_Pos|macro|EXTI_FTSR_FT5_Pos
DECL|EXTI_FTSR_FT5|macro|EXTI_FTSR_FT5
DECL|EXTI_FTSR_FT6_Msk|macro|EXTI_FTSR_FT6_Msk
DECL|EXTI_FTSR_FT6_Pos|macro|EXTI_FTSR_FT6_Pos
DECL|EXTI_FTSR_FT6|macro|EXTI_FTSR_FT6
DECL|EXTI_FTSR_FT7_Msk|macro|EXTI_FTSR_FT7_Msk
DECL|EXTI_FTSR_FT7_Pos|macro|EXTI_FTSR_FT7_Pos
DECL|EXTI_FTSR_FT7|macro|EXTI_FTSR_FT7
DECL|EXTI_FTSR_FT8_Msk|macro|EXTI_FTSR_FT8_Msk
DECL|EXTI_FTSR_FT8_Pos|macro|EXTI_FTSR_FT8_Pos
DECL|EXTI_FTSR_FT8|macro|EXTI_FTSR_FT8
DECL|EXTI_FTSR_FT9_Msk|macro|EXTI_FTSR_FT9_Msk
DECL|EXTI_FTSR_FT9_Pos|macro|EXTI_FTSR_FT9_Pos
DECL|EXTI_FTSR_FT9|macro|EXTI_FTSR_FT9
DECL|EXTI_FTSR_TR0|macro|EXTI_FTSR_TR0
DECL|EXTI_FTSR_TR10|macro|EXTI_FTSR_TR10
DECL|EXTI_FTSR_TR11|macro|EXTI_FTSR_TR11
DECL|EXTI_FTSR_TR12|macro|EXTI_FTSR_TR12
DECL|EXTI_FTSR_TR13|macro|EXTI_FTSR_TR13
DECL|EXTI_FTSR_TR14|macro|EXTI_FTSR_TR14
DECL|EXTI_FTSR_TR15|macro|EXTI_FTSR_TR15
DECL|EXTI_FTSR_TR16|macro|EXTI_FTSR_TR16
DECL|EXTI_FTSR_TR17|macro|EXTI_FTSR_TR17
DECL|EXTI_FTSR_TR19|macro|EXTI_FTSR_TR19
DECL|EXTI_FTSR_TR1|macro|EXTI_FTSR_TR1
DECL|EXTI_FTSR_TR20|macro|EXTI_FTSR_TR20
DECL|EXTI_FTSR_TR21|macro|EXTI_FTSR_TR21
DECL|EXTI_FTSR_TR22|macro|EXTI_FTSR_TR22
DECL|EXTI_FTSR_TR2|macro|EXTI_FTSR_TR2
DECL|EXTI_FTSR_TR3|macro|EXTI_FTSR_TR3
DECL|EXTI_FTSR_TR4|macro|EXTI_FTSR_TR4
DECL|EXTI_FTSR_TR5|macro|EXTI_FTSR_TR5
DECL|EXTI_FTSR_TR6|macro|EXTI_FTSR_TR6
DECL|EXTI_FTSR_TR7|macro|EXTI_FTSR_TR7
DECL|EXTI_FTSR_TR8|macro|EXTI_FTSR_TR8
DECL|EXTI_FTSR_TR9|macro|EXTI_FTSR_TR9
DECL|EXTI_IMR_IM0_Msk|macro|EXTI_IMR_IM0_Msk
DECL|EXTI_IMR_IM0_Pos|macro|EXTI_IMR_IM0_Pos
DECL|EXTI_IMR_IM0|macro|EXTI_IMR_IM0
DECL|EXTI_IMR_IM10_Msk|macro|EXTI_IMR_IM10_Msk
DECL|EXTI_IMR_IM10_Pos|macro|EXTI_IMR_IM10_Pos
DECL|EXTI_IMR_IM10|macro|EXTI_IMR_IM10
DECL|EXTI_IMR_IM11_Msk|macro|EXTI_IMR_IM11_Msk
DECL|EXTI_IMR_IM11_Pos|macro|EXTI_IMR_IM11_Pos
DECL|EXTI_IMR_IM11|macro|EXTI_IMR_IM11
DECL|EXTI_IMR_IM12_Msk|macro|EXTI_IMR_IM12_Msk
DECL|EXTI_IMR_IM12_Pos|macro|EXTI_IMR_IM12_Pos
DECL|EXTI_IMR_IM12|macro|EXTI_IMR_IM12
DECL|EXTI_IMR_IM13_Msk|macro|EXTI_IMR_IM13_Msk
DECL|EXTI_IMR_IM13_Pos|macro|EXTI_IMR_IM13_Pos
DECL|EXTI_IMR_IM13|macro|EXTI_IMR_IM13
DECL|EXTI_IMR_IM14_Msk|macro|EXTI_IMR_IM14_Msk
DECL|EXTI_IMR_IM14_Pos|macro|EXTI_IMR_IM14_Pos
DECL|EXTI_IMR_IM14|macro|EXTI_IMR_IM14
DECL|EXTI_IMR_IM15_Msk|macro|EXTI_IMR_IM15_Msk
DECL|EXTI_IMR_IM15_Pos|macro|EXTI_IMR_IM15_Pos
DECL|EXTI_IMR_IM15|macro|EXTI_IMR_IM15
DECL|EXTI_IMR_IM16_Msk|macro|EXTI_IMR_IM16_Msk
DECL|EXTI_IMR_IM16_Pos|macro|EXTI_IMR_IM16_Pos
DECL|EXTI_IMR_IM16|macro|EXTI_IMR_IM16
DECL|EXTI_IMR_IM17_Msk|macro|EXTI_IMR_IM17_Msk
DECL|EXTI_IMR_IM17_Pos|macro|EXTI_IMR_IM17_Pos
DECL|EXTI_IMR_IM17|macro|EXTI_IMR_IM17
DECL|EXTI_IMR_IM18_Msk|macro|EXTI_IMR_IM18_Msk
DECL|EXTI_IMR_IM18_Pos|macro|EXTI_IMR_IM18_Pos
DECL|EXTI_IMR_IM18|macro|EXTI_IMR_IM18
DECL|EXTI_IMR_IM19_Msk|macro|EXTI_IMR_IM19_Msk
DECL|EXTI_IMR_IM19_Pos|macro|EXTI_IMR_IM19_Pos
DECL|EXTI_IMR_IM19|macro|EXTI_IMR_IM19
DECL|EXTI_IMR_IM1_Msk|macro|EXTI_IMR_IM1_Msk
DECL|EXTI_IMR_IM1_Pos|macro|EXTI_IMR_IM1_Pos
DECL|EXTI_IMR_IM1|macro|EXTI_IMR_IM1
DECL|EXTI_IMR_IM20_Msk|macro|EXTI_IMR_IM20_Msk
DECL|EXTI_IMR_IM20_Pos|macro|EXTI_IMR_IM20_Pos
DECL|EXTI_IMR_IM20|macro|EXTI_IMR_IM20
DECL|EXTI_IMR_IM21_Msk|macro|EXTI_IMR_IM21_Msk
DECL|EXTI_IMR_IM21_Pos|macro|EXTI_IMR_IM21_Pos
DECL|EXTI_IMR_IM21|macro|EXTI_IMR_IM21
DECL|EXTI_IMR_IM22_Msk|macro|EXTI_IMR_IM22_Msk
DECL|EXTI_IMR_IM22_Pos|macro|EXTI_IMR_IM22_Pos
DECL|EXTI_IMR_IM22|macro|EXTI_IMR_IM22
DECL|EXTI_IMR_IM23_Msk|macro|EXTI_IMR_IM23_Msk
DECL|EXTI_IMR_IM23_Pos|macro|EXTI_IMR_IM23_Pos
DECL|EXTI_IMR_IM23|macro|EXTI_IMR_IM23
DECL|EXTI_IMR_IM25_Msk|macro|EXTI_IMR_IM25_Msk
DECL|EXTI_IMR_IM25_Pos|macro|EXTI_IMR_IM25_Pos
DECL|EXTI_IMR_IM25|macro|EXTI_IMR_IM25
DECL|EXTI_IMR_IM26_Msk|macro|EXTI_IMR_IM26_Msk
DECL|EXTI_IMR_IM26_Pos|macro|EXTI_IMR_IM26_Pos
DECL|EXTI_IMR_IM26|macro|EXTI_IMR_IM26
DECL|EXTI_IMR_IM28_Msk|macro|EXTI_IMR_IM28_Msk
DECL|EXTI_IMR_IM28_Pos|macro|EXTI_IMR_IM28_Pos
DECL|EXTI_IMR_IM28|macro|EXTI_IMR_IM28
DECL|EXTI_IMR_IM29_Msk|macro|EXTI_IMR_IM29_Msk
DECL|EXTI_IMR_IM29_Pos|macro|EXTI_IMR_IM29_Pos
DECL|EXTI_IMR_IM29|macro|EXTI_IMR_IM29
DECL|EXTI_IMR_IM2_Msk|macro|EXTI_IMR_IM2_Msk
DECL|EXTI_IMR_IM2_Pos|macro|EXTI_IMR_IM2_Pos
DECL|EXTI_IMR_IM2|macro|EXTI_IMR_IM2
DECL|EXTI_IMR_IM3_Msk|macro|EXTI_IMR_IM3_Msk
DECL|EXTI_IMR_IM3_Pos|macro|EXTI_IMR_IM3_Pos
DECL|EXTI_IMR_IM3|macro|EXTI_IMR_IM3
DECL|EXTI_IMR_IM4_Msk|macro|EXTI_IMR_IM4_Msk
DECL|EXTI_IMR_IM4_Pos|macro|EXTI_IMR_IM4_Pos
DECL|EXTI_IMR_IM4|macro|EXTI_IMR_IM4
DECL|EXTI_IMR_IM5_Msk|macro|EXTI_IMR_IM5_Msk
DECL|EXTI_IMR_IM5_Pos|macro|EXTI_IMR_IM5_Pos
DECL|EXTI_IMR_IM5|macro|EXTI_IMR_IM5
DECL|EXTI_IMR_IM6_Msk|macro|EXTI_IMR_IM6_Msk
DECL|EXTI_IMR_IM6_Pos|macro|EXTI_IMR_IM6_Pos
DECL|EXTI_IMR_IM6|macro|EXTI_IMR_IM6
DECL|EXTI_IMR_IM7_Msk|macro|EXTI_IMR_IM7_Msk
DECL|EXTI_IMR_IM7_Pos|macro|EXTI_IMR_IM7_Pos
DECL|EXTI_IMR_IM7|macro|EXTI_IMR_IM7
DECL|EXTI_IMR_IM8_Msk|macro|EXTI_IMR_IM8_Msk
DECL|EXTI_IMR_IM8_Pos|macro|EXTI_IMR_IM8_Pos
DECL|EXTI_IMR_IM8|macro|EXTI_IMR_IM8
DECL|EXTI_IMR_IM9_Msk|macro|EXTI_IMR_IM9_Msk
DECL|EXTI_IMR_IM9_Pos|macro|EXTI_IMR_IM9_Pos
DECL|EXTI_IMR_IM9|macro|EXTI_IMR_IM9
DECL|EXTI_IMR_IM_Msk|macro|EXTI_IMR_IM_Msk
DECL|EXTI_IMR_IM_Pos|macro|EXTI_IMR_IM_Pos
DECL|EXTI_IMR_IM|macro|EXTI_IMR_IM
DECL|EXTI_PR_PIF0_Msk|macro|EXTI_PR_PIF0_Msk
DECL|EXTI_PR_PIF0_Pos|macro|EXTI_PR_PIF0_Pos
DECL|EXTI_PR_PIF0|macro|EXTI_PR_PIF0
DECL|EXTI_PR_PIF10_Msk|macro|EXTI_PR_PIF10_Msk
DECL|EXTI_PR_PIF10_Pos|macro|EXTI_PR_PIF10_Pos
DECL|EXTI_PR_PIF10|macro|EXTI_PR_PIF10
DECL|EXTI_PR_PIF11_Msk|macro|EXTI_PR_PIF11_Msk
DECL|EXTI_PR_PIF11_Pos|macro|EXTI_PR_PIF11_Pos
DECL|EXTI_PR_PIF11|macro|EXTI_PR_PIF11
DECL|EXTI_PR_PIF12_Msk|macro|EXTI_PR_PIF12_Msk
DECL|EXTI_PR_PIF12_Pos|macro|EXTI_PR_PIF12_Pos
DECL|EXTI_PR_PIF12|macro|EXTI_PR_PIF12
DECL|EXTI_PR_PIF13_Msk|macro|EXTI_PR_PIF13_Msk
DECL|EXTI_PR_PIF13_Pos|macro|EXTI_PR_PIF13_Pos
DECL|EXTI_PR_PIF13|macro|EXTI_PR_PIF13
DECL|EXTI_PR_PIF14_Msk|macro|EXTI_PR_PIF14_Msk
DECL|EXTI_PR_PIF14_Pos|macro|EXTI_PR_PIF14_Pos
DECL|EXTI_PR_PIF14|macro|EXTI_PR_PIF14
DECL|EXTI_PR_PIF15_Msk|macro|EXTI_PR_PIF15_Msk
DECL|EXTI_PR_PIF15_Pos|macro|EXTI_PR_PIF15_Pos
DECL|EXTI_PR_PIF15|macro|EXTI_PR_PIF15
DECL|EXTI_PR_PIF16_Msk|macro|EXTI_PR_PIF16_Msk
DECL|EXTI_PR_PIF16_Pos|macro|EXTI_PR_PIF16_Pos
DECL|EXTI_PR_PIF16|macro|EXTI_PR_PIF16
DECL|EXTI_PR_PIF17_Msk|macro|EXTI_PR_PIF17_Msk
DECL|EXTI_PR_PIF17_Pos|macro|EXTI_PR_PIF17_Pos
DECL|EXTI_PR_PIF17|macro|EXTI_PR_PIF17
DECL|EXTI_PR_PIF19_Msk|macro|EXTI_PR_PIF19_Msk
DECL|EXTI_PR_PIF19_Pos|macro|EXTI_PR_PIF19_Pos
DECL|EXTI_PR_PIF19|macro|EXTI_PR_PIF19
DECL|EXTI_PR_PIF1_Msk|macro|EXTI_PR_PIF1_Msk
DECL|EXTI_PR_PIF1_Pos|macro|EXTI_PR_PIF1_Pos
DECL|EXTI_PR_PIF1|macro|EXTI_PR_PIF1
DECL|EXTI_PR_PIF20_Msk|macro|EXTI_PR_PIF20_Msk
DECL|EXTI_PR_PIF20_Pos|macro|EXTI_PR_PIF20_Pos
DECL|EXTI_PR_PIF20|macro|EXTI_PR_PIF20
DECL|EXTI_PR_PIF21_Msk|macro|EXTI_PR_PIF21_Msk
DECL|EXTI_PR_PIF21_Pos|macro|EXTI_PR_PIF21_Pos
DECL|EXTI_PR_PIF21|macro|EXTI_PR_PIF21
DECL|EXTI_PR_PIF22_Msk|macro|EXTI_PR_PIF22_Msk
DECL|EXTI_PR_PIF22_Pos|macro|EXTI_PR_PIF22_Pos
DECL|EXTI_PR_PIF22|macro|EXTI_PR_PIF22
DECL|EXTI_PR_PIF2_Msk|macro|EXTI_PR_PIF2_Msk
DECL|EXTI_PR_PIF2_Pos|macro|EXTI_PR_PIF2_Pos
DECL|EXTI_PR_PIF2|macro|EXTI_PR_PIF2
DECL|EXTI_PR_PIF3_Msk|macro|EXTI_PR_PIF3_Msk
DECL|EXTI_PR_PIF3_Pos|macro|EXTI_PR_PIF3_Pos
DECL|EXTI_PR_PIF3|macro|EXTI_PR_PIF3
DECL|EXTI_PR_PIF4_Msk|macro|EXTI_PR_PIF4_Msk
DECL|EXTI_PR_PIF4_Pos|macro|EXTI_PR_PIF4_Pos
DECL|EXTI_PR_PIF4|macro|EXTI_PR_PIF4
DECL|EXTI_PR_PIF5_Msk|macro|EXTI_PR_PIF5_Msk
DECL|EXTI_PR_PIF5_Pos|macro|EXTI_PR_PIF5_Pos
DECL|EXTI_PR_PIF5|macro|EXTI_PR_PIF5
DECL|EXTI_PR_PIF6_Msk|macro|EXTI_PR_PIF6_Msk
DECL|EXTI_PR_PIF6_Pos|macro|EXTI_PR_PIF6_Pos
DECL|EXTI_PR_PIF6|macro|EXTI_PR_PIF6
DECL|EXTI_PR_PIF7_Msk|macro|EXTI_PR_PIF7_Msk
DECL|EXTI_PR_PIF7_Pos|macro|EXTI_PR_PIF7_Pos
DECL|EXTI_PR_PIF7|macro|EXTI_PR_PIF7
DECL|EXTI_PR_PIF8_Msk|macro|EXTI_PR_PIF8_Msk
DECL|EXTI_PR_PIF8_Pos|macro|EXTI_PR_PIF8_Pos
DECL|EXTI_PR_PIF8|macro|EXTI_PR_PIF8
DECL|EXTI_PR_PIF9_Msk|macro|EXTI_PR_PIF9_Msk
DECL|EXTI_PR_PIF9_Pos|macro|EXTI_PR_PIF9_Pos
DECL|EXTI_PR_PIF9|macro|EXTI_PR_PIF9
DECL|EXTI_PR_PR0|macro|EXTI_PR_PR0
DECL|EXTI_PR_PR10|macro|EXTI_PR_PR10
DECL|EXTI_PR_PR11|macro|EXTI_PR_PR11
DECL|EXTI_PR_PR12|macro|EXTI_PR_PR12
DECL|EXTI_PR_PR13|macro|EXTI_PR_PR13
DECL|EXTI_PR_PR14|macro|EXTI_PR_PR14
DECL|EXTI_PR_PR15|macro|EXTI_PR_PR15
DECL|EXTI_PR_PR16|macro|EXTI_PR_PR16
DECL|EXTI_PR_PR17|macro|EXTI_PR_PR17
DECL|EXTI_PR_PR19|macro|EXTI_PR_PR19
DECL|EXTI_PR_PR1|macro|EXTI_PR_PR1
DECL|EXTI_PR_PR20|macro|EXTI_PR_PR20
DECL|EXTI_PR_PR21|macro|EXTI_PR_PR21
DECL|EXTI_PR_PR22|macro|EXTI_PR_PR22
DECL|EXTI_PR_PR2|macro|EXTI_PR_PR2
DECL|EXTI_PR_PR3|macro|EXTI_PR_PR3
DECL|EXTI_PR_PR4|macro|EXTI_PR_PR4
DECL|EXTI_PR_PR5|macro|EXTI_PR_PR5
DECL|EXTI_PR_PR6|macro|EXTI_PR_PR6
DECL|EXTI_PR_PR7|macro|EXTI_PR_PR7
DECL|EXTI_PR_PR8|macro|EXTI_PR_PR8
DECL|EXTI_PR_PR9|macro|EXTI_PR_PR9
DECL|EXTI_RTSR_RT0_Msk|macro|EXTI_RTSR_RT0_Msk
DECL|EXTI_RTSR_RT0_Pos|macro|EXTI_RTSR_RT0_Pos
DECL|EXTI_RTSR_RT0|macro|EXTI_RTSR_RT0
DECL|EXTI_RTSR_RT10_Msk|macro|EXTI_RTSR_RT10_Msk
DECL|EXTI_RTSR_RT10_Pos|macro|EXTI_RTSR_RT10_Pos
DECL|EXTI_RTSR_RT10|macro|EXTI_RTSR_RT10
DECL|EXTI_RTSR_RT11_Msk|macro|EXTI_RTSR_RT11_Msk
DECL|EXTI_RTSR_RT11_Pos|macro|EXTI_RTSR_RT11_Pos
DECL|EXTI_RTSR_RT11|macro|EXTI_RTSR_RT11
DECL|EXTI_RTSR_RT12_Msk|macro|EXTI_RTSR_RT12_Msk
DECL|EXTI_RTSR_RT12_Pos|macro|EXTI_RTSR_RT12_Pos
DECL|EXTI_RTSR_RT12|macro|EXTI_RTSR_RT12
DECL|EXTI_RTSR_RT13_Msk|macro|EXTI_RTSR_RT13_Msk
DECL|EXTI_RTSR_RT13_Pos|macro|EXTI_RTSR_RT13_Pos
DECL|EXTI_RTSR_RT13|macro|EXTI_RTSR_RT13
DECL|EXTI_RTSR_RT14_Msk|macro|EXTI_RTSR_RT14_Msk
DECL|EXTI_RTSR_RT14_Pos|macro|EXTI_RTSR_RT14_Pos
DECL|EXTI_RTSR_RT14|macro|EXTI_RTSR_RT14
DECL|EXTI_RTSR_RT15_Msk|macro|EXTI_RTSR_RT15_Msk
DECL|EXTI_RTSR_RT15_Pos|macro|EXTI_RTSR_RT15_Pos
DECL|EXTI_RTSR_RT15|macro|EXTI_RTSR_RT15
DECL|EXTI_RTSR_RT16_Msk|macro|EXTI_RTSR_RT16_Msk
DECL|EXTI_RTSR_RT16_Pos|macro|EXTI_RTSR_RT16_Pos
DECL|EXTI_RTSR_RT16|macro|EXTI_RTSR_RT16
DECL|EXTI_RTSR_RT17_Msk|macro|EXTI_RTSR_RT17_Msk
DECL|EXTI_RTSR_RT17_Pos|macro|EXTI_RTSR_RT17_Pos
DECL|EXTI_RTSR_RT17|macro|EXTI_RTSR_RT17
DECL|EXTI_RTSR_RT19_Msk|macro|EXTI_RTSR_RT19_Msk
DECL|EXTI_RTSR_RT19_Pos|macro|EXTI_RTSR_RT19_Pos
DECL|EXTI_RTSR_RT19|macro|EXTI_RTSR_RT19
DECL|EXTI_RTSR_RT1_Msk|macro|EXTI_RTSR_RT1_Msk
DECL|EXTI_RTSR_RT1_Pos|macro|EXTI_RTSR_RT1_Pos
DECL|EXTI_RTSR_RT1|macro|EXTI_RTSR_RT1
DECL|EXTI_RTSR_RT20_Msk|macro|EXTI_RTSR_RT20_Msk
DECL|EXTI_RTSR_RT20_Pos|macro|EXTI_RTSR_RT20_Pos
DECL|EXTI_RTSR_RT20|macro|EXTI_RTSR_RT20
DECL|EXTI_RTSR_RT21_Msk|macro|EXTI_RTSR_RT21_Msk
DECL|EXTI_RTSR_RT21_Pos|macro|EXTI_RTSR_RT21_Pos
DECL|EXTI_RTSR_RT21|macro|EXTI_RTSR_RT21
DECL|EXTI_RTSR_RT22_Msk|macro|EXTI_RTSR_RT22_Msk
DECL|EXTI_RTSR_RT22_Pos|macro|EXTI_RTSR_RT22_Pos
DECL|EXTI_RTSR_RT22|macro|EXTI_RTSR_RT22
DECL|EXTI_RTSR_RT2_Msk|macro|EXTI_RTSR_RT2_Msk
DECL|EXTI_RTSR_RT2_Pos|macro|EXTI_RTSR_RT2_Pos
DECL|EXTI_RTSR_RT2|macro|EXTI_RTSR_RT2
DECL|EXTI_RTSR_RT3_Msk|macro|EXTI_RTSR_RT3_Msk
DECL|EXTI_RTSR_RT3_Pos|macro|EXTI_RTSR_RT3_Pos
DECL|EXTI_RTSR_RT3|macro|EXTI_RTSR_RT3
DECL|EXTI_RTSR_RT4_Msk|macro|EXTI_RTSR_RT4_Msk
DECL|EXTI_RTSR_RT4_Pos|macro|EXTI_RTSR_RT4_Pos
DECL|EXTI_RTSR_RT4|macro|EXTI_RTSR_RT4
DECL|EXTI_RTSR_RT5_Msk|macro|EXTI_RTSR_RT5_Msk
DECL|EXTI_RTSR_RT5_Pos|macro|EXTI_RTSR_RT5_Pos
DECL|EXTI_RTSR_RT5|macro|EXTI_RTSR_RT5
DECL|EXTI_RTSR_RT6_Msk|macro|EXTI_RTSR_RT6_Msk
DECL|EXTI_RTSR_RT6_Pos|macro|EXTI_RTSR_RT6_Pos
DECL|EXTI_RTSR_RT6|macro|EXTI_RTSR_RT6
DECL|EXTI_RTSR_RT7_Msk|macro|EXTI_RTSR_RT7_Msk
DECL|EXTI_RTSR_RT7_Pos|macro|EXTI_RTSR_RT7_Pos
DECL|EXTI_RTSR_RT7|macro|EXTI_RTSR_RT7
DECL|EXTI_RTSR_RT8_Msk|macro|EXTI_RTSR_RT8_Msk
DECL|EXTI_RTSR_RT8_Pos|macro|EXTI_RTSR_RT8_Pos
DECL|EXTI_RTSR_RT8|macro|EXTI_RTSR_RT8
DECL|EXTI_RTSR_RT9_Msk|macro|EXTI_RTSR_RT9_Msk
DECL|EXTI_RTSR_RT9_Pos|macro|EXTI_RTSR_RT9_Pos
DECL|EXTI_RTSR_RT9|macro|EXTI_RTSR_RT9
DECL|EXTI_RTSR_TR0|macro|EXTI_RTSR_TR0
DECL|EXTI_RTSR_TR10|macro|EXTI_RTSR_TR10
DECL|EXTI_RTSR_TR11|macro|EXTI_RTSR_TR11
DECL|EXTI_RTSR_TR12|macro|EXTI_RTSR_TR12
DECL|EXTI_RTSR_TR13|macro|EXTI_RTSR_TR13
DECL|EXTI_RTSR_TR14|macro|EXTI_RTSR_TR14
DECL|EXTI_RTSR_TR15|macro|EXTI_RTSR_TR15
DECL|EXTI_RTSR_TR16|macro|EXTI_RTSR_TR16
DECL|EXTI_RTSR_TR17|macro|EXTI_RTSR_TR17
DECL|EXTI_RTSR_TR19|macro|EXTI_RTSR_TR19
DECL|EXTI_RTSR_TR1|macro|EXTI_RTSR_TR1
DECL|EXTI_RTSR_TR20|macro|EXTI_RTSR_TR20
DECL|EXTI_RTSR_TR21|macro|EXTI_RTSR_TR21
DECL|EXTI_RTSR_TR22|macro|EXTI_RTSR_TR22
DECL|EXTI_RTSR_TR2|macro|EXTI_RTSR_TR2
DECL|EXTI_RTSR_TR3|macro|EXTI_RTSR_TR3
DECL|EXTI_RTSR_TR4|macro|EXTI_RTSR_TR4
DECL|EXTI_RTSR_TR5|macro|EXTI_RTSR_TR5
DECL|EXTI_RTSR_TR6|macro|EXTI_RTSR_TR6
DECL|EXTI_RTSR_TR7|macro|EXTI_RTSR_TR7
DECL|EXTI_RTSR_TR8|macro|EXTI_RTSR_TR8
DECL|EXTI_RTSR_TR9|macro|EXTI_RTSR_TR9
DECL|EXTI_SWIER_SWI0_Msk|macro|EXTI_SWIER_SWI0_Msk
DECL|EXTI_SWIER_SWI0_Pos|macro|EXTI_SWIER_SWI0_Pos
DECL|EXTI_SWIER_SWI0|macro|EXTI_SWIER_SWI0
DECL|EXTI_SWIER_SWI10_Msk|macro|EXTI_SWIER_SWI10_Msk
DECL|EXTI_SWIER_SWI10_Pos|macro|EXTI_SWIER_SWI10_Pos
DECL|EXTI_SWIER_SWI10|macro|EXTI_SWIER_SWI10
DECL|EXTI_SWIER_SWI11_Msk|macro|EXTI_SWIER_SWI11_Msk
DECL|EXTI_SWIER_SWI11_Pos|macro|EXTI_SWIER_SWI11_Pos
DECL|EXTI_SWIER_SWI11|macro|EXTI_SWIER_SWI11
DECL|EXTI_SWIER_SWI12_Msk|macro|EXTI_SWIER_SWI12_Msk
DECL|EXTI_SWIER_SWI12_Pos|macro|EXTI_SWIER_SWI12_Pos
DECL|EXTI_SWIER_SWI12|macro|EXTI_SWIER_SWI12
DECL|EXTI_SWIER_SWI13_Msk|macro|EXTI_SWIER_SWI13_Msk
DECL|EXTI_SWIER_SWI13_Pos|macro|EXTI_SWIER_SWI13_Pos
DECL|EXTI_SWIER_SWI13|macro|EXTI_SWIER_SWI13
DECL|EXTI_SWIER_SWI14_Msk|macro|EXTI_SWIER_SWI14_Msk
DECL|EXTI_SWIER_SWI14_Pos|macro|EXTI_SWIER_SWI14_Pos
DECL|EXTI_SWIER_SWI14|macro|EXTI_SWIER_SWI14
DECL|EXTI_SWIER_SWI15_Msk|macro|EXTI_SWIER_SWI15_Msk
DECL|EXTI_SWIER_SWI15_Pos|macro|EXTI_SWIER_SWI15_Pos
DECL|EXTI_SWIER_SWI15|macro|EXTI_SWIER_SWI15
DECL|EXTI_SWIER_SWI16_Msk|macro|EXTI_SWIER_SWI16_Msk
DECL|EXTI_SWIER_SWI16_Pos|macro|EXTI_SWIER_SWI16_Pos
DECL|EXTI_SWIER_SWI16|macro|EXTI_SWIER_SWI16
DECL|EXTI_SWIER_SWI17_Msk|macro|EXTI_SWIER_SWI17_Msk
DECL|EXTI_SWIER_SWI17_Pos|macro|EXTI_SWIER_SWI17_Pos
DECL|EXTI_SWIER_SWI17|macro|EXTI_SWIER_SWI17
DECL|EXTI_SWIER_SWI19_Msk|macro|EXTI_SWIER_SWI19_Msk
DECL|EXTI_SWIER_SWI19_Pos|macro|EXTI_SWIER_SWI19_Pos
DECL|EXTI_SWIER_SWI19|macro|EXTI_SWIER_SWI19
DECL|EXTI_SWIER_SWI1_Msk|macro|EXTI_SWIER_SWI1_Msk
DECL|EXTI_SWIER_SWI1_Pos|macro|EXTI_SWIER_SWI1_Pos
DECL|EXTI_SWIER_SWI1|macro|EXTI_SWIER_SWI1
DECL|EXTI_SWIER_SWI20_Msk|macro|EXTI_SWIER_SWI20_Msk
DECL|EXTI_SWIER_SWI20_Pos|macro|EXTI_SWIER_SWI20_Pos
DECL|EXTI_SWIER_SWI20|macro|EXTI_SWIER_SWI20
DECL|EXTI_SWIER_SWI21_Msk|macro|EXTI_SWIER_SWI21_Msk
DECL|EXTI_SWIER_SWI21_Pos|macro|EXTI_SWIER_SWI21_Pos
DECL|EXTI_SWIER_SWI21|macro|EXTI_SWIER_SWI21
DECL|EXTI_SWIER_SWI22_Msk|macro|EXTI_SWIER_SWI22_Msk
DECL|EXTI_SWIER_SWI22_Pos|macro|EXTI_SWIER_SWI22_Pos
DECL|EXTI_SWIER_SWI22|macro|EXTI_SWIER_SWI22
DECL|EXTI_SWIER_SWI2_Msk|macro|EXTI_SWIER_SWI2_Msk
DECL|EXTI_SWIER_SWI2_Pos|macro|EXTI_SWIER_SWI2_Pos
DECL|EXTI_SWIER_SWI2|macro|EXTI_SWIER_SWI2
DECL|EXTI_SWIER_SWI3_Msk|macro|EXTI_SWIER_SWI3_Msk
DECL|EXTI_SWIER_SWI3_Pos|macro|EXTI_SWIER_SWI3_Pos
DECL|EXTI_SWIER_SWI3|macro|EXTI_SWIER_SWI3
DECL|EXTI_SWIER_SWI4_Msk|macro|EXTI_SWIER_SWI4_Msk
DECL|EXTI_SWIER_SWI4_Pos|macro|EXTI_SWIER_SWI4_Pos
DECL|EXTI_SWIER_SWI4|macro|EXTI_SWIER_SWI4
DECL|EXTI_SWIER_SWI5_Msk|macro|EXTI_SWIER_SWI5_Msk
DECL|EXTI_SWIER_SWI5_Pos|macro|EXTI_SWIER_SWI5_Pos
DECL|EXTI_SWIER_SWI5|macro|EXTI_SWIER_SWI5
DECL|EXTI_SWIER_SWI6_Msk|macro|EXTI_SWIER_SWI6_Msk
DECL|EXTI_SWIER_SWI6_Pos|macro|EXTI_SWIER_SWI6_Pos
DECL|EXTI_SWIER_SWI6|macro|EXTI_SWIER_SWI6
DECL|EXTI_SWIER_SWI7_Msk|macro|EXTI_SWIER_SWI7_Msk
DECL|EXTI_SWIER_SWI7_Pos|macro|EXTI_SWIER_SWI7_Pos
DECL|EXTI_SWIER_SWI7|macro|EXTI_SWIER_SWI7
DECL|EXTI_SWIER_SWI8_Msk|macro|EXTI_SWIER_SWI8_Msk
DECL|EXTI_SWIER_SWI8_Pos|macro|EXTI_SWIER_SWI8_Pos
DECL|EXTI_SWIER_SWI8|macro|EXTI_SWIER_SWI8
DECL|EXTI_SWIER_SWI9_Msk|macro|EXTI_SWIER_SWI9_Msk
DECL|EXTI_SWIER_SWI9_Pos|macro|EXTI_SWIER_SWI9_Pos
DECL|EXTI_SWIER_SWI9|macro|EXTI_SWIER_SWI9
DECL|EXTI_SWIER_SWIER0|macro|EXTI_SWIER_SWIER0
DECL|EXTI_SWIER_SWIER10|macro|EXTI_SWIER_SWIER10
DECL|EXTI_SWIER_SWIER11|macro|EXTI_SWIER_SWIER11
DECL|EXTI_SWIER_SWIER12|macro|EXTI_SWIER_SWIER12
DECL|EXTI_SWIER_SWIER13|macro|EXTI_SWIER_SWIER13
DECL|EXTI_SWIER_SWIER14|macro|EXTI_SWIER_SWIER14
DECL|EXTI_SWIER_SWIER15|macro|EXTI_SWIER_SWIER15
DECL|EXTI_SWIER_SWIER16|macro|EXTI_SWIER_SWIER16
DECL|EXTI_SWIER_SWIER17|macro|EXTI_SWIER_SWIER17
DECL|EXTI_SWIER_SWIER19|macro|EXTI_SWIER_SWIER19
DECL|EXTI_SWIER_SWIER1|macro|EXTI_SWIER_SWIER1
DECL|EXTI_SWIER_SWIER20|macro|EXTI_SWIER_SWIER20
DECL|EXTI_SWIER_SWIER21|macro|EXTI_SWIER_SWIER21
DECL|EXTI_SWIER_SWIER22|macro|EXTI_SWIER_SWIER22
DECL|EXTI_SWIER_SWIER2|macro|EXTI_SWIER_SWIER2
DECL|EXTI_SWIER_SWIER3|macro|EXTI_SWIER_SWIER3
DECL|EXTI_SWIER_SWIER4|macro|EXTI_SWIER_SWIER4
DECL|EXTI_SWIER_SWIER5|macro|EXTI_SWIER_SWIER5
DECL|EXTI_SWIER_SWIER6|macro|EXTI_SWIER_SWIER6
DECL|EXTI_SWIER_SWIER7|macro|EXTI_SWIER_SWIER7
DECL|EXTI_SWIER_SWIER8|macro|EXTI_SWIER_SWIER8
DECL|EXTI_SWIER_SWIER9|macro|EXTI_SWIER_SWIER9
DECL|EXTI_TypeDef|typedef|}EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FIREWALL_BASE|macro|FIREWALL_BASE
DECL|FIREWALL_TypeDef|typedef|} FIREWALL_TypeDef;
DECL|FIREWALL|macro|FIREWALL
DECL|FLASHSIZE_BASE|macro|FLASHSIZE_BASE
DECL|FLASH_ACR_DISAB_BUF_Msk|macro|FLASH_ACR_DISAB_BUF_Msk
DECL|FLASH_ACR_DISAB_BUF_Pos|macro|FLASH_ACR_DISAB_BUF_Pos
DECL|FLASH_ACR_DISAB_BUF|macro|FLASH_ACR_DISAB_BUF
DECL|FLASH_ACR_LATENCY_Msk|macro|FLASH_ACR_LATENCY_Msk
DECL|FLASH_ACR_LATENCY_Pos|macro|FLASH_ACR_LATENCY_Pos
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRE_READ_Msk|macro|FLASH_ACR_PRE_READ_Msk
DECL|FLASH_ACR_PRE_READ_Pos|macro|FLASH_ACR_PRE_READ_Pos
DECL|FLASH_ACR_PRE_READ|macro|FLASH_ACR_PRE_READ
DECL|FLASH_ACR_PRFTEN_Msk|macro|FLASH_ACR_PRFTEN_Msk
DECL|FLASH_ACR_PRFTEN_Pos|macro|FLASH_ACR_PRFTEN_Pos
DECL|FLASH_ACR_PRFTEN|macro|FLASH_ACR_PRFTEN
DECL|FLASH_ACR_RUN_PD_Msk|macro|FLASH_ACR_RUN_PD_Msk
DECL|FLASH_ACR_RUN_PD_Pos|macro|FLASH_ACR_RUN_PD_Pos
DECL|FLASH_ACR_RUN_PD|macro|FLASH_ACR_RUN_PD
DECL|FLASH_ACR_SLEEP_PD_Msk|macro|FLASH_ACR_SLEEP_PD_Msk
DECL|FLASH_ACR_SLEEP_PD_Pos|macro|FLASH_ACR_SLEEP_PD_Pos
DECL|FLASH_ACR_SLEEP_PD|macro|FLASH_ACR_SLEEP_PD
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_END|macro|FLASH_END
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 3, /*!< FLASH Interrupt */
DECL|FLASH_OPTKEYR_OPTKEYR_Msk|macro|FLASH_OPTKEYR_OPTKEYR_Msk
DECL|FLASH_OPTKEYR_OPTKEYR_Pos|macro|FLASH_OPTKEYR_OPTKEYR_Pos
DECL|FLASH_OPTKEYR_OPTKEYR|macro|FLASH_OPTKEYR_OPTKEYR
DECL|FLASH_OPTR_BOOT1_Msk|macro|FLASH_OPTR_BOOT1_Msk
DECL|FLASH_OPTR_BOOT1_Pos|macro|FLASH_OPTR_BOOT1_Pos
DECL|FLASH_OPTR_BOOT1|macro|FLASH_OPTR_BOOT1
DECL|FLASH_OPTR_BOR_LEV_Msk|macro|FLASH_OPTR_BOR_LEV_Msk
DECL|FLASH_OPTR_BOR_LEV_Pos|macro|FLASH_OPTR_BOR_LEV_Pos
DECL|FLASH_OPTR_BOR_LEV|macro|FLASH_OPTR_BOR_LEV
DECL|FLASH_OPTR_IWDG_SW_Msk|macro|FLASH_OPTR_IWDG_SW_Msk
DECL|FLASH_OPTR_IWDG_SW_Pos|macro|FLASH_OPTR_IWDG_SW_Pos
DECL|FLASH_OPTR_IWDG_SW|macro|FLASH_OPTR_IWDG_SW
DECL|FLASH_OPTR_RDPROT_Msk|macro|FLASH_OPTR_RDPROT_Msk
DECL|FLASH_OPTR_RDPROT_Pos|macro|FLASH_OPTR_RDPROT_Pos
DECL|FLASH_OPTR_RDPROT|macro|FLASH_OPTR_RDPROT
DECL|FLASH_OPTR_USER_Msk|macro|FLASH_OPTR_USER_Msk
DECL|FLASH_OPTR_USER_Pos|macro|FLASH_OPTR_USER_Pos
DECL|FLASH_OPTR_USER|macro|FLASH_OPTR_USER
DECL|FLASH_OPTR_WPRMOD_Msk|macro|FLASH_OPTR_WPRMOD_Msk
DECL|FLASH_OPTR_WPRMOD_Pos|macro|FLASH_OPTR_WPRMOD_Pos
DECL|FLASH_OPTR_WPRMOD|macro|FLASH_OPTR_WPRMOD
DECL|FLASH_OPTR_nRST_STDBY_Msk|macro|FLASH_OPTR_nRST_STDBY_Msk
DECL|FLASH_OPTR_nRST_STDBY_Pos|macro|FLASH_OPTR_nRST_STDBY_Pos
DECL|FLASH_OPTR_nRST_STDBY|macro|FLASH_OPTR_nRST_STDBY
DECL|FLASH_OPTR_nRST_STOP_Msk|macro|FLASH_OPTR_nRST_STOP_Msk
DECL|FLASH_OPTR_nRST_STOP_Pos|macro|FLASH_OPTR_nRST_STOP_Pos
DECL|FLASH_OPTR_nRST_STOP|macro|FLASH_OPTR_nRST_STOP
DECL|FLASH_PDKEYR_PDKEYR_Msk|macro|FLASH_PDKEYR_PDKEYR_Msk
DECL|FLASH_PDKEYR_PDKEYR_Pos|macro|FLASH_PDKEYR_PDKEYR_Pos
DECL|FLASH_PDKEYR_PDKEYR|macro|FLASH_PDKEYR_PDKEYR
DECL|FLASH_PECR_DATA_Msk|macro|FLASH_PECR_DATA_Msk
DECL|FLASH_PECR_DATA_Pos|macro|FLASH_PECR_DATA_Pos
DECL|FLASH_PECR_DATA|macro|FLASH_PECR_DATA
DECL|FLASH_PECR_EOPIE_Msk|macro|FLASH_PECR_EOPIE_Msk
DECL|FLASH_PECR_EOPIE_Pos|macro|FLASH_PECR_EOPIE_Pos
DECL|FLASH_PECR_EOPIE|macro|FLASH_PECR_EOPIE
DECL|FLASH_PECR_ERASE_Msk|macro|FLASH_PECR_ERASE_Msk
DECL|FLASH_PECR_ERASE_Pos|macro|FLASH_PECR_ERASE_Pos
DECL|FLASH_PECR_ERASE|macro|FLASH_PECR_ERASE
DECL|FLASH_PECR_ERRIE_Msk|macro|FLASH_PECR_ERRIE_Msk
DECL|FLASH_PECR_ERRIE_Pos|macro|FLASH_PECR_ERRIE_Pos
DECL|FLASH_PECR_ERRIE|macro|FLASH_PECR_ERRIE
DECL|FLASH_PECR_FIX_Msk|macro|FLASH_PECR_FIX_Msk
DECL|FLASH_PECR_FIX_Pos|macro|FLASH_PECR_FIX_Pos
DECL|FLASH_PECR_FIX|macro|FLASH_PECR_FIX
DECL|FLASH_PECR_FPRG_Msk|macro|FLASH_PECR_FPRG_Msk
DECL|FLASH_PECR_FPRG_Pos|macro|FLASH_PECR_FPRG_Pos
DECL|FLASH_PECR_FPRG|macro|FLASH_PECR_FPRG
DECL|FLASH_PECR_HALF_ARRAY_Msk|macro|FLASH_PECR_HALF_ARRAY_Msk
DECL|FLASH_PECR_HALF_ARRAY_Pos|macro|FLASH_PECR_HALF_ARRAY_Pos
DECL|FLASH_PECR_HALF_ARRAY|macro|FLASH_PECR_HALF_ARRAY
DECL|FLASH_PECR_OBL_LAUNCH_Msk|macro|FLASH_PECR_OBL_LAUNCH_Msk
DECL|FLASH_PECR_OBL_LAUNCH_Pos|macro|FLASH_PECR_OBL_LAUNCH_Pos
DECL|FLASH_PECR_OBL_LAUNCH|macro|FLASH_PECR_OBL_LAUNCH
DECL|FLASH_PECR_OPTLOCK_Msk|macro|FLASH_PECR_OPTLOCK_Msk
DECL|FLASH_PECR_OPTLOCK_Pos|macro|FLASH_PECR_OPTLOCK_Pos
DECL|FLASH_PECR_OPTLOCK|macro|FLASH_PECR_OPTLOCK
DECL|FLASH_PECR_PELOCK_Msk|macro|FLASH_PECR_PELOCK_Msk
DECL|FLASH_PECR_PELOCK_Pos|macro|FLASH_PECR_PELOCK_Pos
DECL|FLASH_PECR_PELOCK|macro|FLASH_PECR_PELOCK
DECL|FLASH_PECR_PRGLOCK_Msk|macro|FLASH_PECR_PRGLOCK_Msk
DECL|FLASH_PECR_PRGLOCK_Pos|macro|FLASH_PECR_PRGLOCK_Pos
DECL|FLASH_PECR_PRGLOCK|macro|FLASH_PECR_PRGLOCK
DECL|FLASH_PECR_PROG_Msk|macro|FLASH_PECR_PROG_Msk
DECL|FLASH_PECR_PROG_Pos|macro|FLASH_PECR_PROG_Pos
DECL|FLASH_PECR_PROG|macro|FLASH_PECR_PROG
DECL|FLASH_PEKEYR_PEKEYR_Msk|macro|FLASH_PEKEYR_PEKEYR_Msk
DECL|FLASH_PEKEYR_PEKEYR_Pos|macro|FLASH_PEKEYR_PEKEYR_Pos
DECL|FLASH_PEKEYR_PEKEYR|macro|FLASH_PEKEYR_PEKEYR
DECL|FLASH_PRGKEYR_PRGKEYR_Msk|macro|FLASH_PRGKEYR_PRGKEYR_Msk
DECL|FLASH_PRGKEYR_PRGKEYR_Pos|macro|FLASH_PRGKEYR_PRGKEYR_Pos
DECL|FLASH_PRGKEYR_PRGKEYR|macro|FLASH_PRGKEYR_PRGKEYR
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SR_BSY_Msk|macro|FLASH_SR_BSY_Msk
DECL|FLASH_SR_BSY_Pos|macro|FLASH_SR_BSY_Pos
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_ENDHV|macro|FLASH_SR_ENDHV
DECL|FLASH_SR_ENHV|macro|FLASH_SR_ENHV
DECL|FLASH_SR_EOP_Msk|macro|FLASH_SR_EOP_Msk
DECL|FLASH_SR_EOP_Pos|macro|FLASH_SR_EOP_Pos
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_FWWERR_Msk|macro|FLASH_SR_FWWERR_Msk
DECL|FLASH_SR_FWWERR_Pos|macro|FLASH_SR_FWWERR_Pos
DECL|FLASH_SR_FWWERR|macro|FLASH_SR_FWWERR
DECL|FLASH_SR_FWWER|macro|FLASH_SR_FWWER
DECL|FLASH_SR_HVOFF_Msk|macro|FLASH_SR_HVOFF_Msk
DECL|FLASH_SR_HVOFF_Pos|macro|FLASH_SR_HVOFF_Pos
DECL|FLASH_SR_HVOFF|macro|FLASH_SR_HVOFF
DECL|FLASH_SR_NOTZEROERR_Msk|macro|FLASH_SR_NOTZEROERR_Msk
DECL|FLASH_SR_NOTZEROERR_Pos|macro|FLASH_SR_NOTZEROERR_Pos
DECL|FLASH_SR_NOTZEROERR|macro|FLASH_SR_NOTZEROERR
DECL|FLASH_SR_OPTVERR_Msk|macro|FLASH_SR_OPTVERR_Msk
DECL|FLASH_SR_OPTVERR_Pos|macro|FLASH_SR_OPTVERR_Pos
DECL|FLASH_SR_OPTVERR|macro|FLASH_SR_OPTVERR
DECL|FLASH_SR_PGAERR_Msk|macro|FLASH_SR_PGAERR_Msk
DECL|FLASH_SR_PGAERR_Pos|macro|FLASH_SR_PGAERR_Pos
DECL|FLASH_SR_PGAERR|macro|FLASH_SR_PGAERR
DECL|FLASH_SR_RDERR_Msk|macro|FLASH_SR_RDERR_Msk
DECL|FLASH_SR_RDERR_Pos|macro|FLASH_SR_RDERR_Pos
DECL|FLASH_SR_RDERR|macro|FLASH_SR_RDERR
DECL|FLASH_SR_READY_Msk|macro|FLASH_SR_READY_Msk
DECL|FLASH_SR_READY_Pos|macro|FLASH_SR_READY_Pos
DECL|FLASH_SR_READY|macro|FLASH_SR_READY
DECL|FLASH_SR_SIZERR_Msk|macro|FLASH_SR_SIZERR_Msk
DECL|FLASH_SR_SIZERR_Pos|macro|FLASH_SR_SIZERR_Pos
DECL|FLASH_SR_SIZERR|macro|FLASH_SR_SIZERR
DECL|FLASH_SR_WRPERR_Msk|macro|FLASH_SR_WRPERR_Msk
DECL|FLASH_SR_WRPERR_Pos|macro|FLASH_SR_WRPERR_Pos
DECL|FLASH_SR_WRPERR|macro|FLASH_SR_WRPERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH_WRPR_WRP_Msk|macro|FLASH_WRPR_WRP_Msk
DECL|FLASH_WRPR_WRP_Pos|macro|FLASH_WRPR_WRP_Pos
DECL|FLASH_WRPR_WRP|macro|FLASH_WRPR_WRP
DECL|FLASH|macro|FLASH
DECL|FNR|member|__IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
DECL|FTSR|member|__IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */
DECL|FW_CR_FPA_Msk|macro|FW_CR_FPA_Msk
DECL|FW_CR_FPA_Pos|macro|FW_CR_FPA_Pos
DECL|FW_CR_FPA|macro|FW_CR_FPA
DECL|FW_CR_VDE_Msk|macro|FW_CR_VDE_Msk
DECL|FW_CR_VDE_Pos|macro|FW_CR_VDE_Pos
DECL|FW_CR_VDE|macro|FW_CR_VDE
DECL|FW_CR_VDS_Msk|macro|FW_CR_VDS_Msk
DECL|FW_CR_VDS_Pos|macro|FW_CR_VDS_Pos
DECL|FW_CR_VDS|macro|FW_CR_VDS
DECL|FW_CSL_LENG_Msk|macro|FW_CSL_LENG_Msk
DECL|FW_CSL_LENG_Pos|macro|FW_CSL_LENG_Pos
DECL|FW_CSL_LENG|macro|FW_CSL_LENG
DECL|FW_CSSA_ADD_Msk|macro|FW_CSSA_ADD_Msk
DECL|FW_CSSA_ADD_Pos|macro|FW_CSSA_ADD_Pos
DECL|FW_CSSA_ADD|macro|FW_CSSA_ADD
DECL|FW_NVDSL_LENG_Msk|macro|FW_NVDSL_LENG_Msk
DECL|FW_NVDSL_LENG_Pos|macro|FW_NVDSL_LENG_Pos
DECL|FW_NVDSL_LENG|macro|FW_NVDSL_LENG
DECL|FW_NVDSSA_ADD_Msk|macro|FW_NVDSSA_ADD_Msk
DECL|FW_NVDSSA_ADD_Pos|macro|FW_NVDSSA_ADD_Pos
DECL|FW_NVDSSA_ADD|macro|FW_NVDSSA_ADD
DECL|FW_VDSL_LENG_Msk|macro|FW_VDSL_LENG_Msk
DECL|FW_VDSL_LENG_Pos|macro|FW_VDSL_LENG_Pos
DECL|FW_VDSL_LENG|macro|FW_VDSL_LENG
DECL|FW_VDSSA_ADD_Msk|macro|FW_VDSSA_ADD_Msk
DECL|FW_VDSSA_ADD_Pos|macro|FW_VDSSA_ADD_Pos
DECL|FW_VDSSA_ADD|macro|FW_VDSSA_ADD
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOH_BASE|macro|GPIOH_BASE
DECL|GPIOH|macro|GPIOH
DECL|GPIO_AFRH_AFRH0_Msk|macro|GPIO_AFRH_AFRH0_Msk
DECL|GPIO_AFRH_AFRH0_Pos|macro|GPIO_AFRH_AFRH0_Pos
DECL|GPIO_AFRH_AFRH0|macro|GPIO_AFRH_AFRH0
DECL|GPIO_AFRH_AFRH1_Msk|macro|GPIO_AFRH_AFRH1_Msk
DECL|GPIO_AFRH_AFRH1_Pos|macro|GPIO_AFRH_AFRH1_Pos
DECL|GPIO_AFRH_AFRH1|macro|GPIO_AFRH_AFRH1
DECL|GPIO_AFRH_AFRH2_Msk|macro|GPIO_AFRH_AFRH2_Msk
DECL|GPIO_AFRH_AFRH2_Pos|macro|GPIO_AFRH_AFRH2_Pos
DECL|GPIO_AFRH_AFRH2|macro|GPIO_AFRH_AFRH2
DECL|GPIO_AFRH_AFRH3_Msk|macro|GPIO_AFRH_AFRH3_Msk
DECL|GPIO_AFRH_AFRH3_Pos|macro|GPIO_AFRH_AFRH3_Pos
DECL|GPIO_AFRH_AFRH3|macro|GPIO_AFRH_AFRH3
DECL|GPIO_AFRH_AFRH4_Msk|macro|GPIO_AFRH_AFRH4_Msk
DECL|GPIO_AFRH_AFRH4_Pos|macro|GPIO_AFRH_AFRH4_Pos
DECL|GPIO_AFRH_AFRH4|macro|GPIO_AFRH_AFRH4
DECL|GPIO_AFRH_AFRH5_Msk|macro|GPIO_AFRH_AFRH5_Msk
DECL|GPIO_AFRH_AFRH5_Pos|macro|GPIO_AFRH_AFRH5_Pos
DECL|GPIO_AFRH_AFRH5|macro|GPIO_AFRH_AFRH5
DECL|GPIO_AFRH_AFRH6_Msk|macro|GPIO_AFRH_AFRH6_Msk
DECL|GPIO_AFRH_AFRH6_Pos|macro|GPIO_AFRH_AFRH6_Pos
DECL|GPIO_AFRH_AFRH6|macro|GPIO_AFRH_AFRH6
DECL|GPIO_AFRH_AFRH7_Msk|macro|GPIO_AFRH_AFRH7_Msk
DECL|GPIO_AFRH_AFRH7_Pos|macro|GPIO_AFRH_AFRH7_Pos
DECL|GPIO_AFRH_AFRH7|macro|GPIO_AFRH_AFRH7
DECL|GPIO_AFRL_AFRL0_Msk|macro|GPIO_AFRL_AFRL0_Msk
DECL|GPIO_AFRL_AFRL0_Pos|macro|GPIO_AFRL_AFRL0_Pos
DECL|GPIO_AFRL_AFRL0|macro|GPIO_AFRL_AFRL0
DECL|GPIO_AFRL_AFRL1_Msk|macro|GPIO_AFRL_AFRL1_Msk
DECL|GPIO_AFRL_AFRL1_Pos|macro|GPIO_AFRL_AFRL1_Pos
DECL|GPIO_AFRL_AFRL1|macro|GPIO_AFRL_AFRL1
DECL|GPIO_AFRL_AFRL2_Msk|macro|GPIO_AFRL_AFRL2_Msk
DECL|GPIO_AFRL_AFRL2_Pos|macro|GPIO_AFRL_AFRL2_Pos
DECL|GPIO_AFRL_AFRL2|macro|GPIO_AFRL_AFRL2
DECL|GPIO_AFRL_AFRL3_Msk|macro|GPIO_AFRL_AFRL3_Msk
DECL|GPIO_AFRL_AFRL3_Pos|macro|GPIO_AFRL_AFRL3_Pos
DECL|GPIO_AFRL_AFRL3|macro|GPIO_AFRL_AFRL3
DECL|GPIO_AFRL_AFRL4_Msk|macro|GPIO_AFRL_AFRL4_Msk
DECL|GPIO_AFRL_AFRL4_Pos|macro|GPIO_AFRL_AFRL4_Pos
DECL|GPIO_AFRL_AFRL4|macro|GPIO_AFRL_AFRL4
DECL|GPIO_AFRL_AFRL5_Msk|macro|GPIO_AFRL_AFRL5_Msk
DECL|GPIO_AFRL_AFRL5_Pos|macro|GPIO_AFRL_AFRL5_Pos
DECL|GPIO_AFRL_AFRL5|macro|GPIO_AFRL_AFRL5
DECL|GPIO_AFRL_AFRL6_Msk|macro|GPIO_AFRL_AFRL6_Msk
DECL|GPIO_AFRL_AFRL6_Pos|macro|GPIO_AFRL_AFRL6_Pos
DECL|GPIO_AFRL_AFRL6|macro|GPIO_AFRL_AFRL6
DECL|GPIO_AFRL_AFRL7_Msk|macro|GPIO_AFRL_AFRL7_Msk
DECL|GPIO_AFRL_AFRL7_Pos|macro|GPIO_AFRL_AFRL7_Pos
DECL|GPIO_AFRL_AFRL7|macro|GPIO_AFRL_AFRL7
DECL|GPIO_BRR_BR_0|macro|GPIO_BRR_BR_0
DECL|GPIO_BRR_BR_10|macro|GPIO_BRR_BR_10
DECL|GPIO_BRR_BR_11|macro|GPIO_BRR_BR_11
DECL|GPIO_BRR_BR_12|macro|GPIO_BRR_BR_12
DECL|GPIO_BRR_BR_13|macro|GPIO_BRR_BR_13
DECL|GPIO_BRR_BR_14|macro|GPIO_BRR_BR_14
DECL|GPIO_BRR_BR_15|macro|GPIO_BRR_BR_15
DECL|GPIO_BRR_BR_1|macro|GPIO_BRR_BR_1
DECL|GPIO_BRR_BR_2|macro|GPIO_BRR_BR_2
DECL|GPIO_BRR_BR_3|macro|GPIO_BRR_BR_3
DECL|GPIO_BRR_BR_4|macro|GPIO_BRR_BR_4
DECL|GPIO_BRR_BR_5|macro|GPIO_BRR_BR_5
DECL|GPIO_BRR_BR_6|macro|GPIO_BRR_BR_6
DECL|GPIO_BRR_BR_7|macro|GPIO_BRR_BR_7
DECL|GPIO_BRR_BR_8|macro|GPIO_BRR_BR_8
DECL|GPIO_BRR_BR_9|macro|GPIO_BRR_BR_9
DECL|GPIO_BSRR_BR_0|macro|GPIO_BSRR_BR_0
DECL|GPIO_BSRR_BR_10|macro|GPIO_BSRR_BR_10
DECL|GPIO_BSRR_BR_11|macro|GPIO_BSRR_BR_11
DECL|GPIO_BSRR_BR_12|macro|GPIO_BSRR_BR_12
DECL|GPIO_BSRR_BR_13|macro|GPIO_BSRR_BR_13
DECL|GPIO_BSRR_BR_14|macro|GPIO_BSRR_BR_14
DECL|GPIO_BSRR_BR_15|macro|GPIO_BSRR_BR_15
DECL|GPIO_BSRR_BR_1|macro|GPIO_BSRR_BR_1
DECL|GPIO_BSRR_BR_2|macro|GPIO_BSRR_BR_2
DECL|GPIO_BSRR_BR_3|macro|GPIO_BSRR_BR_3
DECL|GPIO_BSRR_BR_4|macro|GPIO_BSRR_BR_4
DECL|GPIO_BSRR_BR_5|macro|GPIO_BSRR_BR_5
DECL|GPIO_BSRR_BR_6|macro|GPIO_BSRR_BR_6
DECL|GPIO_BSRR_BR_7|macro|GPIO_BSRR_BR_7
DECL|GPIO_BSRR_BR_8|macro|GPIO_BSRR_BR_8
DECL|GPIO_BSRR_BR_9|macro|GPIO_BSRR_BR_9
DECL|GPIO_BSRR_BS_0|macro|GPIO_BSRR_BS_0
DECL|GPIO_BSRR_BS_10|macro|GPIO_BSRR_BS_10
DECL|GPIO_BSRR_BS_11|macro|GPIO_BSRR_BS_11
DECL|GPIO_BSRR_BS_12|macro|GPIO_BSRR_BS_12
DECL|GPIO_BSRR_BS_13|macro|GPIO_BSRR_BS_13
DECL|GPIO_BSRR_BS_14|macro|GPIO_BSRR_BS_14
DECL|GPIO_BSRR_BS_15|macro|GPIO_BSRR_BS_15
DECL|GPIO_BSRR_BS_1|macro|GPIO_BSRR_BS_1
DECL|GPIO_BSRR_BS_2|macro|GPIO_BSRR_BS_2
DECL|GPIO_BSRR_BS_3|macro|GPIO_BSRR_BS_3
DECL|GPIO_BSRR_BS_4|macro|GPIO_BSRR_BS_4
DECL|GPIO_BSRR_BS_5|macro|GPIO_BSRR_BS_5
DECL|GPIO_BSRR_BS_6|macro|GPIO_BSRR_BS_6
DECL|GPIO_BSRR_BS_7|macro|GPIO_BSRR_BS_7
DECL|GPIO_BSRR_BS_8|macro|GPIO_BSRR_BS_8
DECL|GPIO_BSRR_BS_9|macro|GPIO_BSRR_BS_9
DECL|GPIO_IDR_ID0_Msk|macro|GPIO_IDR_ID0_Msk
DECL|GPIO_IDR_ID0_Pos|macro|GPIO_IDR_ID0_Pos
DECL|GPIO_IDR_ID0|macro|GPIO_IDR_ID0
DECL|GPIO_IDR_ID10_Msk|macro|GPIO_IDR_ID10_Msk
DECL|GPIO_IDR_ID10_Pos|macro|GPIO_IDR_ID10_Pos
DECL|GPIO_IDR_ID10|macro|GPIO_IDR_ID10
DECL|GPIO_IDR_ID11_Msk|macro|GPIO_IDR_ID11_Msk
DECL|GPIO_IDR_ID11_Pos|macro|GPIO_IDR_ID11_Pos
DECL|GPIO_IDR_ID11|macro|GPIO_IDR_ID11
DECL|GPIO_IDR_ID12_Msk|macro|GPIO_IDR_ID12_Msk
DECL|GPIO_IDR_ID12_Pos|macro|GPIO_IDR_ID12_Pos
DECL|GPIO_IDR_ID12|macro|GPIO_IDR_ID12
DECL|GPIO_IDR_ID13_Msk|macro|GPIO_IDR_ID13_Msk
DECL|GPIO_IDR_ID13_Pos|macro|GPIO_IDR_ID13_Pos
DECL|GPIO_IDR_ID13|macro|GPIO_IDR_ID13
DECL|GPIO_IDR_ID14_Msk|macro|GPIO_IDR_ID14_Msk
DECL|GPIO_IDR_ID14_Pos|macro|GPIO_IDR_ID14_Pos
DECL|GPIO_IDR_ID14|macro|GPIO_IDR_ID14
DECL|GPIO_IDR_ID15_Msk|macro|GPIO_IDR_ID15_Msk
DECL|GPIO_IDR_ID15_Pos|macro|GPIO_IDR_ID15_Pos
DECL|GPIO_IDR_ID15|macro|GPIO_IDR_ID15
DECL|GPIO_IDR_ID1_Msk|macro|GPIO_IDR_ID1_Msk
DECL|GPIO_IDR_ID1_Pos|macro|GPIO_IDR_ID1_Pos
DECL|GPIO_IDR_ID1|macro|GPIO_IDR_ID1
DECL|GPIO_IDR_ID2_Msk|macro|GPIO_IDR_ID2_Msk
DECL|GPIO_IDR_ID2_Pos|macro|GPIO_IDR_ID2_Pos
DECL|GPIO_IDR_ID2|macro|GPIO_IDR_ID2
DECL|GPIO_IDR_ID3_Msk|macro|GPIO_IDR_ID3_Msk
DECL|GPIO_IDR_ID3_Pos|macro|GPIO_IDR_ID3_Pos
DECL|GPIO_IDR_ID3|macro|GPIO_IDR_ID3
DECL|GPIO_IDR_ID4_Msk|macro|GPIO_IDR_ID4_Msk
DECL|GPIO_IDR_ID4_Pos|macro|GPIO_IDR_ID4_Pos
DECL|GPIO_IDR_ID4|macro|GPIO_IDR_ID4
DECL|GPIO_IDR_ID5_Msk|macro|GPIO_IDR_ID5_Msk
DECL|GPIO_IDR_ID5_Pos|macro|GPIO_IDR_ID5_Pos
DECL|GPIO_IDR_ID5|macro|GPIO_IDR_ID5
DECL|GPIO_IDR_ID6_Msk|macro|GPIO_IDR_ID6_Msk
DECL|GPIO_IDR_ID6_Pos|macro|GPIO_IDR_ID6_Pos
DECL|GPIO_IDR_ID6|macro|GPIO_IDR_ID6
DECL|GPIO_IDR_ID7_Msk|macro|GPIO_IDR_ID7_Msk
DECL|GPIO_IDR_ID7_Pos|macro|GPIO_IDR_ID7_Pos
DECL|GPIO_IDR_ID7|macro|GPIO_IDR_ID7
DECL|GPIO_IDR_ID8_Msk|macro|GPIO_IDR_ID8_Msk
DECL|GPIO_IDR_ID8_Pos|macro|GPIO_IDR_ID8_Pos
DECL|GPIO_IDR_ID8|macro|GPIO_IDR_ID8
DECL|GPIO_IDR_ID9_Msk|macro|GPIO_IDR_ID9_Msk
DECL|GPIO_IDR_ID9_Pos|macro|GPIO_IDR_ID9_Pos
DECL|GPIO_IDR_ID9|macro|GPIO_IDR_ID9
DECL|GPIO_LCKR_LCK0_Msk|macro|GPIO_LCKR_LCK0_Msk
DECL|GPIO_LCKR_LCK0_Pos|macro|GPIO_LCKR_LCK0_Pos
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10_Msk|macro|GPIO_LCKR_LCK10_Msk
DECL|GPIO_LCKR_LCK10_Pos|macro|GPIO_LCKR_LCK10_Pos
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11_Msk|macro|GPIO_LCKR_LCK11_Msk
DECL|GPIO_LCKR_LCK11_Pos|macro|GPIO_LCKR_LCK11_Pos
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12_Msk|macro|GPIO_LCKR_LCK12_Msk
DECL|GPIO_LCKR_LCK12_Pos|macro|GPIO_LCKR_LCK12_Pos
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13_Msk|macro|GPIO_LCKR_LCK13_Msk
DECL|GPIO_LCKR_LCK13_Pos|macro|GPIO_LCKR_LCK13_Pos
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14_Msk|macro|GPIO_LCKR_LCK14_Msk
DECL|GPIO_LCKR_LCK14_Pos|macro|GPIO_LCKR_LCK14_Pos
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15_Msk|macro|GPIO_LCKR_LCK15_Msk
DECL|GPIO_LCKR_LCK15_Pos|macro|GPIO_LCKR_LCK15_Pos
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1_Msk|macro|GPIO_LCKR_LCK1_Msk
DECL|GPIO_LCKR_LCK1_Pos|macro|GPIO_LCKR_LCK1_Pos
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2_Msk|macro|GPIO_LCKR_LCK2_Msk
DECL|GPIO_LCKR_LCK2_Pos|macro|GPIO_LCKR_LCK2_Pos
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3_Msk|macro|GPIO_LCKR_LCK3_Msk
DECL|GPIO_LCKR_LCK3_Pos|macro|GPIO_LCKR_LCK3_Pos
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4_Msk|macro|GPIO_LCKR_LCK4_Msk
DECL|GPIO_LCKR_LCK4_Pos|macro|GPIO_LCKR_LCK4_Pos
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5_Msk|macro|GPIO_LCKR_LCK5_Msk
DECL|GPIO_LCKR_LCK5_Pos|macro|GPIO_LCKR_LCK5_Pos
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6_Msk|macro|GPIO_LCKR_LCK6_Msk
DECL|GPIO_LCKR_LCK6_Pos|macro|GPIO_LCKR_LCK6_Pos
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7_Msk|macro|GPIO_LCKR_LCK7_Msk
DECL|GPIO_LCKR_LCK7_Pos|macro|GPIO_LCKR_LCK7_Pos
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8_Msk|macro|GPIO_LCKR_LCK8_Msk
DECL|GPIO_LCKR_LCK8_Pos|macro|GPIO_LCKR_LCK8_Pos
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9_Msk|macro|GPIO_LCKR_LCK9_Msk
DECL|GPIO_LCKR_LCK9_Pos|macro|GPIO_LCKR_LCK9_Pos
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK_Msk|macro|GPIO_LCKR_LCKK_Msk
DECL|GPIO_LCKR_LCKK_Pos|macro|GPIO_LCKR_LCKK_Pos
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_MODER_MODE0_0|macro|GPIO_MODER_MODE0_0
DECL|GPIO_MODER_MODE0_1|macro|GPIO_MODER_MODE0_1
DECL|GPIO_MODER_MODE0_Msk|macro|GPIO_MODER_MODE0_Msk
DECL|GPIO_MODER_MODE0_Pos|macro|GPIO_MODER_MODE0_Pos
DECL|GPIO_MODER_MODE0|macro|GPIO_MODER_MODE0
DECL|GPIO_MODER_MODE10_0|macro|GPIO_MODER_MODE10_0
DECL|GPIO_MODER_MODE10_1|macro|GPIO_MODER_MODE10_1
DECL|GPIO_MODER_MODE10_Msk|macro|GPIO_MODER_MODE10_Msk
DECL|GPIO_MODER_MODE10_Pos|macro|GPIO_MODER_MODE10_Pos
DECL|GPIO_MODER_MODE10|macro|GPIO_MODER_MODE10
DECL|GPIO_MODER_MODE11_0|macro|GPIO_MODER_MODE11_0
DECL|GPIO_MODER_MODE11_1|macro|GPIO_MODER_MODE11_1
DECL|GPIO_MODER_MODE11_Msk|macro|GPIO_MODER_MODE11_Msk
DECL|GPIO_MODER_MODE11_Pos|macro|GPIO_MODER_MODE11_Pos
DECL|GPIO_MODER_MODE11|macro|GPIO_MODER_MODE11
DECL|GPIO_MODER_MODE12_0|macro|GPIO_MODER_MODE12_0
DECL|GPIO_MODER_MODE12_1|macro|GPIO_MODER_MODE12_1
DECL|GPIO_MODER_MODE12_Msk|macro|GPIO_MODER_MODE12_Msk
DECL|GPIO_MODER_MODE12_Pos|macro|GPIO_MODER_MODE12_Pos
DECL|GPIO_MODER_MODE12|macro|GPIO_MODER_MODE12
DECL|GPIO_MODER_MODE13_0|macro|GPIO_MODER_MODE13_0
DECL|GPIO_MODER_MODE13_1|macro|GPIO_MODER_MODE13_1
DECL|GPIO_MODER_MODE13_Msk|macro|GPIO_MODER_MODE13_Msk
DECL|GPIO_MODER_MODE13_Pos|macro|GPIO_MODER_MODE13_Pos
DECL|GPIO_MODER_MODE13|macro|GPIO_MODER_MODE13
DECL|GPIO_MODER_MODE14_0|macro|GPIO_MODER_MODE14_0
DECL|GPIO_MODER_MODE14_1|macro|GPIO_MODER_MODE14_1
DECL|GPIO_MODER_MODE14_Msk|macro|GPIO_MODER_MODE14_Msk
DECL|GPIO_MODER_MODE14_Pos|macro|GPIO_MODER_MODE14_Pos
DECL|GPIO_MODER_MODE14|macro|GPIO_MODER_MODE14
DECL|GPIO_MODER_MODE15_0|macro|GPIO_MODER_MODE15_0
DECL|GPIO_MODER_MODE15_1|macro|GPIO_MODER_MODE15_1
DECL|GPIO_MODER_MODE15_Msk|macro|GPIO_MODER_MODE15_Msk
DECL|GPIO_MODER_MODE15_Pos|macro|GPIO_MODER_MODE15_Pos
DECL|GPIO_MODER_MODE15|macro|GPIO_MODER_MODE15
DECL|GPIO_MODER_MODE1_0|macro|GPIO_MODER_MODE1_0
DECL|GPIO_MODER_MODE1_1|macro|GPIO_MODER_MODE1_1
DECL|GPIO_MODER_MODE1_Msk|macro|GPIO_MODER_MODE1_Msk
DECL|GPIO_MODER_MODE1_Pos|macro|GPIO_MODER_MODE1_Pos
DECL|GPIO_MODER_MODE1|macro|GPIO_MODER_MODE1
DECL|GPIO_MODER_MODE2_0|macro|GPIO_MODER_MODE2_0
DECL|GPIO_MODER_MODE2_1|macro|GPIO_MODER_MODE2_1
DECL|GPIO_MODER_MODE2_Msk|macro|GPIO_MODER_MODE2_Msk
DECL|GPIO_MODER_MODE2_Pos|macro|GPIO_MODER_MODE2_Pos
DECL|GPIO_MODER_MODE2|macro|GPIO_MODER_MODE2
DECL|GPIO_MODER_MODE3_0|macro|GPIO_MODER_MODE3_0
DECL|GPIO_MODER_MODE3_1|macro|GPIO_MODER_MODE3_1
DECL|GPIO_MODER_MODE3_Msk|macro|GPIO_MODER_MODE3_Msk
DECL|GPIO_MODER_MODE3_Pos|macro|GPIO_MODER_MODE3_Pos
DECL|GPIO_MODER_MODE3|macro|GPIO_MODER_MODE3
DECL|GPIO_MODER_MODE4_0|macro|GPIO_MODER_MODE4_0
DECL|GPIO_MODER_MODE4_1|macro|GPIO_MODER_MODE4_1
DECL|GPIO_MODER_MODE4_Msk|macro|GPIO_MODER_MODE4_Msk
DECL|GPIO_MODER_MODE4_Pos|macro|GPIO_MODER_MODE4_Pos
DECL|GPIO_MODER_MODE4|macro|GPIO_MODER_MODE4
DECL|GPIO_MODER_MODE5_0|macro|GPIO_MODER_MODE5_0
DECL|GPIO_MODER_MODE5_1|macro|GPIO_MODER_MODE5_1
DECL|GPIO_MODER_MODE5_Msk|macro|GPIO_MODER_MODE5_Msk
DECL|GPIO_MODER_MODE5_Pos|macro|GPIO_MODER_MODE5_Pos
DECL|GPIO_MODER_MODE5|macro|GPIO_MODER_MODE5
DECL|GPIO_MODER_MODE6_0|macro|GPIO_MODER_MODE6_0
DECL|GPIO_MODER_MODE6_1|macro|GPIO_MODER_MODE6_1
DECL|GPIO_MODER_MODE6_Msk|macro|GPIO_MODER_MODE6_Msk
DECL|GPIO_MODER_MODE6_Pos|macro|GPIO_MODER_MODE6_Pos
DECL|GPIO_MODER_MODE6|macro|GPIO_MODER_MODE6
DECL|GPIO_MODER_MODE7_0|macro|GPIO_MODER_MODE7_0
DECL|GPIO_MODER_MODE7_1|macro|GPIO_MODER_MODE7_1
DECL|GPIO_MODER_MODE7_Msk|macro|GPIO_MODER_MODE7_Msk
DECL|GPIO_MODER_MODE7_Pos|macro|GPIO_MODER_MODE7_Pos
DECL|GPIO_MODER_MODE7|macro|GPIO_MODER_MODE7
DECL|GPIO_MODER_MODE8_0|macro|GPIO_MODER_MODE8_0
DECL|GPIO_MODER_MODE8_1|macro|GPIO_MODER_MODE8_1
DECL|GPIO_MODER_MODE8_Msk|macro|GPIO_MODER_MODE8_Msk
DECL|GPIO_MODER_MODE8_Pos|macro|GPIO_MODER_MODE8_Pos
DECL|GPIO_MODER_MODE8|macro|GPIO_MODER_MODE8
DECL|GPIO_MODER_MODE9_0|macro|GPIO_MODER_MODE9_0
DECL|GPIO_MODER_MODE9_1|macro|GPIO_MODER_MODE9_1
DECL|GPIO_MODER_MODE9_Msk|macro|GPIO_MODER_MODE9_Msk
DECL|GPIO_MODER_MODE9_Pos|macro|GPIO_MODER_MODE9_Pos
DECL|GPIO_MODER_MODE9|macro|GPIO_MODER_MODE9
DECL|GPIO_ODR_OD0_Msk|macro|GPIO_ODR_OD0_Msk
DECL|GPIO_ODR_OD0_Pos|macro|GPIO_ODR_OD0_Pos
DECL|GPIO_ODR_OD0|macro|GPIO_ODR_OD0
DECL|GPIO_ODR_OD10_Msk|macro|GPIO_ODR_OD10_Msk
DECL|GPIO_ODR_OD10_Pos|macro|GPIO_ODR_OD10_Pos
DECL|GPIO_ODR_OD10|macro|GPIO_ODR_OD10
DECL|GPIO_ODR_OD11_Msk|macro|GPIO_ODR_OD11_Msk
DECL|GPIO_ODR_OD11_Pos|macro|GPIO_ODR_OD11_Pos
DECL|GPIO_ODR_OD11|macro|GPIO_ODR_OD11
DECL|GPIO_ODR_OD12_Msk|macro|GPIO_ODR_OD12_Msk
DECL|GPIO_ODR_OD12_Pos|macro|GPIO_ODR_OD12_Pos
DECL|GPIO_ODR_OD12|macro|GPIO_ODR_OD12
DECL|GPIO_ODR_OD13_Msk|macro|GPIO_ODR_OD13_Msk
DECL|GPIO_ODR_OD13_Pos|macro|GPIO_ODR_OD13_Pos
DECL|GPIO_ODR_OD13|macro|GPIO_ODR_OD13
DECL|GPIO_ODR_OD14_Msk|macro|GPIO_ODR_OD14_Msk
DECL|GPIO_ODR_OD14_Pos|macro|GPIO_ODR_OD14_Pos
DECL|GPIO_ODR_OD14|macro|GPIO_ODR_OD14
DECL|GPIO_ODR_OD15_Msk|macro|GPIO_ODR_OD15_Msk
DECL|GPIO_ODR_OD15_Pos|macro|GPIO_ODR_OD15_Pos
DECL|GPIO_ODR_OD15|macro|GPIO_ODR_OD15
DECL|GPIO_ODR_OD1_Msk|macro|GPIO_ODR_OD1_Msk
DECL|GPIO_ODR_OD1_Pos|macro|GPIO_ODR_OD1_Pos
DECL|GPIO_ODR_OD1|macro|GPIO_ODR_OD1
DECL|GPIO_ODR_OD2_Msk|macro|GPIO_ODR_OD2_Msk
DECL|GPIO_ODR_OD2_Pos|macro|GPIO_ODR_OD2_Pos
DECL|GPIO_ODR_OD2|macro|GPIO_ODR_OD2
DECL|GPIO_ODR_OD3_Msk|macro|GPIO_ODR_OD3_Msk
DECL|GPIO_ODR_OD3_Pos|macro|GPIO_ODR_OD3_Pos
DECL|GPIO_ODR_OD3|macro|GPIO_ODR_OD3
DECL|GPIO_ODR_OD4_Msk|macro|GPIO_ODR_OD4_Msk
DECL|GPIO_ODR_OD4_Pos|macro|GPIO_ODR_OD4_Pos
DECL|GPIO_ODR_OD4|macro|GPIO_ODR_OD4
DECL|GPIO_ODR_OD5_Msk|macro|GPIO_ODR_OD5_Msk
DECL|GPIO_ODR_OD5_Pos|macro|GPIO_ODR_OD5_Pos
DECL|GPIO_ODR_OD5|macro|GPIO_ODR_OD5
DECL|GPIO_ODR_OD6_Msk|macro|GPIO_ODR_OD6_Msk
DECL|GPIO_ODR_OD6_Pos|macro|GPIO_ODR_OD6_Pos
DECL|GPIO_ODR_OD6|macro|GPIO_ODR_OD6
DECL|GPIO_ODR_OD7_Msk|macro|GPIO_ODR_OD7_Msk
DECL|GPIO_ODR_OD7_Pos|macro|GPIO_ODR_OD7_Pos
DECL|GPIO_ODR_OD7|macro|GPIO_ODR_OD7
DECL|GPIO_ODR_OD8_Msk|macro|GPIO_ODR_OD8_Msk
DECL|GPIO_ODR_OD8_Pos|macro|GPIO_ODR_OD8_Pos
DECL|GPIO_ODR_OD8|macro|GPIO_ODR_OD8
DECL|GPIO_ODR_OD9_Msk|macro|GPIO_ODR_OD9_Msk
DECL|GPIO_ODR_OD9_Pos|macro|GPIO_ODR_OD9_Pos
DECL|GPIO_ODR_OD9|macro|GPIO_ODR_OD9
DECL|GPIO_OSPEEDER_OSPEED0_0|macro|GPIO_OSPEEDER_OSPEED0_0
DECL|GPIO_OSPEEDER_OSPEED0_1|macro|GPIO_OSPEEDER_OSPEED0_1
DECL|GPIO_OSPEEDER_OSPEED0_Msk|macro|GPIO_OSPEEDER_OSPEED0_Msk
DECL|GPIO_OSPEEDER_OSPEED0_Pos|macro|GPIO_OSPEEDER_OSPEED0_Pos
DECL|GPIO_OSPEEDER_OSPEED0|macro|GPIO_OSPEEDER_OSPEED0
DECL|GPIO_OSPEEDER_OSPEED10_0|macro|GPIO_OSPEEDER_OSPEED10_0
DECL|GPIO_OSPEEDER_OSPEED10_1|macro|GPIO_OSPEEDER_OSPEED10_1
DECL|GPIO_OSPEEDER_OSPEED10_Msk|macro|GPIO_OSPEEDER_OSPEED10_Msk
DECL|GPIO_OSPEEDER_OSPEED10_Pos|macro|GPIO_OSPEEDER_OSPEED10_Pos
DECL|GPIO_OSPEEDER_OSPEED10|macro|GPIO_OSPEEDER_OSPEED10
DECL|GPIO_OSPEEDER_OSPEED11_0|macro|GPIO_OSPEEDER_OSPEED11_0
DECL|GPIO_OSPEEDER_OSPEED11_1|macro|GPIO_OSPEEDER_OSPEED11_1
DECL|GPIO_OSPEEDER_OSPEED11_Msk|macro|GPIO_OSPEEDER_OSPEED11_Msk
DECL|GPIO_OSPEEDER_OSPEED11_Pos|macro|GPIO_OSPEEDER_OSPEED11_Pos
DECL|GPIO_OSPEEDER_OSPEED11|macro|GPIO_OSPEEDER_OSPEED11
DECL|GPIO_OSPEEDER_OSPEED12_0|macro|GPIO_OSPEEDER_OSPEED12_0
DECL|GPIO_OSPEEDER_OSPEED12_1|macro|GPIO_OSPEEDER_OSPEED12_1
DECL|GPIO_OSPEEDER_OSPEED12_Msk|macro|GPIO_OSPEEDER_OSPEED12_Msk
DECL|GPIO_OSPEEDER_OSPEED12_Pos|macro|GPIO_OSPEEDER_OSPEED12_Pos
DECL|GPIO_OSPEEDER_OSPEED12|macro|GPIO_OSPEEDER_OSPEED12
DECL|GPIO_OSPEEDER_OSPEED13_0|macro|GPIO_OSPEEDER_OSPEED13_0
DECL|GPIO_OSPEEDER_OSPEED13_1|macro|GPIO_OSPEEDER_OSPEED13_1
DECL|GPIO_OSPEEDER_OSPEED13_Msk|macro|GPIO_OSPEEDER_OSPEED13_Msk
DECL|GPIO_OSPEEDER_OSPEED13_Pos|macro|GPIO_OSPEEDER_OSPEED13_Pos
DECL|GPIO_OSPEEDER_OSPEED13|macro|GPIO_OSPEEDER_OSPEED13
DECL|GPIO_OSPEEDER_OSPEED14_0|macro|GPIO_OSPEEDER_OSPEED14_0
DECL|GPIO_OSPEEDER_OSPEED14_1|macro|GPIO_OSPEEDER_OSPEED14_1
DECL|GPIO_OSPEEDER_OSPEED14_Msk|macro|GPIO_OSPEEDER_OSPEED14_Msk
DECL|GPIO_OSPEEDER_OSPEED14_Pos|macro|GPIO_OSPEEDER_OSPEED14_Pos
DECL|GPIO_OSPEEDER_OSPEED14|macro|GPIO_OSPEEDER_OSPEED14
DECL|GPIO_OSPEEDER_OSPEED15_0|macro|GPIO_OSPEEDER_OSPEED15_0
DECL|GPIO_OSPEEDER_OSPEED15_1|macro|GPIO_OSPEEDER_OSPEED15_1
DECL|GPIO_OSPEEDER_OSPEED15_Msk|macro|GPIO_OSPEEDER_OSPEED15_Msk
DECL|GPIO_OSPEEDER_OSPEED15_Pos|macro|GPIO_OSPEEDER_OSPEED15_Pos
DECL|GPIO_OSPEEDER_OSPEED15|macro|GPIO_OSPEEDER_OSPEED15
DECL|GPIO_OSPEEDER_OSPEED1_0|macro|GPIO_OSPEEDER_OSPEED1_0
DECL|GPIO_OSPEEDER_OSPEED1_1|macro|GPIO_OSPEEDER_OSPEED1_1
DECL|GPIO_OSPEEDER_OSPEED1_Msk|macro|GPIO_OSPEEDER_OSPEED1_Msk
DECL|GPIO_OSPEEDER_OSPEED1_Pos|macro|GPIO_OSPEEDER_OSPEED1_Pos
DECL|GPIO_OSPEEDER_OSPEED1|macro|GPIO_OSPEEDER_OSPEED1
DECL|GPIO_OSPEEDER_OSPEED2_0|macro|GPIO_OSPEEDER_OSPEED2_0
DECL|GPIO_OSPEEDER_OSPEED2_1|macro|GPIO_OSPEEDER_OSPEED2_1
DECL|GPIO_OSPEEDER_OSPEED2_Msk|macro|GPIO_OSPEEDER_OSPEED2_Msk
DECL|GPIO_OSPEEDER_OSPEED2_Pos|macro|GPIO_OSPEEDER_OSPEED2_Pos
DECL|GPIO_OSPEEDER_OSPEED2|macro|GPIO_OSPEEDER_OSPEED2
DECL|GPIO_OSPEEDER_OSPEED3_0|macro|GPIO_OSPEEDER_OSPEED3_0
DECL|GPIO_OSPEEDER_OSPEED3_1|macro|GPIO_OSPEEDER_OSPEED3_1
DECL|GPIO_OSPEEDER_OSPEED3_Msk|macro|GPIO_OSPEEDER_OSPEED3_Msk
DECL|GPIO_OSPEEDER_OSPEED3_Pos|macro|GPIO_OSPEEDER_OSPEED3_Pos
DECL|GPIO_OSPEEDER_OSPEED3|macro|GPIO_OSPEEDER_OSPEED3
DECL|GPIO_OSPEEDER_OSPEED4_0|macro|GPIO_OSPEEDER_OSPEED4_0
DECL|GPIO_OSPEEDER_OSPEED4_1|macro|GPIO_OSPEEDER_OSPEED4_1
DECL|GPIO_OSPEEDER_OSPEED4_Msk|macro|GPIO_OSPEEDER_OSPEED4_Msk
DECL|GPIO_OSPEEDER_OSPEED4_Pos|macro|GPIO_OSPEEDER_OSPEED4_Pos
DECL|GPIO_OSPEEDER_OSPEED4|macro|GPIO_OSPEEDER_OSPEED4
DECL|GPIO_OSPEEDER_OSPEED5_0|macro|GPIO_OSPEEDER_OSPEED5_0
DECL|GPIO_OSPEEDER_OSPEED5_1|macro|GPIO_OSPEEDER_OSPEED5_1
DECL|GPIO_OSPEEDER_OSPEED5_Msk|macro|GPIO_OSPEEDER_OSPEED5_Msk
DECL|GPIO_OSPEEDER_OSPEED5_Pos|macro|GPIO_OSPEEDER_OSPEED5_Pos
DECL|GPIO_OSPEEDER_OSPEED5|macro|GPIO_OSPEEDER_OSPEED5
DECL|GPIO_OSPEEDER_OSPEED6_0|macro|GPIO_OSPEEDER_OSPEED6_0
DECL|GPIO_OSPEEDER_OSPEED6_1|macro|GPIO_OSPEEDER_OSPEED6_1
DECL|GPIO_OSPEEDER_OSPEED6_Msk|macro|GPIO_OSPEEDER_OSPEED6_Msk
DECL|GPIO_OSPEEDER_OSPEED6_Pos|macro|GPIO_OSPEEDER_OSPEED6_Pos
DECL|GPIO_OSPEEDER_OSPEED6|macro|GPIO_OSPEEDER_OSPEED6
DECL|GPIO_OSPEEDER_OSPEED7_0|macro|GPIO_OSPEEDER_OSPEED7_0
DECL|GPIO_OSPEEDER_OSPEED7_1|macro|GPIO_OSPEEDER_OSPEED7_1
DECL|GPIO_OSPEEDER_OSPEED7_Msk|macro|GPIO_OSPEEDER_OSPEED7_Msk
DECL|GPIO_OSPEEDER_OSPEED7_Pos|macro|GPIO_OSPEEDER_OSPEED7_Pos
DECL|GPIO_OSPEEDER_OSPEED7|macro|GPIO_OSPEEDER_OSPEED7
DECL|GPIO_OSPEEDER_OSPEED8_0|macro|GPIO_OSPEEDER_OSPEED8_0
DECL|GPIO_OSPEEDER_OSPEED8_1|macro|GPIO_OSPEEDER_OSPEED8_1
DECL|GPIO_OSPEEDER_OSPEED8_Msk|macro|GPIO_OSPEEDER_OSPEED8_Msk
DECL|GPIO_OSPEEDER_OSPEED8_Pos|macro|GPIO_OSPEEDER_OSPEED8_Pos
DECL|GPIO_OSPEEDER_OSPEED8|macro|GPIO_OSPEEDER_OSPEED8
DECL|GPIO_OSPEEDER_OSPEED9_0|macro|GPIO_OSPEEDER_OSPEED9_0
DECL|GPIO_OSPEEDER_OSPEED9_1|macro|GPIO_OSPEEDER_OSPEED9_1
DECL|GPIO_OSPEEDER_OSPEED9_Msk|macro|GPIO_OSPEEDER_OSPEED9_Msk
DECL|GPIO_OSPEEDER_OSPEED9_Pos|macro|GPIO_OSPEEDER_OSPEED9_Pos
DECL|GPIO_OSPEEDER_OSPEED9|macro|GPIO_OSPEEDER_OSPEED9
DECL|GPIO_OTYPER_OT_0|macro|GPIO_OTYPER_OT_0
DECL|GPIO_OTYPER_OT_10|macro|GPIO_OTYPER_OT_10
DECL|GPIO_OTYPER_OT_11|macro|GPIO_OTYPER_OT_11
DECL|GPIO_OTYPER_OT_12|macro|GPIO_OTYPER_OT_12
DECL|GPIO_OTYPER_OT_13|macro|GPIO_OTYPER_OT_13
DECL|GPIO_OTYPER_OT_14|macro|GPIO_OTYPER_OT_14
DECL|GPIO_OTYPER_OT_15|macro|GPIO_OTYPER_OT_15
DECL|GPIO_OTYPER_OT_1|macro|GPIO_OTYPER_OT_1
DECL|GPIO_OTYPER_OT_2|macro|GPIO_OTYPER_OT_2
DECL|GPIO_OTYPER_OT_3|macro|GPIO_OTYPER_OT_3
DECL|GPIO_OTYPER_OT_4|macro|GPIO_OTYPER_OT_4
DECL|GPIO_OTYPER_OT_5|macro|GPIO_OTYPER_OT_5
DECL|GPIO_OTYPER_OT_6|macro|GPIO_OTYPER_OT_6
DECL|GPIO_OTYPER_OT_7|macro|GPIO_OTYPER_OT_7
DECL|GPIO_OTYPER_OT_8|macro|GPIO_OTYPER_OT_8
DECL|GPIO_OTYPER_OT_9|macro|GPIO_OTYPER_OT_9
DECL|GPIO_PUPDR_PUPD0_0|macro|GPIO_PUPDR_PUPD0_0
DECL|GPIO_PUPDR_PUPD0_1|macro|GPIO_PUPDR_PUPD0_1
DECL|GPIO_PUPDR_PUPD0_Msk|macro|GPIO_PUPDR_PUPD0_Msk
DECL|GPIO_PUPDR_PUPD0_Pos|macro|GPIO_PUPDR_PUPD0_Pos
DECL|GPIO_PUPDR_PUPD0|macro|GPIO_PUPDR_PUPD0
DECL|GPIO_PUPDR_PUPD10_0|macro|GPIO_PUPDR_PUPD10_0
DECL|GPIO_PUPDR_PUPD10_1|macro|GPIO_PUPDR_PUPD10_1
DECL|GPIO_PUPDR_PUPD10_Msk|macro|GPIO_PUPDR_PUPD10_Msk
DECL|GPIO_PUPDR_PUPD10_Pos|macro|GPIO_PUPDR_PUPD10_Pos
DECL|GPIO_PUPDR_PUPD10|macro|GPIO_PUPDR_PUPD10
DECL|GPIO_PUPDR_PUPD11_0|macro|GPIO_PUPDR_PUPD11_0
DECL|GPIO_PUPDR_PUPD11_1|macro|GPIO_PUPDR_PUPD11_1
DECL|GPIO_PUPDR_PUPD11_Msk|macro|GPIO_PUPDR_PUPD11_Msk
DECL|GPIO_PUPDR_PUPD11_Pos|macro|GPIO_PUPDR_PUPD11_Pos
DECL|GPIO_PUPDR_PUPD11|macro|GPIO_PUPDR_PUPD11
DECL|GPIO_PUPDR_PUPD12_0|macro|GPIO_PUPDR_PUPD12_0
DECL|GPIO_PUPDR_PUPD12_1|macro|GPIO_PUPDR_PUPD12_1
DECL|GPIO_PUPDR_PUPD12_Msk|macro|GPIO_PUPDR_PUPD12_Msk
DECL|GPIO_PUPDR_PUPD12_Pos|macro|GPIO_PUPDR_PUPD12_Pos
DECL|GPIO_PUPDR_PUPD12|macro|GPIO_PUPDR_PUPD12
DECL|GPIO_PUPDR_PUPD13_0|macro|GPIO_PUPDR_PUPD13_0
DECL|GPIO_PUPDR_PUPD13_1|macro|GPIO_PUPDR_PUPD13_1
DECL|GPIO_PUPDR_PUPD13_Msk|macro|GPIO_PUPDR_PUPD13_Msk
DECL|GPIO_PUPDR_PUPD13_Pos|macro|GPIO_PUPDR_PUPD13_Pos
DECL|GPIO_PUPDR_PUPD13|macro|GPIO_PUPDR_PUPD13
DECL|GPIO_PUPDR_PUPD14_0|macro|GPIO_PUPDR_PUPD14_0
DECL|GPIO_PUPDR_PUPD14_1|macro|GPIO_PUPDR_PUPD14_1
DECL|GPIO_PUPDR_PUPD14_Msk|macro|GPIO_PUPDR_PUPD14_Msk
DECL|GPIO_PUPDR_PUPD14_Pos|macro|GPIO_PUPDR_PUPD14_Pos
DECL|GPIO_PUPDR_PUPD14|macro|GPIO_PUPDR_PUPD14
DECL|GPIO_PUPDR_PUPD15_0|macro|GPIO_PUPDR_PUPD15_0
DECL|GPIO_PUPDR_PUPD15_1|macro|GPIO_PUPDR_PUPD15_1
DECL|GPIO_PUPDR_PUPD15_Msk|macro|GPIO_PUPDR_PUPD15_Msk
DECL|GPIO_PUPDR_PUPD15_Pos|macro|GPIO_PUPDR_PUPD15_Pos
DECL|GPIO_PUPDR_PUPD15|macro|GPIO_PUPDR_PUPD15
DECL|GPIO_PUPDR_PUPD1_0|macro|GPIO_PUPDR_PUPD1_0
DECL|GPIO_PUPDR_PUPD1_1|macro|GPIO_PUPDR_PUPD1_1
DECL|GPIO_PUPDR_PUPD1_Msk|macro|GPIO_PUPDR_PUPD1_Msk
DECL|GPIO_PUPDR_PUPD1_Pos|macro|GPIO_PUPDR_PUPD1_Pos
DECL|GPIO_PUPDR_PUPD1|macro|GPIO_PUPDR_PUPD1
DECL|GPIO_PUPDR_PUPD2_0|macro|GPIO_PUPDR_PUPD2_0
DECL|GPIO_PUPDR_PUPD2_1|macro|GPIO_PUPDR_PUPD2_1
DECL|GPIO_PUPDR_PUPD2_Msk|macro|GPIO_PUPDR_PUPD2_Msk
DECL|GPIO_PUPDR_PUPD2_Pos|macro|GPIO_PUPDR_PUPD2_Pos
DECL|GPIO_PUPDR_PUPD2|macro|GPIO_PUPDR_PUPD2
DECL|GPIO_PUPDR_PUPD3_0|macro|GPIO_PUPDR_PUPD3_0
DECL|GPIO_PUPDR_PUPD3_1|macro|GPIO_PUPDR_PUPD3_1
DECL|GPIO_PUPDR_PUPD3_Msk|macro|GPIO_PUPDR_PUPD3_Msk
DECL|GPIO_PUPDR_PUPD3_Pos|macro|GPIO_PUPDR_PUPD3_Pos
DECL|GPIO_PUPDR_PUPD3|macro|GPIO_PUPDR_PUPD3
DECL|GPIO_PUPDR_PUPD4_0|macro|GPIO_PUPDR_PUPD4_0
DECL|GPIO_PUPDR_PUPD4_1|macro|GPIO_PUPDR_PUPD4_1
DECL|GPIO_PUPDR_PUPD4_Msk|macro|GPIO_PUPDR_PUPD4_Msk
DECL|GPIO_PUPDR_PUPD4_Pos|macro|GPIO_PUPDR_PUPD4_Pos
DECL|GPIO_PUPDR_PUPD4|macro|GPIO_PUPDR_PUPD4
DECL|GPIO_PUPDR_PUPD5_0|macro|GPIO_PUPDR_PUPD5_0
DECL|GPIO_PUPDR_PUPD5_1|macro|GPIO_PUPDR_PUPD5_1
DECL|GPIO_PUPDR_PUPD5_Msk|macro|GPIO_PUPDR_PUPD5_Msk
DECL|GPIO_PUPDR_PUPD5_Pos|macro|GPIO_PUPDR_PUPD5_Pos
DECL|GPIO_PUPDR_PUPD5|macro|GPIO_PUPDR_PUPD5
DECL|GPIO_PUPDR_PUPD6_0|macro|GPIO_PUPDR_PUPD6_0
DECL|GPIO_PUPDR_PUPD6_1|macro|GPIO_PUPDR_PUPD6_1
DECL|GPIO_PUPDR_PUPD6_Msk|macro|GPIO_PUPDR_PUPD6_Msk
DECL|GPIO_PUPDR_PUPD6_Pos|macro|GPIO_PUPDR_PUPD6_Pos
DECL|GPIO_PUPDR_PUPD6|macro|GPIO_PUPDR_PUPD6
DECL|GPIO_PUPDR_PUPD7_0|macro|GPIO_PUPDR_PUPD7_0
DECL|GPIO_PUPDR_PUPD7_1|macro|GPIO_PUPDR_PUPD7_1
DECL|GPIO_PUPDR_PUPD7_Msk|macro|GPIO_PUPDR_PUPD7_Msk
DECL|GPIO_PUPDR_PUPD7_Pos|macro|GPIO_PUPDR_PUPD7_Pos
DECL|GPIO_PUPDR_PUPD7|macro|GPIO_PUPDR_PUPD7
DECL|GPIO_PUPDR_PUPD8_0|macro|GPIO_PUPDR_PUPD8_0
DECL|GPIO_PUPDR_PUPD8_1|macro|GPIO_PUPDR_PUPD8_1
DECL|GPIO_PUPDR_PUPD8_Msk|macro|GPIO_PUPDR_PUPD8_Msk
DECL|GPIO_PUPDR_PUPD8_Pos|macro|GPIO_PUPDR_PUPD8_Pos
DECL|GPIO_PUPDR_PUPD8|macro|GPIO_PUPDR_PUPD8
DECL|GPIO_PUPDR_PUPD9_0|macro|GPIO_PUPDR_PUPD9_0
DECL|GPIO_PUPDR_PUPD9_1|macro|GPIO_PUPDR_PUPD9_1
DECL|GPIO_PUPDR_PUPD9_Msk|macro|GPIO_PUPDR_PUPD9_Msk
DECL|GPIO_PUPDR_PUPD9_Pos|macro|GPIO_PUPDR_PUPD9_Pos
DECL|GPIO_PUPDR_PUPD9|macro|GPIO_PUPDR_PUPD9
DECL|GPIO_TypeDef|typedef|}GPIO_TypeDef;
DECL|GTPR|member|__IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 23, /*!< I2C1 Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_IRQn|enumerator|I2C2_IRQn = 24, /*!< I2C2 Interrupt */
DECL|I2C2|macro|I2C2
DECL|I2C_CR1_ADDRIE_Msk|macro|I2C_CR1_ADDRIE_Msk
DECL|I2C_CR1_ADDRIE_Pos|macro|I2C_CR1_ADDRIE_Pos
DECL|I2C_CR1_ADDRIE|macro|I2C_CR1_ADDRIE
DECL|I2C_CR1_ALERTEN_Msk|macro|I2C_CR1_ALERTEN_Msk
DECL|I2C_CR1_ALERTEN_Pos|macro|I2C_CR1_ALERTEN_Pos
DECL|I2C_CR1_ALERTEN|macro|I2C_CR1_ALERTEN
DECL|I2C_CR1_ANFOFF_Msk|macro|I2C_CR1_ANFOFF_Msk
DECL|I2C_CR1_ANFOFF_Pos|macro|I2C_CR1_ANFOFF_Pos
DECL|I2C_CR1_ANFOFF|macro|I2C_CR1_ANFOFF
DECL|I2C_CR1_DNF_Msk|macro|I2C_CR1_DNF_Msk
DECL|I2C_CR1_DNF_Pos|macro|I2C_CR1_DNF_Pos
DECL|I2C_CR1_DNF|macro|I2C_CR1_DNF
DECL|I2C_CR1_ERRIE_Msk|macro|I2C_CR1_ERRIE_Msk
DECL|I2C_CR1_ERRIE_Pos|macro|I2C_CR1_ERRIE_Pos
DECL|I2C_CR1_ERRIE|macro|I2C_CR1_ERRIE
DECL|I2C_CR1_GCEN_Msk|macro|I2C_CR1_GCEN_Msk
DECL|I2C_CR1_GCEN_Pos|macro|I2C_CR1_GCEN_Pos
DECL|I2C_CR1_GCEN|macro|I2C_CR1_GCEN
DECL|I2C_CR1_NACKIE_Msk|macro|I2C_CR1_NACKIE_Msk
DECL|I2C_CR1_NACKIE_Pos|macro|I2C_CR1_NACKIE_Pos
DECL|I2C_CR1_NACKIE|macro|I2C_CR1_NACKIE
DECL|I2C_CR1_NOSTRETCH_Msk|macro|I2C_CR1_NOSTRETCH_Msk
DECL|I2C_CR1_NOSTRETCH_Pos|macro|I2C_CR1_NOSTRETCH_Pos
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PECEN_Msk|macro|I2C_CR1_PECEN_Msk
DECL|I2C_CR1_PECEN_Pos|macro|I2C_CR1_PECEN_Pos
DECL|I2C_CR1_PECEN|macro|I2C_CR1_PECEN
DECL|I2C_CR1_PE_Msk|macro|I2C_CR1_PE_Msk
DECL|I2C_CR1_PE_Pos|macro|I2C_CR1_PE_Pos
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_RXDMAEN_Msk|macro|I2C_CR1_RXDMAEN_Msk
DECL|I2C_CR1_RXDMAEN_Pos|macro|I2C_CR1_RXDMAEN_Pos
DECL|I2C_CR1_RXDMAEN|macro|I2C_CR1_RXDMAEN
DECL|I2C_CR1_RXIE_Msk|macro|I2C_CR1_RXIE_Msk
DECL|I2C_CR1_RXIE_Pos|macro|I2C_CR1_RXIE_Pos
DECL|I2C_CR1_RXIE|macro|I2C_CR1_RXIE
DECL|I2C_CR1_SBC_Msk|macro|I2C_CR1_SBC_Msk
DECL|I2C_CR1_SBC_Pos|macro|I2C_CR1_SBC_Pos
DECL|I2C_CR1_SBC|macro|I2C_CR1_SBC
DECL|I2C_CR1_SMBDEN_Msk|macro|I2C_CR1_SMBDEN_Msk
DECL|I2C_CR1_SMBDEN_Pos|macro|I2C_CR1_SMBDEN_Pos
DECL|I2C_CR1_SMBDEN|macro|I2C_CR1_SMBDEN
DECL|I2C_CR1_SMBHEN_Msk|macro|I2C_CR1_SMBHEN_Msk
DECL|I2C_CR1_SMBHEN_Pos|macro|I2C_CR1_SMBHEN_Pos
DECL|I2C_CR1_SMBHEN|macro|I2C_CR1_SMBHEN
DECL|I2C_CR1_STOPIE_Msk|macro|I2C_CR1_STOPIE_Msk
DECL|I2C_CR1_STOPIE_Pos|macro|I2C_CR1_STOPIE_Pos
DECL|I2C_CR1_STOPIE|macro|I2C_CR1_STOPIE
DECL|I2C_CR1_TCIE_Msk|macro|I2C_CR1_TCIE_Msk
DECL|I2C_CR1_TCIE_Pos|macro|I2C_CR1_TCIE_Pos
DECL|I2C_CR1_TCIE|macro|I2C_CR1_TCIE
DECL|I2C_CR1_TXDMAEN_Msk|macro|I2C_CR1_TXDMAEN_Msk
DECL|I2C_CR1_TXDMAEN_Pos|macro|I2C_CR1_TXDMAEN_Pos
DECL|I2C_CR1_TXDMAEN|macro|I2C_CR1_TXDMAEN
DECL|I2C_CR1_TXIE_Msk|macro|I2C_CR1_TXIE_Msk
DECL|I2C_CR1_TXIE_Pos|macro|I2C_CR1_TXIE_Pos
DECL|I2C_CR1_TXIE|macro|I2C_CR1_TXIE
DECL|I2C_CR1_WUPEN_Msk|macro|I2C_CR1_WUPEN_Msk
DECL|I2C_CR1_WUPEN_Pos|macro|I2C_CR1_WUPEN_Pos
DECL|I2C_CR1_WUPEN|macro|I2C_CR1_WUPEN
DECL|I2C_CR2_ADD10_Msk|macro|I2C_CR2_ADD10_Msk
DECL|I2C_CR2_ADD10_Pos|macro|I2C_CR2_ADD10_Pos
DECL|I2C_CR2_ADD10|macro|I2C_CR2_ADD10
DECL|I2C_CR2_AUTOEND_Msk|macro|I2C_CR2_AUTOEND_Msk
DECL|I2C_CR2_AUTOEND_Pos|macro|I2C_CR2_AUTOEND_Pos
DECL|I2C_CR2_AUTOEND|macro|I2C_CR2_AUTOEND
DECL|I2C_CR2_HEAD10R_Msk|macro|I2C_CR2_HEAD10R_Msk
DECL|I2C_CR2_HEAD10R_Pos|macro|I2C_CR2_HEAD10R_Pos
DECL|I2C_CR2_HEAD10R|macro|I2C_CR2_HEAD10R
DECL|I2C_CR2_NACK_Msk|macro|I2C_CR2_NACK_Msk
DECL|I2C_CR2_NACK_Pos|macro|I2C_CR2_NACK_Pos
DECL|I2C_CR2_NACK|macro|I2C_CR2_NACK
DECL|I2C_CR2_NBYTES_Msk|macro|I2C_CR2_NBYTES_Msk
DECL|I2C_CR2_NBYTES_Pos|macro|I2C_CR2_NBYTES_Pos
DECL|I2C_CR2_NBYTES|macro|I2C_CR2_NBYTES
DECL|I2C_CR2_PECBYTE_Msk|macro|I2C_CR2_PECBYTE_Msk
DECL|I2C_CR2_PECBYTE_Pos|macro|I2C_CR2_PECBYTE_Pos
DECL|I2C_CR2_PECBYTE|macro|I2C_CR2_PECBYTE
DECL|I2C_CR2_RD_WRN_Msk|macro|I2C_CR2_RD_WRN_Msk
DECL|I2C_CR2_RD_WRN_Pos|macro|I2C_CR2_RD_WRN_Pos
DECL|I2C_CR2_RD_WRN|macro|I2C_CR2_RD_WRN
DECL|I2C_CR2_RELOAD_Msk|macro|I2C_CR2_RELOAD_Msk
DECL|I2C_CR2_RELOAD_Pos|macro|I2C_CR2_RELOAD_Pos
DECL|I2C_CR2_RELOAD|macro|I2C_CR2_RELOAD
DECL|I2C_CR2_SADD_Msk|macro|I2C_CR2_SADD_Msk
DECL|I2C_CR2_SADD_Pos|macro|I2C_CR2_SADD_Pos
DECL|I2C_CR2_SADD|macro|I2C_CR2_SADD
DECL|I2C_CR2_START_Msk|macro|I2C_CR2_START_Msk
DECL|I2C_CR2_START_Pos|macro|I2C_CR2_START_Pos
DECL|I2C_CR2_START|macro|I2C_CR2_START
DECL|I2C_CR2_STOP_Msk|macro|I2C_CR2_STOP_Msk
DECL|I2C_CR2_STOP_Pos|macro|I2C_CR2_STOP_Pos
DECL|I2C_CR2_STOP|macro|I2C_CR2_STOP
DECL|I2C_ICR_ADDRCF_Msk|macro|I2C_ICR_ADDRCF_Msk
DECL|I2C_ICR_ADDRCF_Pos|macro|I2C_ICR_ADDRCF_Pos
DECL|I2C_ICR_ADDRCF|macro|I2C_ICR_ADDRCF
DECL|I2C_ICR_ALERTCF_Msk|macro|I2C_ICR_ALERTCF_Msk
DECL|I2C_ICR_ALERTCF_Pos|macro|I2C_ICR_ALERTCF_Pos
DECL|I2C_ICR_ALERTCF|macro|I2C_ICR_ALERTCF
DECL|I2C_ICR_ARLOCF_Msk|macro|I2C_ICR_ARLOCF_Msk
DECL|I2C_ICR_ARLOCF_Pos|macro|I2C_ICR_ARLOCF_Pos
DECL|I2C_ICR_ARLOCF|macro|I2C_ICR_ARLOCF
DECL|I2C_ICR_BERRCF_Msk|macro|I2C_ICR_BERRCF_Msk
DECL|I2C_ICR_BERRCF_Pos|macro|I2C_ICR_BERRCF_Pos
DECL|I2C_ICR_BERRCF|macro|I2C_ICR_BERRCF
DECL|I2C_ICR_NACKCF_Msk|macro|I2C_ICR_NACKCF_Msk
DECL|I2C_ICR_NACKCF_Pos|macro|I2C_ICR_NACKCF_Pos
DECL|I2C_ICR_NACKCF|macro|I2C_ICR_NACKCF
DECL|I2C_ICR_OVRCF_Msk|macro|I2C_ICR_OVRCF_Msk
DECL|I2C_ICR_OVRCF_Pos|macro|I2C_ICR_OVRCF_Pos
DECL|I2C_ICR_OVRCF|macro|I2C_ICR_OVRCF
DECL|I2C_ICR_PECCF_Msk|macro|I2C_ICR_PECCF_Msk
DECL|I2C_ICR_PECCF_Pos|macro|I2C_ICR_PECCF_Pos
DECL|I2C_ICR_PECCF|macro|I2C_ICR_PECCF
DECL|I2C_ICR_STOPCF_Msk|macro|I2C_ICR_STOPCF_Msk
DECL|I2C_ICR_STOPCF_Pos|macro|I2C_ICR_STOPCF_Pos
DECL|I2C_ICR_STOPCF|macro|I2C_ICR_STOPCF
DECL|I2C_ICR_TIMOUTCF_Msk|macro|I2C_ICR_TIMOUTCF_Msk
DECL|I2C_ICR_TIMOUTCF_Pos|macro|I2C_ICR_TIMOUTCF_Pos
DECL|I2C_ICR_TIMOUTCF|macro|I2C_ICR_TIMOUTCF
DECL|I2C_ISR_ADDCODE_Msk|macro|I2C_ISR_ADDCODE_Msk
DECL|I2C_ISR_ADDCODE_Pos|macro|I2C_ISR_ADDCODE_Pos
DECL|I2C_ISR_ADDCODE|macro|I2C_ISR_ADDCODE
DECL|I2C_ISR_ADDR_Msk|macro|I2C_ISR_ADDR_Msk
DECL|I2C_ISR_ADDR_Pos|macro|I2C_ISR_ADDR_Pos
DECL|I2C_ISR_ADDR|macro|I2C_ISR_ADDR
DECL|I2C_ISR_ALERT_Msk|macro|I2C_ISR_ALERT_Msk
DECL|I2C_ISR_ALERT_Pos|macro|I2C_ISR_ALERT_Pos
DECL|I2C_ISR_ALERT|macro|I2C_ISR_ALERT
DECL|I2C_ISR_ARLO_Msk|macro|I2C_ISR_ARLO_Msk
DECL|I2C_ISR_ARLO_Pos|macro|I2C_ISR_ARLO_Pos
DECL|I2C_ISR_ARLO|macro|I2C_ISR_ARLO
DECL|I2C_ISR_BERR_Msk|macro|I2C_ISR_BERR_Msk
DECL|I2C_ISR_BERR_Pos|macro|I2C_ISR_BERR_Pos
DECL|I2C_ISR_BERR|macro|I2C_ISR_BERR
DECL|I2C_ISR_BUSY_Msk|macro|I2C_ISR_BUSY_Msk
DECL|I2C_ISR_BUSY_Pos|macro|I2C_ISR_BUSY_Pos
DECL|I2C_ISR_BUSY|macro|I2C_ISR_BUSY
DECL|I2C_ISR_DIR_Msk|macro|I2C_ISR_DIR_Msk
DECL|I2C_ISR_DIR_Pos|macro|I2C_ISR_DIR_Pos
DECL|I2C_ISR_DIR|macro|I2C_ISR_DIR
DECL|I2C_ISR_NACKF_Msk|macro|I2C_ISR_NACKF_Msk
DECL|I2C_ISR_NACKF_Pos|macro|I2C_ISR_NACKF_Pos
DECL|I2C_ISR_NACKF|macro|I2C_ISR_NACKF
DECL|I2C_ISR_OVR_Msk|macro|I2C_ISR_OVR_Msk
DECL|I2C_ISR_OVR_Pos|macro|I2C_ISR_OVR_Pos
DECL|I2C_ISR_OVR|macro|I2C_ISR_OVR
DECL|I2C_ISR_PECERR_Msk|macro|I2C_ISR_PECERR_Msk
DECL|I2C_ISR_PECERR_Pos|macro|I2C_ISR_PECERR_Pos
DECL|I2C_ISR_PECERR|macro|I2C_ISR_PECERR
DECL|I2C_ISR_RXNE_Msk|macro|I2C_ISR_RXNE_Msk
DECL|I2C_ISR_RXNE_Pos|macro|I2C_ISR_RXNE_Pos
DECL|I2C_ISR_RXNE|macro|I2C_ISR_RXNE
DECL|I2C_ISR_STOPF_Msk|macro|I2C_ISR_STOPF_Msk
DECL|I2C_ISR_STOPF_Pos|macro|I2C_ISR_STOPF_Pos
DECL|I2C_ISR_STOPF|macro|I2C_ISR_STOPF
DECL|I2C_ISR_TCR_Msk|macro|I2C_ISR_TCR_Msk
DECL|I2C_ISR_TCR_Pos|macro|I2C_ISR_TCR_Pos
DECL|I2C_ISR_TCR|macro|I2C_ISR_TCR
DECL|I2C_ISR_TC_Msk|macro|I2C_ISR_TC_Msk
DECL|I2C_ISR_TC_Pos|macro|I2C_ISR_TC_Pos
DECL|I2C_ISR_TC|macro|I2C_ISR_TC
DECL|I2C_ISR_TIMEOUT_Msk|macro|I2C_ISR_TIMEOUT_Msk
DECL|I2C_ISR_TIMEOUT_Pos|macro|I2C_ISR_TIMEOUT_Pos
DECL|I2C_ISR_TIMEOUT|macro|I2C_ISR_TIMEOUT
DECL|I2C_ISR_TXE_Msk|macro|I2C_ISR_TXE_Msk
DECL|I2C_ISR_TXE_Pos|macro|I2C_ISR_TXE_Pos
DECL|I2C_ISR_TXE|macro|I2C_ISR_TXE
DECL|I2C_ISR_TXIS_Msk|macro|I2C_ISR_TXIS_Msk
DECL|I2C_ISR_TXIS_Pos|macro|I2C_ISR_TXIS_Pos
DECL|I2C_ISR_TXIS|macro|I2C_ISR_TXIS
DECL|I2C_OAR1_OA1EN_Msk|macro|I2C_OAR1_OA1EN_Msk
DECL|I2C_OAR1_OA1EN_Pos|macro|I2C_OAR1_OA1EN_Pos
DECL|I2C_OAR1_OA1EN|macro|I2C_OAR1_OA1EN
DECL|I2C_OAR1_OA1MODE_Msk|macro|I2C_OAR1_OA1MODE_Msk
DECL|I2C_OAR1_OA1MODE_Pos|macro|I2C_OAR1_OA1MODE_Pos
DECL|I2C_OAR1_OA1MODE|macro|I2C_OAR1_OA1MODE
DECL|I2C_OAR1_OA1_Msk|macro|I2C_OAR1_OA1_Msk
DECL|I2C_OAR1_OA1_Pos|macro|I2C_OAR1_OA1_Pos
DECL|I2C_OAR1_OA1|macro|I2C_OAR1_OA1
DECL|I2C_OAR2_OA2EN_Msk|macro|I2C_OAR2_OA2EN_Msk
DECL|I2C_OAR2_OA2EN_Pos|macro|I2C_OAR2_OA2EN_Pos
DECL|I2C_OAR2_OA2EN|macro|I2C_OAR2_OA2EN
DECL|I2C_OAR2_OA2MASK01_Msk|macro|I2C_OAR2_OA2MASK01_Msk
DECL|I2C_OAR2_OA2MASK01_Pos|macro|I2C_OAR2_OA2MASK01_Pos
DECL|I2C_OAR2_OA2MASK01|macro|I2C_OAR2_OA2MASK01
DECL|I2C_OAR2_OA2MASK02_Msk|macro|I2C_OAR2_OA2MASK02_Msk
DECL|I2C_OAR2_OA2MASK02_Pos|macro|I2C_OAR2_OA2MASK02_Pos
DECL|I2C_OAR2_OA2MASK02|macro|I2C_OAR2_OA2MASK02
DECL|I2C_OAR2_OA2MASK03_Msk|macro|I2C_OAR2_OA2MASK03_Msk
DECL|I2C_OAR2_OA2MASK03_Pos|macro|I2C_OAR2_OA2MASK03_Pos
DECL|I2C_OAR2_OA2MASK03|macro|I2C_OAR2_OA2MASK03
DECL|I2C_OAR2_OA2MASK04_Msk|macro|I2C_OAR2_OA2MASK04_Msk
DECL|I2C_OAR2_OA2MASK04_Pos|macro|I2C_OAR2_OA2MASK04_Pos
DECL|I2C_OAR2_OA2MASK04|macro|I2C_OAR2_OA2MASK04
DECL|I2C_OAR2_OA2MASK05_Msk|macro|I2C_OAR2_OA2MASK05_Msk
DECL|I2C_OAR2_OA2MASK05_Pos|macro|I2C_OAR2_OA2MASK05_Pos
DECL|I2C_OAR2_OA2MASK05|macro|I2C_OAR2_OA2MASK05
DECL|I2C_OAR2_OA2MASK06_Msk|macro|I2C_OAR2_OA2MASK06_Msk
DECL|I2C_OAR2_OA2MASK06_Pos|macro|I2C_OAR2_OA2MASK06_Pos
DECL|I2C_OAR2_OA2MASK06|macro|I2C_OAR2_OA2MASK06
DECL|I2C_OAR2_OA2MASK07_Msk|macro|I2C_OAR2_OA2MASK07_Msk
DECL|I2C_OAR2_OA2MASK07_Pos|macro|I2C_OAR2_OA2MASK07_Pos
DECL|I2C_OAR2_OA2MASK07|macro|I2C_OAR2_OA2MASK07
DECL|I2C_OAR2_OA2MSK_Msk|macro|I2C_OAR2_OA2MSK_Msk
DECL|I2C_OAR2_OA2MSK_Pos|macro|I2C_OAR2_OA2MSK_Pos
DECL|I2C_OAR2_OA2MSK|macro|I2C_OAR2_OA2MSK
DECL|I2C_OAR2_OA2NOMASK|macro|I2C_OAR2_OA2NOMASK
DECL|I2C_OAR2_OA2_Msk|macro|I2C_OAR2_OA2_Msk
DECL|I2C_OAR2_OA2_Pos|macro|I2C_OAR2_OA2_Pos
DECL|I2C_OAR2_OA2|macro|I2C_OAR2_OA2
DECL|I2C_PECR_PEC_Msk|macro|I2C_PECR_PEC_Msk
DECL|I2C_PECR_PEC_Pos|macro|I2C_PECR_PEC_Pos
DECL|I2C_PECR_PEC|macro|I2C_PECR_PEC
DECL|I2C_RXDR_RXDATA_Msk|macro|I2C_RXDR_RXDATA_Msk
DECL|I2C_RXDR_RXDATA_Pos|macro|I2C_RXDR_RXDATA_Pos
DECL|I2C_RXDR_RXDATA|macro|I2C_RXDR_RXDATA
DECL|I2C_TIMEOUTR_TEXTEN_Msk|macro|I2C_TIMEOUTR_TEXTEN_Msk
DECL|I2C_TIMEOUTR_TEXTEN_Pos|macro|I2C_TIMEOUTR_TEXTEN_Pos
DECL|I2C_TIMEOUTR_TEXTEN|macro|I2C_TIMEOUTR_TEXTEN
DECL|I2C_TIMEOUTR_TIDLE_Msk|macro|I2C_TIMEOUTR_TIDLE_Msk
DECL|I2C_TIMEOUTR_TIDLE_Pos|macro|I2C_TIMEOUTR_TIDLE_Pos
DECL|I2C_TIMEOUTR_TIDLE|macro|I2C_TIMEOUTR_TIDLE
DECL|I2C_TIMEOUTR_TIMEOUTA_Msk|macro|I2C_TIMEOUTR_TIMEOUTA_Msk
DECL|I2C_TIMEOUTR_TIMEOUTA_Pos|macro|I2C_TIMEOUTR_TIMEOUTA_Pos
DECL|I2C_TIMEOUTR_TIMEOUTA|macro|I2C_TIMEOUTR_TIMEOUTA
DECL|I2C_TIMEOUTR_TIMEOUTB_Msk|macro|I2C_TIMEOUTR_TIMEOUTB_Msk
DECL|I2C_TIMEOUTR_TIMEOUTB_Pos|macro|I2C_TIMEOUTR_TIMEOUTB_Pos
DECL|I2C_TIMEOUTR_TIMEOUTB|macro|I2C_TIMEOUTR_TIMEOUTB
DECL|I2C_TIMEOUTR_TIMOUTEN_Msk|macro|I2C_TIMEOUTR_TIMOUTEN_Msk
DECL|I2C_TIMEOUTR_TIMOUTEN_Pos|macro|I2C_TIMEOUTR_TIMOUTEN_Pos
DECL|I2C_TIMEOUTR_TIMOUTEN|macro|I2C_TIMEOUTR_TIMOUTEN
DECL|I2C_TIMINGR_PRESC_Msk|macro|I2C_TIMINGR_PRESC_Msk
DECL|I2C_TIMINGR_PRESC_Pos|macro|I2C_TIMINGR_PRESC_Pos
DECL|I2C_TIMINGR_PRESC|macro|I2C_TIMINGR_PRESC
DECL|I2C_TIMINGR_SCLDEL_Msk|macro|I2C_TIMINGR_SCLDEL_Msk
DECL|I2C_TIMINGR_SCLDEL_Pos|macro|I2C_TIMINGR_SCLDEL_Pos
DECL|I2C_TIMINGR_SCLDEL|macro|I2C_TIMINGR_SCLDEL
DECL|I2C_TIMINGR_SCLH_Msk|macro|I2C_TIMINGR_SCLH_Msk
DECL|I2C_TIMINGR_SCLH_Pos|macro|I2C_TIMINGR_SCLH_Pos
DECL|I2C_TIMINGR_SCLH|macro|I2C_TIMINGR_SCLH
DECL|I2C_TIMINGR_SCLL_Msk|macro|I2C_TIMINGR_SCLL_Msk
DECL|I2C_TIMINGR_SCLL_Pos|macro|I2C_TIMINGR_SCLL_Pos
DECL|I2C_TIMINGR_SCLL|macro|I2C_TIMINGR_SCLL
DECL|I2C_TIMINGR_SDADEL_Msk|macro|I2C_TIMINGR_SDADEL_Msk
DECL|I2C_TIMINGR_SDADEL_Pos|macro|I2C_TIMINGR_SDADEL_Pos
DECL|I2C_TIMINGR_SDADEL|macro|I2C_TIMINGR_SDADEL
DECL|I2C_TXDR_TXDATA_Msk|macro|I2C_TXDR_TXDATA_Msk
DECL|I2C_TXDR_TXDATA_Pos|macro|I2C_TXDR_TXDATA_Pos
DECL|I2C_TXDR_TXDATA|macro|I2C_TXDR_TXDATA
DECL|I2C_TypeDef|typedef|}I2C_TypeDef;
DECL|I2SCFGR|member|__IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
DECL|I2SPR|member|__IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
DECL|ICR|member|__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */
DECL|ICR|member|__IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
DECL|ICR|member|__IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */
DECL|ICR|member|__IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */
DECL|ICR|member|__IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
DECL|ICSCR|member|__IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */
DECL|IDCODE|member|__IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
DECL|IDR|member|__IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */
DECL|IER|member|__IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */
DECL|IFCR|member|__IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
DECL|IMR|member|__IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */
DECL|INIT|member|__IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
DECL|IOASCR|member|__IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */
DECL|IOCCR|member|__IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */
DECL|IOGCSR|member|__IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */
DECL|IOGXCR|member|__IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */
DECL|IOHCR|member|__IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */
DECL|IOPENR|member|__IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */
DECL|IOPPERIPH_BASE|macro|IOPPERIPH_BASE
DECL|IOPRSTR|member|__IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */
DECL|IOPSMENR|member|__IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */
DECL|IOSCR|member|__IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */
DECL|ISR|member|__IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
DECL|ISR|member|__IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
DECL|ISTR|member|__IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_ADC_COMMON_INSTANCE|macro|IS_ADC_COMMON_INSTANCE
DECL|IS_AES_ALL_INSTANCE|macro|IS_AES_ALL_INSTANCE
DECL|IS_COMP_ALL_INSTANCE|macro|IS_COMP_ALL_INSTANCE
DECL|IS_COMP_COMMON_INSTANCE|macro|IS_COMP_COMMON_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DMA_ALL_INSTANCE|macro|IS_DMA_ALL_INSTANCE
DECL|IS_GPIO_AF_INSTANCE|macro|IS_GPIO_AF_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2C_WAKEUP_FROMSTOP_INSTANCE|macro|IS_I2C_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_I2S_ALL_INSTANCE|macro|IS_I2S_ALL_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_LPTIM_INSTANCE|macro|IS_LPTIM_INSTANCE
DECL|IS_LPUART_INSTANCE|macro|IS_LPUART_INSTANCE
DECL|IS_RNG_ALL_INSTANCE|macro|IS_RNG_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SMBUS_INSTANCE|macro|IS_SMBUS_INSTANCE
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CCDMA_INSTANCE|macro|IS_TIM_CCDMA_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_TIX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_TIX_INSTANCE
DECL|IS_TIM_CLOCK_DIVISION_INSTANCE|macro|IS_TIM_CLOCK_DIVISION_INSTANCE
DECL|IS_TIM_COUNTER_MODE_SELECT_INSTANCE|macro|IS_TIM_COUNTER_MODE_SELECT_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ENCODER_INTERFACE_INSTANCE|macro|IS_TIM_ENCODER_INTERFACE_INSTANCE
DECL|IS_TIM_ETR_INSTANCE|macro|IS_TIM_ETR_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_OCXREF_CLEAR_INSTANCE|macro|IS_TIM_OCXREF_CLEAR_INSTANCE
DECL|IS_TIM_REMAP_INSTANCE|macro|IS_TIM_REMAP_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_UART_HALFDUPLEX_INSTANCE|macro|IS_UART_HALFDUPLEX_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_UART_LIN_INSTANCE|macro|IS_UART_LIN_INSTANCE
DECL|IS_UART_WAKEUP_FROMSTOP_INSTANCE|macro|IS_UART_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE|macro|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_USB_ALL_INSTANCE|macro|IS_USB_ALL_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IVR0|member|__IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */
DECL|IVR1|member|__IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */
DECL|IVR2|member|__IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */
DECL|IVR3|member|__IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY_Msk|macro|IWDG_KR_KEY_Msk
DECL|IWDG_KR_KEY_Pos|macro|IWDG_KR_KEY_Pos
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR_Msk|macro|IWDG_PR_PR_Msk
DECL|IWDG_PR_PR_Pos|macro|IWDG_PR_PR_Pos
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL_Msk|macro|IWDG_RLR_RL_Msk
DECL|IWDG_RLR_RL_Pos|macro|IWDG_RLR_RL_Pos
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU_Msk|macro|IWDG_SR_PVU_Msk
DECL|IWDG_SR_PVU_Pos|macro|IWDG_SR_PVU_Pos
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU_Msk|macro|IWDG_SR_RVU_Msk
DECL|IWDG_SR_RVU_Pos|macro|IWDG_SR_RVU_Pos
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_SR_WVU_Msk|macro|IWDG_SR_WVU_Msk
DECL|IWDG_SR_WVU_Pos|macro|IWDG_SR_WVU_Pos
DECL|IWDG_SR_WVU|macro|IWDG_SR_WVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG_WINR_WIN_Msk|macro|IWDG_WINR_WIN_Msk
DECL|IWDG_WINR_WIN_Pos|macro|IWDG_WINR_WIN_Pos
DECL|IWDG_WINR_WIN|macro|IWDG_WINR_WIN
DECL|IWDG|macro|IWDG
DECL|KEYR0|member|__IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */
DECL|KEYR1|member|__IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */
DECL|KEYR2|member|__IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */
DECL|KEYR3|member|__IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */
DECL|KR|member|__IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
DECL|LCKR|member|__IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
DECL|LPMCSR|member|__IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */
DECL|LPTIM1_BASE|macro|LPTIM1_BASE
DECL|LPTIM1_IRQn|enumerator|LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */
DECL|LPTIM1|macro|LPTIM1
DECL|LPTIM_ARR_ARR_Msk|macro|LPTIM_ARR_ARR_Msk
DECL|LPTIM_ARR_ARR_Pos|macro|LPTIM_ARR_ARR_Pos
DECL|LPTIM_ARR_ARR|macro|LPTIM_ARR_ARR
DECL|LPTIM_CFGR_CKFLT_0|macro|LPTIM_CFGR_CKFLT_0
DECL|LPTIM_CFGR_CKFLT_1|macro|LPTIM_CFGR_CKFLT_1
DECL|LPTIM_CFGR_CKFLT_Msk|macro|LPTIM_CFGR_CKFLT_Msk
DECL|LPTIM_CFGR_CKFLT_Pos|macro|LPTIM_CFGR_CKFLT_Pos
DECL|LPTIM_CFGR_CKFLT|macro|LPTIM_CFGR_CKFLT
DECL|LPTIM_CFGR_CKPOL_0|macro|LPTIM_CFGR_CKPOL_0
DECL|LPTIM_CFGR_CKPOL_1|macro|LPTIM_CFGR_CKPOL_1
DECL|LPTIM_CFGR_CKPOL_Msk|macro|LPTIM_CFGR_CKPOL_Msk
DECL|LPTIM_CFGR_CKPOL_Pos|macro|LPTIM_CFGR_CKPOL_Pos
DECL|LPTIM_CFGR_CKPOL|macro|LPTIM_CFGR_CKPOL
DECL|LPTIM_CFGR_CKSEL_Msk|macro|LPTIM_CFGR_CKSEL_Msk
DECL|LPTIM_CFGR_CKSEL_Pos|macro|LPTIM_CFGR_CKSEL_Pos
DECL|LPTIM_CFGR_CKSEL|macro|LPTIM_CFGR_CKSEL
DECL|LPTIM_CFGR_COUNTMODE_Msk|macro|LPTIM_CFGR_COUNTMODE_Msk
DECL|LPTIM_CFGR_COUNTMODE_Pos|macro|LPTIM_CFGR_COUNTMODE_Pos
DECL|LPTIM_CFGR_COUNTMODE|macro|LPTIM_CFGR_COUNTMODE
DECL|LPTIM_CFGR_ENC_Msk|macro|LPTIM_CFGR_ENC_Msk
DECL|LPTIM_CFGR_ENC_Pos|macro|LPTIM_CFGR_ENC_Pos
DECL|LPTIM_CFGR_ENC|macro|LPTIM_CFGR_ENC
DECL|LPTIM_CFGR_PRELOAD_Msk|macro|LPTIM_CFGR_PRELOAD_Msk
DECL|LPTIM_CFGR_PRELOAD_Pos|macro|LPTIM_CFGR_PRELOAD_Pos
DECL|LPTIM_CFGR_PRELOAD|macro|LPTIM_CFGR_PRELOAD
DECL|LPTIM_CFGR_PRESC_0|macro|LPTIM_CFGR_PRESC_0
DECL|LPTIM_CFGR_PRESC_1|macro|LPTIM_CFGR_PRESC_1
DECL|LPTIM_CFGR_PRESC_2|macro|LPTIM_CFGR_PRESC_2
DECL|LPTIM_CFGR_PRESC_Msk|macro|LPTIM_CFGR_PRESC_Msk
DECL|LPTIM_CFGR_PRESC_Pos|macro|LPTIM_CFGR_PRESC_Pos
DECL|LPTIM_CFGR_PRESC|macro|LPTIM_CFGR_PRESC
DECL|LPTIM_CFGR_TIMOUT_Msk|macro|LPTIM_CFGR_TIMOUT_Msk
DECL|LPTIM_CFGR_TIMOUT_Pos|macro|LPTIM_CFGR_TIMOUT_Pos
DECL|LPTIM_CFGR_TIMOUT|macro|LPTIM_CFGR_TIMOUT
DECL|LPTIM_CFGR_TRGFLT_0|macro|LPTIM_CFGR_TRGFLT_0
DECL|LPTIM_CFGR_TRGFLT_1|macro|LPTIM_CFGR_TRGFLT_1
DECL|LPTIM_CFGR_TRGFLT_Msk|macro|LPTIM_CFGR_TRGFLT_Msk
DECL|LPTIM_CFGR_TRGFLT_Pos|macro|LPTIM_CFGR_TRGFLT_Pos
DECL|LPTIM_CFGR_TRGFLT|macro|LPTIM_CFGR_TRGFLT
DECL|LPTIM_CFGR_TRIGEN_0|macro|LPTIM_CFGR_TRIGEN_0
DECL|LPTIM_CFGR_TRIGEN_1|macro|LPTIM_CFGR_TRIGEN_1
DECL|LPTIM_CFGR_TRIGEN_Msk|macro|LPTIM_CFGR_TRIGEN_Msk
DECL|LPTIM_CFGR_TRIGEN_Pos|macro|LPTIM_CFGR_TRIGEN_Pos
DECL|LPTIM_CFGR_TRIGEN|macro|LPTIM_CFGR_TRIGEN
DECL|LPTIM_CFGR_TRIGSEL_0|macro|LPTIM_CFGR_TRIGSEL_0
DECL|LPTIM_CFGR_TRIGSEL_1|macro|LPTIM_CFGR_TRIGSEL_1
DECL|LPTIM_CFGR_TRIGSEL_2|macro|LPTIM_CFGR_TRIGSEL_2
DECL|LPTIM_CFGR_TRIGSEL_Msk|macro|LPTIM_CFGR_TRIGSEL_Msk
DECL|LPTIM_CFGR_TRIGSEL_Pos|macro|LPTIM_CFGR_TRIGSEL_Pos
DECL|LPTIM_CFGR_TRIGSEL|macro|LPTIM_CFGR_TRIGSEL
DECL|LPTIM_CFGR_WAVE_Msk|macro|LPTIM_CFGR_WAVE_Msk
DECL|LPTIM_CFGR_WAVE_Pos|macro|LPTIM_CFGR_WAVE_Pos
DECL|LPTIM_CFGR_WAVE|macro|LPTIM_CFGR_WAVE
DECL|LPTIM_CFGR_WAVPOL_Msk|macro|LPTIM_CFGR_WAVPOL_Msk
DECL|LPTIM_CFGR_WAVPOL_Pos|macro|LPTIM_CFGR_WAVPOL_Pos
DECL|LPTIM_CFGR_WAVPOL|macro|LPTIM_CFGR_WAVPOL
DECL|LPTIM_CMP_CMP_Msk|macro|LPTIM_CMP_CMP_Msk
DECL|LPTIM_CMP_CMP_Pos|macro|LPTIM_CMP_CMP_Pos
DECL|LPTIM_CMP_CMP|macro|LPTIM_CMP_CMP
DECL|LPTIM_CNT_CNT_Msk|macro|LPTIM_CNT_CNT_Msk
DECL|LPTIM_CNT_CNT_Pos|macro|LPTIM_CNT_CNT_Pos
DECL|LPTIM_CNT_CNT|macro|LPTIM_CNT_CNT
DECL|LPTIM_CR_CNTSTRT_Msk|macro|LPTIM_CR_CNTSTRT_Msk
DECL|LPTIM_CR_CNTSTRT_Pos|macro|LPTIM_CR_CNTSTRT_Pos
DECL|LPTIM_CR_CNTSTRT|macro|LPTIM_CR_CNTSTRT
DECL|LPTIM_CR_ENABLE_Msk|macro|LPTIM_CR_ENABLE_Msk
DECL|LPTIM_CR_ENABLE_Pos|macro|LPTIM_CR_ENABLE_Pos
DECL|LPTIM_CR_ENABLE|macro|LPTIM_CR_ENABLE
DECL|LPTIM_CR_SNGSTRT_Msk|macro|LPTIM_CR_SNGSTRT_Msk
DECL|LPTIM_CR_SNGSTRT_Pos|macro|LPTIM_CR_SNGSTRT_Pos
DECL|LPTIM_CR_SNGSTRT|macro|LPTIM_CR_SNGSTRT
DECL|LPTIM_ICR_ARRMCF_Msk|macro|LPTIM_ICR_ARRMCF_Msk
DECL|LPTIM_ICR_ARRMCF_Pos|macro|LPTIM_ICR_ARRMCF_Pos
DECL|LPTIM_ICR_ARRMCF|macro|LPTIM_ICR_ARRMCF
DECL|LPTIM_ICR_ARROKCF_Msk|macro|LPTIM_ICR_ARROKCF_Msk
DECL|LPTIM_ICR_ARROKCF_Pos|macro|LPTIM_ICR_ARROKCF_Pos
DECL|LPTIM_ICR_ARROKCF|macro|LPTIM_ICR_ARROKCF
DECL|LPTIM_ICR_CMPMCF_Msk|macro|LPTIM_ICR_CMPMCF_Msk
DECL|LPTIM_ICR_CMPMCF_Pos|macro|LPTIM_ICR_CMPMCF_Pos
DECL|LPTIM_ICR_CMPMCF|macro|LPTIM_ICR_CMPMCF
DECL|LPTIM_ICR_CMPOKCF_Msk|macro|LPTIM_ICR_CMPOKCF_Msk
DECL|LPTIM_ICR_CMPOKCF_Pos|macro|LPTIM_ICR_CMPOKCF_Pos
DECL|LPTIM_ICR_CMPOKCF|macro|LPTIM_ICR_CMPOKCF
DECL|LPTIM_ICR_DOWNCF_Msk|macro|LPTIM_ICR_DOWNCF_Msk
DECL|LPTIM_ICR_DOWNCF_Pos|macro|LPTIM_ICR_DOWNCF_Pos
DECL|LPTIM_ICR_DOWNCF|macro|LPTIM_ICR_DOWNCF
DECL|LPTIM_ICR_EXTTRIGCF_Msk|macro|LPTIM_ICR_EXTTRIGCF_Msk
DECL|LPTIM_ICR_EXTTRIGCF_Pos|macro|LPTIM_ICR_EXTTRIGCF_Pos
DECL|LPTIM_ICR_EXTTRIGCF|macro|LPTIM_ICR_EXTTRIGCF
DECL|LPTIM_ICR_UPCF_Msk|macro|LPTIM_ICR_UPCF_Msk
DECL|LPTIM_ICR_UPCF_Pos|macro|LPTIM_ICR_UPCF_Pos
DECL|LPTIM_ICR_UPCF|macro|LPTIM_ICR_UPCF
DECL|LPTIM_IER_ARRMIE_Msk|macro|LPTIM_IER_ARRMIE_Msk
DECL|LPTIM_IER_ARRMIE_Pos|macro|LPTIM_IER_ARRMIE_Pos
DECL|LPTIM_IER_ARRMIE|macro|LPTIM_IER_ARRMIE
DECL|LPTIM_IER_ARROKIE_Msk|macro|LPTIM_IER_ARROKIE_Msk
DECL|LPTIM_IER_ARROKIE_Pos|macro|LPTIM_IER_ARROKIE_Pos
DECL|LPTIM_IER_ARROKIE|macro|LPTIM_IER_ARROKIE
DECL|LPTIM_IER_CMPMIE_Msk|macro|LPTIM_IER_CMPMIE_Msk
DECL|LPTIM_IER_CMPMIE_Pos|macro|LPTIM_IER_CMPMIE_Pos
DECL|LPTIM_IER_CMPMIE|macro|LPTIM_IER_CMPMIE
DECL|LPTIM_IER_CMPOKIE_Msk|macro|LPTIM_IER_CMPOKIE_Msk
DECL|LPTIM_IER_CMPOKIE_Pos|macro|LPTIM_IER_CMPOKIE_Pos
DECL|LPTIM_IER_CMPOKIE|macro|LPTIM_IER_CMPOKIE
DECL|LPTIM_IER_DOWNIE_Msk|macro|LPTIM_IER_DOWNIE_Msk
DECL|LPTIM_IER_DOWNIE_Pos|macro|LPTIM_IER_DOWNIE_Pos
DECL|LPTIM_IER_DOWNIE|macro|LPTIM_IER_DOWNIE
DECL|LPTIM_IER_EXTTRIGIE_Msk|macro|LPTIM_IER_EXTTRIGIE_Msk
DECL|LPTIM_IER_EXTTRIGIE_Pos|macro|LPTIM_IER_EXTTRIGIE_Pos
DECL|LPTIM_IER_EXTTRIGIE|macro|LPTIM_IER_EXTTRIGIE
DECL|LPTIM_IER_UPIE_Msk|macro|LPTIM_IER_UPIE_Msk
DECL|LPTIM_IER_UPIE_Pos|macro|LPTIM_IER_UPIE_Pos
DECL|LPTIM_IER_UPIE|macro|LPTIM_IER_UPIE
DECL|LPTIM_ISR_ARRM_Msk|macro|LPTIM_ISR_ARRM_Msk
DECL|LPTIM_ISR_ARRM_Pos|macro|LPTIM_ISR_ARRM_Pos
DECL|LPTIM_ISR_ARRM|macro|LPTIM_ISR_ARRM
DECL|LPTIM_ISR_ARROK_Msk|macro|LPTIM_ISR_ARROK_Msk
DECL|LPTIM_ISR_ARROK_Pos|macro|LPTIM_ISR_ARROK_Pos
DECL|LPTIM_ISR_ARROK|macro|LPTIM_ISR_ARROK
DECL|LPTIM_ISR_CMPM_Msk|macro|LPTIM_ISR_CMPM_Msk
DECL|LPTIM_ISR_CMPM_Pos|macro|LPTIM_ISR_CMPM_Pos
DECL|LPTIM_ISR_CMPM|macro|LPTIM_ISR_CMPM
DECL|LPTIM_ISR_CMPOK_Msk|macro|LPTIM_ISR_CMPOK_Msk
DECL|LPTIM_ISR_CMPOK_Pos|macro|LPTIM_ISR_CMPOK_Pos
DECL|LPTIM_ISR_CMPOK|macro|LPTIM_ISR_CMPOK
DECL|LPTIM_ISR_DOWN_Msk|macro|LPTIM_ISR_DOWN_Msk
DECL|LPTIM_ISR_DOWN_Pos|macro|LPTIM_ISR_DOWN_Pos
DECL|LPTIM_ISR_DOWN|macro|LPTIM_ISR_DOWN
DECL|LPTIM_ISR_EXTTRIG_Msk|macro|LPTIM_ISR_EXTTRIG_Msk
DECL|LPTIM_ISR_EXTTRIG_Pos|macro|LPTIM_ISR_EXTTRIG_Pos
DECL|LPTIM_ISR_EXTTRIG|macro|LPTIM_ISR_EXTTRIG
DECL|LPTIM_ISR_UP_Msk|macro|LPTIM_ISR_UP_Msk
DECL|LPTIM_ISR_UP_Pos|macro|LPTIM_ISR_UP_Pos
DECL|LPTIM_ISR_UP|macro|LPTIM_ISR_UP
DECL|LPTIM_TypeDef|typedef|} LPTIM_TypeDef;
DECL|LPUART1_BASE|macro|LPUART1_BASE
DECL|LPUART1_IRQHandler|macro|LPUART1_IRQHandler
DECL|LPUART1_IRQn|macro|LPUART1_IRQn
DECL|LPUART1|macro|LPUART1
DECL|LSL|member|__IO uint32_t LSL ; /*!< Library Segment Length register, Address offset: 0x1C */
DECL|LSSA|member|__IO uint32_t LSSA ; /*!< Library Segment Start Address register, Address offset: 0x18 */
DECL|MODER|member|__IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
DECL|NVDSL|member|__IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */
DECL|NVDSSA|member|__IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
DECL|OAR2|member|__IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
DECL|OB_BASE|macro|OB_BASE
DECL|OB_TypeDef|typedef|} OB_TypeDef;
DECL|OB|macro|OB
DECL|ODR|member|__IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */
DECL|OPTR|member|__IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */
DECL|OR|member|__IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */
DECL|OR|member|__IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
DECL|OSPEEDR|member|__IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
DECL|OTYPER|member|__IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
DECL|PDKEYR|member|__IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */
DECL|PECR|member|__IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
DECL|PECR|member|__IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */
DECL|PEKEYR|member|__IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|POL|member|__IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
DECL|PRER|member|__IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
DECL|PRGKEYR|member|__IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */
DECL|PR|member|__IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
DECL|PR|member|__IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */
DECL|PUPDR|member|__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
DECL|PVD_IRQn|enumerator|PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR_CSBF_Msk|macro|PWR_CR_CSBF_Msk
DECL|PWR_CR_CSBF_Pos|macro|PWR_CR_CSBF_Pos
DECL|PWR_CR_CSBF|macro|PWR_CR_CSBF
DECL|PWR_CR_CWUF_Msk|macro|PWR_CR_CWUF_Msk
DECL|PWR_CR_CWUF_Pos|macro|PWR_CR_CWUF_Pos
DECL|PWR_CR_CWUF|macro|PWR_CR_CWUF
DECL|PWR_CR_DBP_Msk|macro|PWR_CR_DBP_Msk
DECL|PWR_CR_DBP_Pos|macro|PWR_CR_DBP_Pos
DECL|PWR_CR_DBP|macro|PWR_CR_DBP
DECL|PWR_CR_DSEEKOFF_Msk|macro|PWR_CR_DSEEKOFF_Msk
DECL|PWR_CR_DSEEKOFF_Pos|macro|PWR_CR_DSEEKOFF_Pos
DECL|PWR_CR_DSEEKOFF|macro|PWR_CR_DSEEKOFF
DECL|PWR_CR_FWU_Msk|macro|PWR_CR_FWU_Msk
DECL|PWR_CR_FWU_Pos|macro|PWR_CR_FWU_Pos
DECL|PWR_CR_FWU|macro|PWR_CR_FWU
DECL|PWR_CR_LPRUN_Msk|macro|PWR_CR_LPRUN_Msk
DECL|PWR_CR_LPRUN_Pos|macro|PWR_CR_LPRUN_Pos
DECL|PWR_CR_LPRUN|macro|PWR_CR_LPRUN
DECL|PWR_CR_LPSDSR_Msk|macro|PWR_CR_LPSDSR_Msk
DECL|PWR_CR_LPSDSR_Pos|macro|PWR_CR_LPSDSR_Pos
DECL|PWR_CR_LPSDSR|macro|PWR_CR_LPSDSR
DECL|PWR_CR_PDDS_Msk|macro|PWR_CR_PDDS_Msk
DECL|PWR_CR_PDDS_Pos|macro|PWR_CR_PDDS_Pos
DECL|PWR_CR_PDDS|macro|PWR_CR_PDDS
DECL|PWR_CR_PLS_0|macro|PWR_CR_PLS_0
DECL|PWR_CR_PLS_1|macro|PWR_CR_PLS_1
DECL|PWR_CR_PLS_2|macro|PWR_CR_PLS_2
DECL|PWR_CR_PLS_LEV0|macro|PWR_CR_PLS_LEV0
DECL|PWR_CR_PLS_LEV1|macro|PWR_CR_PLS_LEV1
DECL|PWR_CR_PLS_LEV2|macro|PWR_CR_PLS_LEV2
DECL|PWR_CR_PLS_LEV3|macro|PWR_CR_PLS_LEV3
DECL|PWR_CR_PLS_LEV4|macro|PWR_CR_PLS_LEV4
DECL|PWR_CR_PLS_LEV5|macro|PWR_CR_PLS_LEV5
DECL|PWR_CR_PLS_LEV6|macro|PWR_CR_PLS_LEV6
DECL|PWR_CR_PLS_LEV7|macro|PWR_CR_PLS_LEV7
DECL|PWR_CR_PLS_Msk|macro|PWR_CR_PLS_Msk
DECL|PWR_CR_PLS_Pos|macro|PWR_CR_PLS_Pos
DECL|PWR_CR_PLS|macro|PWR_CR_PLS
DECL|PWR_CR_PVDE_Msk|macro|PWR_CR_PVDE_Msk
DECL|PWR_CR_PVDE_Pos|macro|PWR_CR_PVDE_Pos
DECL|PWR_CR_PVDE|macro|PWR_CR_PVDE
DECL|PWR_CR_ULP_Msk|macro|PWR_CR_ULP_Msk
DECL|PWR_CR_ULP_Pos|macro|PWR_CR_ULP_Pos
DECL|PWR_CR_ULP|macro|PWR_CR_ULP
DECL|PWR_CR_VOS_0|macro|PWR_CR_VOS_0
DECL|PWR_CR_VOS_1|macro|PWR_CR_VOS_1
DECL|PWR_CR_VOS_Msk|macro|PWR_CR_VOS_Msk
DECL|PWR_CR_VOS_Pos|macro|PWR_CR_VOS_Pos
DECL|PWR_CR_VOS|macro|PWR_CR_VOS
DECL|PWR_CSR_EWUP1_Msk|macro|PWR_CSR_EWUP1_Msk
DECL|PWR_CSR_EWUP1_Pos|macro|PWR_CSR_EWUP1_Pos
DECL|PWR_CSR_EWUP1|macro|PWR_CSR_EWUP1
DECL|PWR_CSR_EWUP2_Msk|macro|PWR_CSR_EWUP2_Msk
DECL|PWR_CSR_EWUP2_Pos|macro|PWR_CSR_EWUP2_Pos
DECL|PWR_CSR_EWUP2|macro|PWR_CSR_EWUP2
DECL|PWR_CSR_PVDO_Msk|macro|PWR_CSR_PVDO_Msk
DECL|PWR_CSR_PVDO_Pos|macro|PWR_CSR_PVDO_Pos
DECL|PWR_CSR_PVDO|macro|PWR_CSR_PVDO
DECL|PWR_CSR_REGLPF_Msk|macro|PWR_CSR_REGLPF_Msk
DECL|PWR_CSR_REGLPF_Pos|macro|PWR_CSR_REGLPF_Pos
DECL|PWR_CSR_REGLPF|macro|PWR_CSR_REGLPF
DECL|PWR_CSR_SBF_Msk|macro|PWR_CSR_SBF_Msk
DECL|PWR_CSR_SBF_Pos|macro|PWR_CSR_SBF_Pos
DECL|PWR_CSR_SBF|macro|PWR_CSR_SBF
DECL|PWR_CSR_VOSF_Msk|macro|PWR_CSR_VOSF_Msk
DECL|PWR_CSR_VOSF_Pos|macro|PWR_CSR_VOSF_Pos
DECL|PWR_CSR_VOSF|macro|PWR_CSR_VOSF
DECL|PWR_CSR_VREFINTRDYF_Msk|macro|PWR_CSR_VREFINTRDYF_Msk
DECL|PWR_CSR_VREFINTRDYF_Pos|macro|PWR_CSR_VREFINTRDYF_Pos
DECL|PWR_CSR_VREFINTRDYF|macro|PWR_CSR_VREFINTRDYF
DECL|PWR_CSR_WUF_Msk|macro|PWR_CSR_WUF_Msk
DECL|PWR_CSR_WUF_Pos|macro|PWR_CSR_WUF_Pos
DECL|PWR_CSR_WUF|macro|PWR_CSR_WUF
DECL|PWR_PVD_SUPPORT|macro|PWR_PVD_SUPPORT
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */
DECL|RCC_AHBENR_CRCEN_Msk|macro|RCC_AHBENR_CRCEN_Msk
DECL|RCC_AHBENR_CRCEN_Pos|macro|RCC_AHBENR_CRCEN_Pos
DECL|RCC_AHBENR_CRCEN|macro|RCC_AHBENR_CRCEN
DECL|RCC_AHBENR_CRYPEN_Msk|macro|RCC_AHBENR_CRYPEN_Msk
DECL|RCC_AHBENR_CRYPEN_Pos|macro|RCC_AHBENR_CRYPEN_Pos
DECL|RCC_AHBENR_CRYPEN|macro|RCC_AHBENR_CRYPEN
DECL|RCC_AHBENR_DMA1EN|macro|RCC_AHBENR_DMA1EN
DECL|RCC_AHBENR_DMAEN_Msk|macro|RCC_AHBENR_DMAEN_Msk
DECL|RCC_AHBENR_DMAEN_Pos|macro|RCC_AHBENR_DMAEN_Pos
DECL|RCC_AHBENR_DMAEN|macro|RCC_AHBENR_DMAEN
DECL|RCC_AHBENR_MIFEN_Msk|macro|RCC_AHBENR_MIFEN_Msk
DECL|RCC_AHBENR_MIFEN_Pos|macro|RCC_AHBENR_MIFEN_Pos
DECL|RCC_AHBENR_MIFEN|macro|RCC_AHBENR_MIFEN
DECL|RCC_AHBENR_RNGEN_Msk|macro|RCC_AHBENR_RNGEN_Msk
DECL|RCC_AHBENR_RNGEN_Pos|macro|RCC_AHBENR_RNGEN_Pos
DECL|RCC_AHBENR_RNGEN|macro|RCC_AHBENR_RNGEN
DECL|RCC_AHBENR_TSCEN_Msk|macro|RCC_AHBENR_TSCEN_Msk
DECL|RCC_AHBENR_TSCEN_Pos|macro|RCC_AHBENR_TSCEN_Pos
DECL|RCC_AHBENR_TSCEN|macro|RCC_AHBENR_TSCEN
DECL|RCC_AHBRSTR_CRCRST_Msk|macro|RCC_AHBRSTR_CRCRST_Msk
DECL|RCC_AHBRSTR_CRCRST_Pos|macro|RCC_AHBRSTR_CRCRST_Pos
DECL|RCC_AHBRSTR_CRCRST|macro|RCC_AHBRSTR_CRCRST
DECL|RCC_AHBRSTR_CRYPRST_Msk|macro|RCC_AHBRSTR_CRYPRST_Msk
DECL|RCC_AHBRSTR_CRYPRST_Pos|macro|RCC_AHBRSTR_CRYPRST_Pos
DECL|RCC_AHBRSTR_CRYPRST|macro|RCC_AHBRSTR_CRYPRST
DECL|RCC_AHBRSTR_DMA1RST|macro|RCC_AHBRSTR_DMA1RST
DECL|RCC_AHBRSTR_DMARST_Msk|macro|RCC_AHBRSTR_DMARST_Msk
DECL|RCC_AHBRSTR_DMARST_Pos|macro|RCC_AHBRSTR_DMARST_Pos
DECL|RCC_AHBRSTR_DMARST|macro|RCC_AHBRSTR_DMARST
DECL|RCC_AHBRSTR_MIFRST_Msk|macro|RCC_AHBRSTR_MIFRST_Msk
DECL|RCC_AHBRSTR_MIFRST_Pos|macro|RCC_AHBRSTR_MIFRST_Pos
DECL|RCC_AHBRSTR_MIFRST|macro|RCC_AHBRSTR_MIFRST
DECL|RCC_AHBRSTR_RNGRST_Msk|macro|RCC_AHBRSTR_RNGRST_Msk
DECL|RCC_AHBRSTR_RNGRST_Pos|macro|RCC_AHBRSTR_RNGRST_Pos
DECL|RCC_AHBRSTR_RNGRST|macro|RCC_AHBRSTR_RNGRST
DECL|RCC_AHBRSTR_TSCRST_Msk|macro|RCC_AHBRSTR_TSCRST_Msk
DECL|RCC_AHBRSTR_TSCRST_Pos|macro|RCC_AHBRSTR_TSCRST_Pos
DECL|RCC_AHBRSTR_TSCRST|macro|RCC_AHBRSTR_TSCRST
DECL|RCC_AHBSMENR_CRCSMEN_Msk|macro|RCC_AHBSMENR_CRCSMEN_Msk
DECL|RCC_AHBSMENR_CRCSMEN_Pos|macro|RCC_AHBSMENR_CRCSMEN_Pos
DECL|RCC_AHBSMENR_CRCSMEN|macro|RCC_AHBSMENR_CRCSMEN
DECL|RCC_AHBSMENR_CRYPSMEN_Msk|macro|RCC_AHBSMENR_CRYPSMEN_Msk
DECL|RCC_AHBSMENR_CRYPSMEN_Pos|macro|RCC_AHBSMENR_CRYPSMEN_Pos
DECL|RCC_AHBSMENR_CRYPSMEN|macro|RCC_AHBSMENR_CRYPSMEN
DECL|RCC_AHBSMENR_DMA1SMEN|macro|RCC_AHBSMENR_DMA1SMEN
DECL|RCC_AHBSMENR_DMASMEN_Msk|macro|RCC_AHBSMENR_DMASMEN_Msk
DECL|RCC_AHBSMENR_DMASMEN_Pos|macro|RCC_AHBSMENR_DMASMEN_Pos
DECL|RCC_AHBSMENR_DMASMEN|macro|RCC_AHBSMENR_DMASMEN
DECL|RCC_AHBSMENR_MIFSMEN_Msk|macro|RCC_AHBSMENR_MIFSMEN_Msk
DECL|RCC_AHBSMENR_MIFSMEN_Pos|macro|RCC_AHBSMENR_MIFSMEN_Pos
DECL|RCC_AHBSMENR_MIFSMEN|macro|RCC_AHBSMENR_MIFSMEN
DECL|RCC_AHBSMENR_RNGSMEN_Msk|macro|RCC_AHBSMENR_RNGSMEN_Msk
DECL|RCC_AHBSMENR_RNGSMEN_Pos|macro|RCC_AHBSMENR_RNGSMEN_Pos
DECL|RCC_AHBSMENR_RNGSMEN|macro|RCC_AHBSMENR_RNGSMEN
DECL|RCC_AHBSMENR_SRAMSMEN_Msk|macro|RCC_AHBSMENR_SRAMSMEN_Msk
DECL|RCC_AHBSMENR_SRAMSMEN_Pos|macro|RCC_AHBSMENR_SRAMSMEN_Pos
DECL|RCC_AHBSMENR_SRAMSMEN|macro|RCC_AHBSMENR_SRAMSMEN
DECL|RCC_AHBSMENR_TSCSMEN_Msk|macro|RCC_AHBSMENR_TSCSMEN_Msk
DECL|RCC_AHBSMENR_TSCSMEN_Pos|macro|RCC_AHBSMENR_TSCSMEN_Pos
DECL|RCC_AHBSMENR_TSCSMEN|macro|RCC_AHBSMENR_TSCSMEN
DECL|RCC_APB1ENR_CRSEN_Msk|macro|RCC_APB1ENR_CRSEN_Msk
DECL|RCC_APB1ENR_CRSEN_Pos|macro|RCC_APB1ENR_CRSEN_Pos
DECL|RCC_APB1ENR_CRSEN|macro|RCC_APB1ENR_CRSEN
DECL|RCC_APB1ENR_DACEN_Msk|macro|RCC_APB1ENR_DACEN_Msk
DECL|RCC_APB1ENR_DACEN_Pos|macro|RCC_APB1ENR_DACEN_Pos
DECL|RCC_APB1ENR_DACEN|macro|RCC_APB1ENR_DACEN
DECL|RCC_APB1ENR_I2C1EN_Msk|macro|RCC_APB1ENR_I2C1EN_Msk
DECL|RCC_APB1ENR_I2C1EN_Pos|macro|RCC_APB1ENR_I2C1EN_Pos
DECL|RCC_APB1ENR_I2C1EN|macro|RCC_APB1ENR_I2C1EN
DECL|RCC_APB1ENR_I2C2EN_Msk|macro|RCC_APB1ENR_I2C2EN_Msk
DECL|RCC_APB1ENR_I2C2EN_Pos|macro|RCC_APB1ENR_I2C2EN_Pos
DECL|RCC_APB1ENR_I2C2EN|macro|RCC_APB1ENR_I2C2EN
DECL|RCC_APB1ENR_LPTIM1EN_Msk|macro|RCC_APB1ENR_LPTIM1EN_Msk
DECL|RCC_APB1ENR_LPTIM1EN_Pos|macro|RCC_APB1ENR_LPTIM1EN_Pos
DECL|RCC_APB1ENR_LPTIM1EN|macro|RCC_APB1ENR_LPTIM1EN
DECL|RCC_APB1ENR_LPUART1EN_Msk|macro|RCC_APB1ENR_LPUART1EN_Msk
DECL|RCC_APB1ENR_LPUART1EN_Pos|macro|RCC_APB1ENR_LPUART1EN_Pos
DECL|RCC_APB1ENR_LPUART1EN|macro|RCC_APB1ENR_LPUART1EN
DECL|RCC_APB1ENR_PWREN_Msk|macro|RCC_APB1ENR_PWREN_Msk
DECL|RCC_APB1ENR_PWREN_Pos|macro|RCC_APB1ENR_PWREN_Pos
DECL|RCC_APB1ENR_PWREN|macro|RCC_APB1ENR_PWREN
DECL|RCC_APB1ENR_SPI2EN_Msk|macro|RCC_APB1ENR_SPI2EN_Msk
DECL|RCC_APB1ENR_SPI2EN_Pos|macro|RCC_APB1ENR_SPI2EN_Pos
DECL|RCC_APB1ENR_SPI2EN|macro|RCC_APB1ENR_SPI2EN
DECL|RCC_APB1ENR_TIM2EN_Msk|macro|RCC_APB1ENR_TIM2EN_Msk
DECL|RCC_APB1ENR_TIM2EN_Pos|macro|RCC_APB1ENR_TIM2EN_Pos
DECL|RCC_APB1ENR_TIM2EN|macro|RCC_APB1ENR_TIM2EN
DECL|RCC_APB1ENR_TIM6EN_Msk|macro|RCC_APB1ENR_TIM6EN_Msk
DECL|RCC_APB1ENR_TIM6EN_Pos|macro|RCC_APB1ENR_TIM6EN_Pos
DECL|RCC_APB1ENR_TIM6EN|macro|RCC_APB1ENR_TIM6EN
DECL|RCC_APB1ENR_USART2EN_Msk|macro|RCC_APB1ENR_USART2EN_Msk
DECL|RCC_APB1ENR_USART2EN_Pos|macro|RCC_APB1ENR_USART2EN_Pos
DECL|RCC_APB1ENR_USART2EN|macro|RCC_APB1ENR_USART2EN
DECL|RCC_APB1ENR_USBEN_Msk|macro|RCC_APB1ENR_USBEN_Msk
DECL|RCC_APB1ENR_USBEN_Pos|macro|RCC_APB1ENR_USBEN_Pos
DECL|RCC_APB1ENR_USBEN|macro|RCC_APB1ENR_USBEN
DECL|RCC_APB1ENR_WWDGEN_Msk|macro|RCC_APB1ENR_WWDGEN_Msk
DECL|RCC_APB1ENR_WWDGEN_Pos|macro|RCC_APB1ENR_WWDGEN_Pos
DECL|RCC_APB1ENR_WWDGEN|macro|RCC_APB1ENR_WWDGEN
DECL|RCC_APB1RSTR_CRSRST_Msk|macro|RCC_APB1RSTR_CRSRST_Msk
DECL|RCC_APB1RSTR_CRSRST_Pos|macro|RCC_APB1RSTR_CRSRST_Pos
DECL|RCC_APB1RSTR_CRSRST|macro|RCC_APB1RSTR_CRSRST
DECL|RCC_APB1RSTR_DACRST_Msk|macro|RCC_APB1RSTR_DACRST_Msk
DECL|RCC_APB1RSTR_DACRST_Pos|macro|RCC_APB1RSTR_DACRST_Pos
DECL|RCC_APB1RSTR_DACRST|macro|RCC_APB1RSTR_DACRST
DECL|RCC_APB1RSTR_I2C1RST_Msk|macro|RCC_APB1RSTR_I2C1RST_Msk
DECL|RCC_APB1RSTR_I2C1RST_Pos|macro|RCC_APB1RSTR_I2C1RST_Pos
DECL|RCC_APB1RSTR_I2C1RST|macro|RCC_APB1RSTR_I2C1RST
DECL|RCC_APB1RSTR_I2C2RST_Msk|macro|RCC_APB1RSTR_I2C2RST_Msk
DECL|RCC_APB1RSTR_I2C2RST_Pos|macro|RCC_APB1RSTR_I2C2RST_Pos
DECL|RCC_APB1RSTR_I2C2RST|macro|RCC_APB1RSTR_I2C2RST
DECL|RCC_APB1RSTR_LPTIM1RST_Msk|macro|RCC_APB1RSTR_LPTIM1RST_Msk
DECL|RCC_APB1RSTR_LPTIM1RST_Pos|macro|RCC_APB1RSTR_LPTIM1RST_Pos
DECL|RCC_APB1RSTR_LPTIM1RST|macro|RCC_APB1RSTR_LPTIM1RST
DECL|RCC_APB1RSTR_LPUART1RST_Msk|macro|RCC_APB1RSTR_LPUART1RST_Msk
DECL|RCC_APB1RSTR_LPUART1RST_Pos|macro|RCC_APB1RSTR_LPUART1RST_Pos
DECL|RCC_APB1RSTR_LPUART1RST|macro|RCC_APB1RSTR_LPUART1RST
DECL|RCC_APB1RSTR_PWRRST_Msk|macro|RCC_APB1RSTR_PWRRST_Msk
DECL|RCC_APB1RSTR_PWRRST_Pos|macro|RCC_APB1RSTR_PWRRST_Pos
DECL|RCC_APB1RSTR_PWRRST|macro|RCC_APB1RSTR_PWRRST
DECL|RCC_APB1RSTR_SPI2RST_Msk|macro|RCC_APB1RSTR_SPI2RST_Msk
DECL|RCC_APB1RSTR_SPI2RST_Pos|macro|RCC_APB1RSTR_SPI2RST_Pos
DECL|RCC_APB1RSTR_SPI2RST|macro|RCC_APB1RSTR_SPI2RST
DECL|RCC_APB1RSTR_TIM2RST_Msk|macro|RCC_APB1RSTR_TIM2RST_Msk
DECL|RCC_APB1RSTR_TIM2RST_Pos|macro|RCC_APB1RSTR_TIM2RST_Pos
DECL|RCC_APB1RSTR_TIM2RST|macro|RCC_APB1RSTR_TIM2RST
DECL|RCC_APB1RSTR_TIM6RST_Msk|macro|RCC_APB1RSTR_TIM6RST_Msk
DECL|RCC_APB1RSTR_TIM6RST_Pos|macro|RCC_APB1RSTR_TIM6RST_Pos
DECL|RCC_APB1RSTR_TIM6RST|macro|RCC_APB1RSTR_TIM6RST
DECL|RCC_APB1RSTR_USART2RST_Msk|macro|RCC_APB1RSTR_USART2RST_Msk
DECL|RCC_APB1RSTR_USART2RST_Pos|macro|RCC_APB1RSTR_USART2RST_Pos
DECL|RCC_APB1RSTR_USART2RST|macro|RCC_APB1RSTR_USART2RST
DECL|RCC_APB1RSTR_USBRST_Msk|macro|RCC_APB1RSTR_USBRST_Msk
DECL|RCC_APB1RSTR_USBRST_Pos|macro|RCC_APB1RSTR_USBRST_Pos
DECL|RCC_APB1RSTR_USBRST|macro|RCC_APB1RSTR_USBRST
DECL|RCC_APB1RSTR_WWDGRST_Msk|macro|RCC_APB1RSTR_WWDGRST_Msk
DECL|RCC_APB1RSTR_WWDGRST_Pos|macro|RCC_APB1RSTR_WWDGRST_Pos
DECL|RCC_APB1RSTR_WWDGRST|macro|RCC_APB1RSTR_WWDGRST
DECL|RCC_APB1SMENR_CRSSMEN_Msk|macro|RCC_APB1SMENR_CRSSMEN_Msk
DECL|RCC_APB1SMENR_CRSSMEN_Pos|macro|RCC_APB1SMENR_CRSSMEN_Pos
DECL|RCC_APB1SMENR_CRSSMEN|macro|RCC_APB1SMENR_CRSSMEN
DECL|RCC_APB1SMENR_DACSMEN_Msk|macro|RCC_APB1SMENR_DACSMEN_Msk
DECL|RCC_APB1SMENR_DACSMEN_Pos|macro|RCC_APB1SMENR_DACSMEN_Pos
DECL|RCC_APB1SMENR_DACSMEN|macro|RCC_APB1SMENR_DACSMEN
DECL|RCC_APB1SMENR_I2C1SMEN_Msk|macro|RCC_APB1SMENR_I2C1SMEN_Msk
DECL|RCC_APB1SMENR_I2C1SMEN_Pos|macro|RCC_APB1SMENR_I2C1SMEN_Pos
DECL|RCC_APB1SMENR_I2C1SMEN|macro|RCC_APB1SMENR_I2C1SMEN
DECL|RCC_APB1SMENR_I2C2SMEN_Msk|macro|RCC_APB1SMENR_I2C2SMEN_Msk
DECL|RCC_APB1SMENR_I2C2SMEN_Pos|macro|RCC_APB1SMENR_I2C2SMEN_Pos
DECL|RCC_APB1SMENR_I2C2SMEN|macro|RCC_APB1SMENR_I2C2SMEN
DECL|RCC_APB1SMENR_LPTIM1SMEN_Msk|macro|RCC_APB1SMENR_LPTIM1SMEN_Msk
DECL|RCC_APB1SMENR_LPTIM1SMEN_Pos|macro|RCC_APB1SMENR_LPTIM1SMEN_Pos
DECL|RCC_APB1SMENR_LPTIM1SMEN|macro|RCC_APB1SMENR_LPTIM1SMEN
DECL|RCC_APB1SMENR_LPUART1SMEN_Msk|macro|RCC_APB1SMENR_LPUART1SMEN_Msk
DECL|RCC_APB1SMENR_LPUART1SMEN_Pos|macro|RCC_APB1SMENR_LPUART1SMEN_Pos
DECL|RCC_APB1SMENR_LPUART1SMEN|macro|RCC_APB1SMENR_LPUART1SMEN
DECL|RCC_APB1SMENR_PWRSMEN_Msk|macro|RCC_APB1SMENR_PWRSMEN_Msk
DECL|RCC_APB1SMENR_PWRSMEN_Pos|macro|RCC_APB1SMENR_PWRSMEN_Pos
DECL|RCC_APB1SMENR_PWRSMEN|macro|RCC_APB1SMENR_PWRSMEN
DECL|RCC_APB1SMENR_SPI2SMEN_Msk|macro|RCC_APB1SMENR_SPI2SMEN_Msk
DECL|RCC_APB1SMENR_SPI2SMEN_Pos|macro|RCC_APB1SMENR_SPI2SMEN_Pos
DECL|RCC_APB1SMENR_SPI2SMEN|macro|RCC_APB1SMENR_SPI2SMEN
DECL|RCC_APB1SMENR_TIM2SMEN_Msk|macro|RCC_APB1SMENR_TIM2SMEN_Msk
DECL|RCC_APB1SMENR_TIM2SMEN_Pos|macro|RCC_APB1SMENR_TIM2SMEN_Pos
DECL|RCC_APB1SMENR_TIM2SMEN|macro|RCC_APB1SMENR_TIM2SMEN
DECL|RCC_APB1SMENR_TIM6SMEN_Msk|macro|RCC_APB1SMENR_TIM6SMEN_Msk
DECL|RCC_APB1SMENR_TIM6SMEN_Pos|macro|RCC_APB1SMENR_TIM6SMEN_Pos
DECL|RCC_APB1SMENR_TIM6SMEN|macro|RCC_APB1SMENR_TIM6SMEN
DECL|RCC_APB1SMENR_USART2SMEN_Msk|macro|RCC_APB1SMENR_USART2SMEN_Msk
DECL|RCC_APB1SMENR_USART2SMEN_Pos|macro|RCC_APB1SMENR_USART2SMEN_Pos
DECL|RCC_APB1SMENR_USART2SMEN|macro|RCC_APB1SMENR_USART2SMEN
DECL|RCC_APB1SMENR_USBSMEN_Msk|macro|RCC_APB1SMENR_USBSMEN_Msk
DECL|RCC_APB1SMENR_USBSMEN_Pos|macro|RCC_APB1SMENR_USBSMEN_Pos
DECL|RCC_APB1SMENR_USBSMEN|macro|RCC_APB1SMENR_USBSMEN
DECL|RCC_APB1SMENR_WWDGSMEN_Msk|macro|RCC_APB1SMENR_WWDGSMEN_Msk
DECL|RCC_APB1SMENR_WWDGSMEN_Pos|macro|RCC_APB1SMENR_WWDGSMEN_Pos
DECL|RCC_APB1SMENR_WWDGSMEN|macro|RCC_APB1SMENR_WWDGSMEN
DECL|RCC_APB2ENR_ADC1EN|macro|RCC_APB2ENR_ADC1EN
DECL|RCC_APB2ENR_ADCEN_Msk|macro|RCC_APB2ENR_ADCEN_Msk
DECL|RCC_APB2ENR_ADCEN_Pos|macro|RCC_APB2ENR_ADCEN_Pos
DECL|RCC_APB2ENR_ADCEN|macro|RCC_APB2ENR_ADCEN
DECL|RCC_APB2ENR_DBGEN_Msk|macro|RCC_APB2ENR_DBGEN_Msk
DECL|RCC_APB2ENR_DBGEN_Pos|macro|RCC_APB2ENR_DBGEN_Pos
DECL|RCC_APB2ENR_DBGEN|macro|RCC_APB2ENR_DBGEN
DECL|RCC_APB2ENR_DBGMCUEN|macro|RCC_APB2ENR_DBGMCUEN
DECL|RCC_APB2ENR_FWEN_Msk|macro|RCC_APB2ENR_FWEN_Msk
DECL|RCC_APB2ENR_FWEN_Pos|macro|RCC_APB2ENR_FWEN_Pos
DECL|RCC_APB2ENR_FWEN|macro|RCC_APB2ENR_FWEN
DECL|RCC_APB2ENR_MIFIEN|macro|RCC_APB2ENR_MIFIEN
DECL|RCC_APB2ENR_SPI1EN_Msk|macro|RCC_APB2ENR_SPI1EN_Msk
DECL|RCC_APB2ENR_SPI1EN_Pos|macro|RCC_APB2ENR_SPI1EN_Pos
DECL|RCC_APB2ENR_SPI1EN|macro|RCC_APB2ENR_SPI1EN
DECL|RCC_APB2ENR_SYSCFGEN_Msk|macro|RCC_APB2ENR_SYSCFGEN_Msk
DECL|RCC_APB2ENR_SYSCFGEN_Pos|macro|RCC_APB2ENR_SYSCFGEN_Pos
DECL|RCC_APB2ENR_SYSCFGEN|macro|RCC_APB2ENR_SYSCFGEN
DECL|RCC_APB2ENR_TIM21EN_Msk|macro|RCC_APB2ENR_TIM21EN_Msk
DECL|RCC_APB2ENR_TIM21EN_Pos|macro|RCC_APB2ENR_TIM21EN_Pos
DECL|RCC_APB2ENR_TIM21EN|macro|RCC_APB2ENR_TIM21EN
DECL|RCC_APB2ENR_TIM22EN_Msk|macro|RCC_APB2ENR_TIM22EN_Msk
DECL|RCC_APB2ENR_TIM22EN_Pos|macro|RCC_APB2ENR_TIM22EN_Pos
DECL|RCC_APB2ENR_TIM22EN|macro|RCC_APB2ENR_TIM22EN
DECL|RCC_APB2ENR_USART1EN_Msk|macro|RCC_APB2ENR_USART1EN_Msk
DECL|RCC_APB2ENR_USART1EN_Pos|macro|RCC_APB2ENR_USART1EN_Pos
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2RSTR_ADC1RST|macro|RCC_APB2RSTR_ADC1RST
DECL|RCC_APB2RSTR_ADCRST_Msk|macro|RCC_APB2RSTR_ADCRST_Msk
DECL|RCC_APB2RSTR_ADCRST_Pos|macro|RCC_APB2RSTR_ADCRST_Pos
DECL|RCC_APB2RSTR_ADCRST|macro|RCC_APB2RSTR_ADCRST
DECL|RCC_APB2RSTR_DBGMCURST|macro|RCC_APB2RSTR_DBGMCURST
DECL|RCC_APB2RSTR_DBGRST_Msk|macro|RCC_APB2RSTR_DBGRST_Msk
DECL|RCC_APB2RSTR_DBGRST_Pos|macro|RCC_APB2RSTR_DBGRST_Pos
DECL|RCC_APB2RSTR_DBGRST|macro|RCC_APB2RSTR_DBGRST
DECL|RCC_APB2RSTR_SPI1RST_Msk|macro|RCC_APB2RSTR_SPI1RST_Msk
DECL|RCC_APB2RSTR_SPI1RST_Pos|macro|RCC_APB2RSTR_SPI1RST_Pos
DECL|RCC_APB2RSTR_SPI1RST|macro|RCC_APB2RSTR_SPI1RST
DECL|RCC_APB2RSTR_SYSCFGRST_Msk|macro|RCC_APB2RSTR_SYSCFGRST_Msk
DECL|RCC_APB2RSTR_SYSCFGRST_Pos|macro|RCC_APB2RSTR_SYSCFGRST_Pos
DECL|RCC_APB2RSTR_SYSCFGRST|macro|RCC_APB2RSTR_SYSCFGRST
DECL|RCC_APB2RSTR_TIM21RST_Msk|macro|RCC_APB2RSTR_TIM21RST_Msk
DECL|RCC_APB2RSTR_TIM21RST_Pos|macro|RCC_APB2RSTR_TIM21RST_Pos
DECL|RCC_APB2RSTR_TIM21RST|macro|RCC_APB2RSTR_TIM21RST
DECL|RCC_APB2RSTR_TIM22RST_Msk|macro|RCC_APB2RSTR_TIM22RST_Msk
DECL|RCC_APB2RSTR_TIM22RST_Pos|macro|RCC_APB2RSTR_TIM22RST_Pos
DECL|RCC_APB2RSTR_TIM22RST|macro|RCC_APB2RSTR_TIM22RST
DECL|RCC_APB2RSTR_USART1RST_Msk|macro|RCC_APB2RSTR_USART1RST_Msk
DECL|RCC_APB2RSTR_USART1RST_Pos|macro|RCC_APB2RSTR_USART1RST_Pos
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_APB2SMENR_ADC1SMEN|macro|RCC_APB2SMENR_ADC1SMEN
DECL|RCC_APB2SMENR_ADCSMEN_Msk|macro|RCC_APB2SMENR_ADCSMEN_Msk
DECL|RCC_APB2SMENR_ADCSMEN_Pos|macro|RCC_APB2SMENR_ADCSMEN_Pos
DECL|RCC_APB2SMENR_ADCSMEN|macro|RCC_APB2SMENR_ADCSMEN
DECL|RCC_APB2SMENR_DBGMCUSMEN|macro|RCC_APB2SMENR_DBGMCUSMEN
DECL|RCC_APB2SMENR_DBGSMEN_Msk|macro|RCC_APB2SMENR_DBGSMEN_Msk
DECL|RCC_APB2SMENR_DBGSMEN_Pos|macro|RCC_APB2SMENR_DBGSMEN_Pos
DECL|RCC_APB2SMENR_DBGSMEN|macro|RCC_APB2SMENR_DBGSMEN
DECL|RCC_APB2SMENR_SPI1SMEN_Msk|macro|RCC_APB2SMENR_SPI1SMEN_Msk
DECL|RCC_APB2SMENR_SPI1SMEN_Pos|macro|RCC_APB2SMENR_SPI1SMEN_Pos
DECL|RCC_APB2SMENR_SPI1SMEN|macro|RCC_APB2SMENR_SPI1SMEN
DECL|RCC_APB2SMENR_SYSCFGSMEN_Msk|macro|RCC_APB2SMENR_SYSCFGSMEN_Msk
DECL|RCC_APB2SMENR_SYSCFGSMEN_Pos|macro|RCC_APB2SMENR_SYSCFGSMEN_Pos
DECL|RCC_APB2SMENR_SYSCFGSMEN|macro|RCC_APB2SMENR_SYSCFGSMEN
DECL|RCC_APB2SMENR_TIM21SMEN_Msk|macro|RCC_APB2SMENR_TIM21SMEN_Msk
DECL|RCC_APB2SMENR_TIM21SMEN_Pos|macro|RCC_APB2SMENR_TIM21SMEN_Pos
DECL|RCC_APB2SMENR_TIM21SMEN|macro|RCC_APB2SMENR_TIM21SMEN
DECL|RCC_APB2SMENR_TIM22SMEN_Msk|macro|RCC_APB2SMENR_TIM22SMEN_Msk
DECL|RCC_APB2SMENR_TIM22SMEN_Pos|macro|RCC_APB2SMENR_TIM22SMEN_Pos
DECL|RCC_APB2SMENR_TIM22SMEN|macro|RCC_APB2SMENR_TIM22SMEN
DECL|RCC_APB2SMENR_USART1SMEN_Msk|macro|RCC_APB2SMENR_USART1SMEN_Msk
DECL|RCC_APB2SMENR_USART1SMEN_Pos|macro|RCC_APB2SMENR_USART1SMEN_Pos
DECL|RCC_APB2SMENR_USART1SMEN|macro|RCC_APB2SMENR_USART1SMEN
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_CCIPR_HSI48MSEL|macro|RCC_CCIPR_HSI48MSEL
DECL|RCC_CCIPR_HSI48SEL_Msk|macro|RCC_CCIPR_HSI48SEL_Msk
DECL|RCC_CCIPR_HSI48SEL_Pos|macro|RCC_CCIPR_HSI48SEL_Pos
DECL|RCC_CCIPR_HSI48SEL|macro|RCC_CCIPR_HSI48SEL
DECL|RCC_CCIPR_I2C1SEL_0|macro|RCC_CCIPR_I2C1SEL_0
DECL|RCC_CCIPR_I2C1SEL_1|macro|RCC_CCIPR_I2C1SEL_1
DECL|RCC_CCIPR_I2C1SEL_Msk|macro|RCC_CCIPR_I2C1SEL_Msk
DECL|RCC_CCIPR_I2C1SEL_Pos|macro|RCC_CCIPR_I2C1SEL_Pos
DECL|RCC_CCIPR_I2C1SEL|macro|RCC_CCIPR_I2C1SEL
DECL|RCC_CCIPR_LPTIM1SEL_0|macro|RCC_CCIPR_LPTIM1SEL_0
DECL|RCC_CCIPR_LPTIM1SEL_1|macro|RCC_CCIPR_LPTIM1SEL_1
DECL|RCC_CCIPR_LPTIM1SEL_Msk|macro|RCC_CCIPR_LPTIM1SEL_Msk
DECL|RCC_CCIPR_LPTIM1SEL_Pos|macro|RCC_CCIPR_LPTIM1SEL_Pos
DECL|RCC_CCIPR_LPTIM1SEL|macro|RCC_CCIPR_LPTIM1SEL
DECL|RCC_CCIPR_LPUART1SEL_0|macro|RCC_CCIPR_LPUART1SEL_0
DECL|RCC_CCIPR_LPUART1SEL_1|macro|RCC_CCIPR_LPUART1SEL_1
DECL|RCC_CCIPR_LPUART1SEL_Msk|macro|RCC_CCIPR_LPUART1SEL_Msk
DECL|RCC_CCIPR_LPUART1SEL_Pos|macro|RCC_CCIPR_LPUART1SEL_Pos
DECL|RCC_CCIPR_LPUART1SEL|macro|RCC_CCIPR_LPUART1SEL
DECL|RCC_CCIPR_USART1SEL_0|macro|RCC_CCIPR_USART1SEL_0
DECL|RCC_CCIPR_USART1SEL_1|macro|RCC_CCIPR_USART1SEL_1
DECL|RCC_CCIPR_USART1SEL_Msk|macro|RCC_CCIPR_USART1SEL_Msk
DECL|RCC_CCIPR_USART1SEL_Pos|macro|RCC_CCIPR_USART1SEL_Pos
DECL|RCC_CCIPR_USART1SEL|macro|RCC_CCIPR_USART1SEL
DECL|RCC_CCIPR_USART2SEL_0|macro|RCC_CCIPR_USART2SEL_0
DECL|RCC_CCIPR_USART2SEL_1|macro|RCC_CCIPR_USART2SEL_1
DECL|RCC_CCIPR_USART2SEL_Msk|macro|RCC_CCIPR_USART2SEL_Msk
DECL|RCC_CCIPR_USART2SEL_Pos|macro|RCC_CCIPR_USART2SEL_Pos
DECL|RCC_CCIPR_USART2SEL|macro|RCC_CCIPR_USART2SEL
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE_Msk|macro|RCC_CFGR_HPRE_Msk
DECL|RCC_CFGR_HPRE_Pos|macro|RCC_CFGR_HPRE_Pos
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_MCOPRE_0|macro|RCC_CFGR_MCOPRE_0
DECL|RCC_CFGR_MCOPRE_1|macro|RCC_CFGR_MCOPRE_1
DECL|RCC_CFGR_MCOPRE_2|macro|RCC_CFGR_MCOPRE_2
DECL|RCC_CFGR_MCOPRE_DIV16|macro|RCC_CFGR_MCOPRE_DIV16
DECL|RCC_CFGR_MCOPRE_DIV1|macro|RCC_CFGR_MCOPRE_DIV1
DECL|RCC_CFGR_MCOPRE_DIV2|macro|RCC_CFGR_MCOPRE_DIV2
DECL|RCC_CFGR_MCOPRE_DIV4|macro|RCC_CFGR_MCOPRE_DIV4
DECL|RCC_CFGR_MCOPRE_DIV8|macro|RCC_CFGR_MCOPRE_DIV8
DECL|RCC_CFGR_MCOPRE_Msk|macro|RCC_CFGR_MCOPRE_Msk
DECL|RCC_CFGR_MCOPRE_Pos|macro|RCC_CFGR_MCOPRE_Pos
DECL|RCC_CFGR_MCOPRE|macro|RCC_CFGR_MCOPRE
DECL|RCC_CFGR_MCOSEL_0|macro|RCC_CFGR_MCOSEL_0
DECL|RCC_CFGR_MCOSEL_1|macro|RCC_CFGR_MCOSEL_1
DECL|RCC_CFGR_MCOSEL_2|macro|RCC_CFGR_MCOSEL_2
DECL|RCC_CFGR_MCOSEL_3|macro|RCC_CFGR_MCOSEL_3
DECL|RCC_CFGR_MCOSEL_HSE_Msk|macro|RCC_CFGR_MCOSEL_HSE_Msk
DECL|RCC_CFGR_MCOSEL_HSE_Pos|macro|RCC_CFGR_MCOSEL_HSE_Pos
DECL|RCC_CFGR_MCOSEL_HSE|macro|RCC_CFGR_MCOSEL_HSE
DECL|RCC_CFGR_MCOSEL_HSI48_Msk|macro|RCC_CFGR_MCOSEL_HSI48_Msk
DECL|RCC_CFGR_MCOSEL_HSI48_Pos|macro|RCC_CFGR_MCOSEL_HSI48_Pos
DECL|RCC_CFGR_MCOSEL_HSI48|macro|RCC_CFGR_MCOSEL_HSI48
DECL|RCC_CFGR_MCOSEL_HSI_Msk|macro|RCC_CFGR_MCOSEL_HSI_Msk
DECL|RCC_CFGR_MCOSEL_HSI_Pos|macro|RCC_CFGR_MCOSEL_HSI_Pos
DECL|RCC_CFGR_MCOSEL_HSI|macro|RCC_CFGR_MCOSEL_HSI
DECL|RCC_CFGR_MCOSEL_LSE_Msk|macro|RCC_CFGR_MCOSEL_LSE_Msk
DECL|RCC_CFGR_MCOSEL_LSE_Pos|macro|RCC_CFGR_MCOSEL_LSE_Pos
DECL|RCC_CFGR_MCOSEL_LSE|macro|RCC_CFGR_MCOSEL_LSE
DECL|RCC_CFGR_MCOSEL_LSI_Msk|macro|RCC_CFGR_MCOSEL_LSI_Msk
DECL|RCC_CFGR_MCOSEL_LSI_Pos|macro|RCC_CFGR_MCOSEL_LSI_Pos
DECL|RCC_CFGR_MCOSEL_LSI|macro|RCC_CFGR_MCOSEL_LSI
DECL|RCC_CFGR_MCOSEL_MSI_Msk|macro|RCC_CFGR_MCOSEL_MSI_Msk
DECL|RCC_CFGR_MCOSEL_MSI_Pos|macro|RCC_CFGR_MCOSEL_MSI_Pos
DECL|RCC_CFGR_MCOSEL_MSI|macro|RCC_CFGR_MCOSEL_MSI
DECL|RCC_CFGR_MCOSEL_Msk|macro|RCC_CFGR_MCOSEL_Msk
DECL|RCC_CFGR_MCOSEL_NOCLOCK|macro|RCC_CFGR_MCOSEL_NOCLOCK
DECL|RCC_CFGR_MCOSEL_PLL_Msk|macro|RCC_CFGR_MCOSEL_PLL_Msk
DECL|RCC_CFGR_MCOSEL_PLL_Pos|macro|RCC_CFGR_MCOSEL_PLL_Pos
DECL|RCC_CFGR_MCOSEL_PLL|macro|RCC_CFGR_MCOSEL_PLL
DECL|RCC_CFGR_MCOSEL_Pos|macro|RCC_CFGR_MCOSEL_Pos
DECL|RCC_CFGR_MCOSEL_SYSCLK_Msk|macro|RCC_CFGR_MCOSEL_SYSCLK_Msk
DECL|RCC_CFGR_MCOSEL_SYSCLK_Pos|macro|RCC_CFGR_MCOSEL_SYSCLK_Pos
DECL|RCC_CFGR_MCOSEL_SYSCLK|macro|RCC_CFGR_MCOSEL_SYSCLK
DECL|RCC_CFGR_MCOSEL|macro|RCC_CFGR_MCOSEL
DECL|RCC_CFGR_MCO_HSE|macro|RCC_CFGR_MCO_HSE
DECL|RCC_CFGR_MCO_HSI48|macro|RCC_CFGR_MCO_HSI48
DECL|RCC_CFGR_MCO_HSI|macro|RCC_CFGR_MCO_HSI
DECL|RCC_CFGR_MCO_LSE|macro|RCC_CFGR_MCO_LSE
DECL|RCC_CFGR_MCO_LSI|macro|RCC_CFGR_MCO_LSI
DECL|RCC_CFGR_MCO_MSI|macro|RCC_CFGR_MCO_MSI
DECL|RCC_CFGR_MCO_NOCLOCK|macro|RCC_CFGR_MCO_NOCLOCK
DECL|RCC_CFGR_MCO_PLL|macro|RCC_CFGR_MCO_PLL
DECL|RCC_CFGR_MCO_PRE_16|macro|RCC_CFGR_MCO_PRE_16
DECL|RCC_CFGR_MCO_PRE_1|macro|RCC_CFGR_MCO_PRE_1
DECL|RCC_CFGR_MCO_PRE_2|macro|RCC_CFGR_MCO_PRE_2
DECL|RCC_CFGR_MCO_PRE_4|macro|RCC_CFGR_MCO_PRE_4
DECL|RCC_CFGR_MCO_PRE_8|macro|RCC_CFGR_MCO_PRE_8
DECL|RCC_CFGR_MCO_PRE|macro|RCC_CFGR_MCO_PRE
DECL|RCC_CFGR_MCO_SYSCLK|macro|RCC_CFGR_MCO_SYSCLK
DECL|RCC_CFGR_PLLDIV2_Msk|macro|RCC_CFGR_PLLDIV2_Msk
DECL|RCC_CFGR_PLLDIV2_Pos|macro|RCC_CFGR_PLLDIV2_Pos
DECL|RCC_CFGR_PLLDIV2|macro|RCC_CFGR_PLLDIV2
DECL|RCC_CFGR_PLLDIV3_Msk|macro|RCC_CFGR_PLLDIV3_Msk
DECL|RCC_CFGR_PLLDIV3_Pos|macro|RCC_CFGR_PLLDIV3_Pos
DECL|RCC_CFGR_PLLDIV3|macro|RCC_CFGR_PLLDIV3
DECL|RCC_CFGR_PLLDIV4_Msk|macro|RCC_CFGR_PLLDIV4_Msk
DECL|RCC_CFGR_PLLDIV4_Pos|macro|RCC_CFGR_PLLDIV4_Pos
DECL|RCC_CFGR_PLLDIV4|macro|RCC_CFGR_PLLDIV4
DECL|RCC_CFGR_PLLDIV_0|macro|RCC_CFGR_PLLDIV_0
DECL|RCC_CFGR_PLLDIV_1|macro|RCC_CFGR_PLLDIV_1
DECL|RCC_CFGR_PLLDIV_Msk|macro|RCC_CFGR_PLLDIV_Msk
DECL|RCC_CFGR_PLLDIV_Pos|macro|RCC_CFGR_PLLDIV_Pos
DECL|RCC_CFGR_PLLDIV|macro|RCC_CFGR_PLLDIV
DECL|RCC_CFGR_PLLMUL12|macro|RCC_CFGR_PLLMUL12
DECL|RCC_CFGR_PLLMUL16|macro|RCC_CFGR_PLLMUL16
DECL|RCC_CFGR_PLLMUL24|macro|RCC_CFGR_PLLMUL24
DECL|RCC_CFGR_PLLMUL32|macro|RCC_CFGR_PLLMUL32
DECL|RCC_CFGR_PLLMUL3|macro|RCC_CFGR_PLLMUL3
DECL|RCC_CFGR_PLLMUL48|macro|RCC_CFGR_PLLMUL48
DECL|RCC_CFGR_PLLMUL4|macro|RCC_CFGR_PLLMUL4
DECL|RCC_CFGR_PLLMUL6|macro|RCC_CFGR_PLLMUL6
DECL|RCC_CFGR_PLLMUL8|macro|RCC_CFGR_PLLMUL8
DECL|RCC_CFGR_PLLMUL_0|macro|RCC_CFGR_PLLMUL_0
DECL|RCC_CFGR_PLLMUL_1|macro|RCC_CFGR_PLLMUL_1
DECL|RCC_CFGR_PLLMUL_2|macro|RCC_CFGR_PLLMUL_2
DECL|RCC_CFGR_PLLMUL_3|macro|RCC_CFGR_PLLMUL_3
DECL|RCC_CFGR_PLLMUL_Msk|macro|RCC_CFGR_PLLMUL_Msk
DECL|RCC_CFGR_PLLMUL_Pos|macro|RCC_CFGR_PLLMUL_Pos
DECL|RCC_CFGR_PLLMUL|macro|RCC_CFGR_PLLMUL
DECL|RCC_CFGR_PLLSRC_HSE|macro|RCC_CFGR_PLLSRC_HSE
DECL|RCC_CFGR_PLLSRC_HSI|macro|RCC_CFGR_PLLSRC_HSI
DECL|RCC_CFGR_PLLSRC_Msk|macro|RCC_CFGR_PLLSRC_Msk
DECL|RCC_CFGR_PLLSRC_Pos|macro|RCC_CFGR_PLLSRC_Pos
DECL|RCC_CFGR_PLLSRC|macro|RCC_CFGR_PLLSRC
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1_Msk|macro|RCC_CFGR_PPRE1_Msk
DECL|RCC_CFGR_PPRE1_Pos|macro|RCC_CFGR_PPRE1_Pos
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2_Msk|macro|RCC_CFGR_PPRE2_Msk
DECL|RCC_CFGR_PPRE2_Pos|macro|RCC_CFGR_PPRE2_Pos
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_STOPWUCK_Msk|macro|RCC_CFGR_STOPWUCK_Msk
DECL|RCC_CFGR_STOPWUCK_Pos|macro|RCC_CFGR_STOPWUCK_Pos
DECL|RCC_CFGR_STOPWUCK|macro|RCC_CFGR_STOPWUCK
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_MSI|macro|RCC_CFGR_SWS_MSI
DECL|RCC_CFGR_SWS_Msk|macro|RCC_CFGR_SWS_Msk
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS_Pos|macro|RCC_CFGR_SWS_Pos
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_MSI|macro|RCC_CFGR_SW_MSI
DECL|RCC_CFGR_SW_Msk|macro|RCC_CFGR_SW_Msk
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW_Pos|macro|RCC_CFGR_SW_Pos
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CICR_CSSC|macro|RCC_CICR_CSSC
DECL|RCC_CICR_CSSHSEC_Msk|macro|RCC_CICR_CSSHSEC_Msk
DECL|RCC_CICR_CSSHSEC_Pos|macro|RCC_CICR_CSSHSEC_Pos
DECL|RCC_CICR_CSSHSEC|macro|RCC_CICR_CSSHSEC
DECL|RCC_CICR_CSSLSEC_Msk|macro|RCC_CICR_CSSLSEC_Msk
DECL|RCC_CICR_CSSLSEC_Pos|macro|RCC_CICR_CSSLSEC_Pos
DECL|RCC_CICR_CSSLSEC|macro|RCC_CICR_CSSLSEC
DECL|RCC_CICR_HSERDYC_Msk|macro|RCC_CICR_HSERDYC_Msk
DECL|RCC_CICR_HSERDYC_Pos|macro|RCC_CICR_HSERDYC_Pos
DECL|RCC_CICR_HSERDYC|macro|RCC_CICR_HSERDYC
DECL|RCC_CICR_HSI48RDYC_Msk|macro|RCC_CICR_HSI48RDYC_Msk
DECL|RCC_CICR_HSI48RDYC_Pos|macro|RCC_CICR_HSI48RDYC_Pos
DECL|RCC_CICR_HSI48RDYC|macro|RCC_CICR_HSI48RDYC
DECL|RCC_CICR_HSIRDYC_Msk|macro|RCC_CICR_HSIRDYC_Msk
DECL|RCC_CICR_HSIRDYC_Pos|macro|RCC_CICR_HSIRDYC_Pos
DECL|RCC_CICR_HSIRDYC|macro|RCC_CICR_HSIRDYC
DECL|RCC_CICR_LSECSSC|macro|RCC_CICR_LSECSSC
DECL|RCC_CICR_LSERDYC_Msk|macro|RCC_CICR_LSERDYC_Msk
DECL|RCC_CICR_LSERDYC_Pos|macro|RCC_CICR_LSERDYC_Pos
DECL|RCC_CICR_LSERDYC|macro|RCC_CICR_LSERDYC
DECL|RCC_CICR_LSIRDYC_Msk|macro|RCC_CICR_LSIRDYC_Msk
DECL|RCC_CICR_LSIRDYC_Pos|macro|RCC_CICR_LSIRDYC_Pos
DECL|RCC_CICR_LSIRDYC|macro|RCC_CICR_LSIRDYC
DECL|RCC_CICR_MSIRDYC_Msk|macro|RCC_CICR_MSIRDYC_Msk
DECL|RCC_CICR_MSIRDYC_Pos|macro|RCC_CICR_MSIRDYC_Pos
DECL|RCC_CICR_MSIRDYC|macro|RCC_CICR_MSIRDYC
DECL|RCC_CICR_PLLRDYC_Msk|macro|RCC_CICR_PLLRDYC_Msk
DECL|RCC_CICR_PLLRDYC_Pos|macro|RCC_CICR_PLLRDYC_Pos
DECL|RCC_CICR_PLLRDYC|macro|RCC_CICR_PLLRDYC
DECL|RCC_CIER_CSSLSE_Msk|macro|RCC_CIER_CSSLSE_Msk
DECL|RCC_CIER_CSSLSE_Pos|macro|RCC_CIER_CSSLSE_Pos
DECL|RCC_CIER_CSSLSE|macro|RCC_CIER_CSSLSE
DECL|RCC_CIER_HSERDYIE_Msk|macro|RCC_CIER_HSERDYIE_Msk
DECL|RCC_CIER_HSERDYIE_Pos|macro|RCC_CIER_HSERDYIE_Pos
DECL|RCC_CIER_HSERDYIE|macro|RCC_CIER_HSERDYIE
DECL|RCC_CIER_HSI48RDYIE_Msk|macro|RCC_CIER_HSI48RDYIE_Msk
DECL|RCC_CIER_HSI48RDYIE_Pos|macro|RCC_CIER_HSI48RDYIE_Pos
DECL|RCC_CIER_HSI48RDYIE|macro|RCC_CIER_HSI48RDYIE
DECL|RCC_CIER_HSIRDYIE_Msk|macro|RCC_CIER_HSIRDYIE_Msk
DECL|RCC_CIER_HSIRDYIE_Pos|macro|RCC_CIER_HSIRDYIE_Pos
DECL|RCC_CIER_HSIRDYIE|macro|RCC_CIER_HSIRDYIE
DECL|RCC_CIER_LSECSSIE|macro|RCC_CIER_LSECSSIE
DECL|RCC_CIER_LSERDYIE_Msk|macro|RCC_CIER_LSERDYIE_Msk
DECL|RCC_CIER_LSERDYIE_Pos|macro|RCC_CIER_LSERDYIE_Pos
DECL|RCC_CIER_LSERDYIE|macro|RCC_CIER_LSERDYIE
DECL|RCC_CIER_LSIRDYIE_Msk|macro|RCC_CIER_LSIRDYIE_Msk
DECL|RCC_CIER_LSIRDYIE_Pos|macro|RCC_CIER_LSIRDYIE_Pos
DECL|RCC_CIER_LSIRDYIE|macro|RCC_CIER_LSIRDYIE
DECL|RCC_CIER_MSIRDYIE_Msk|macro|RCC_CIER_MSIRDYIE_Msk
DECL|RCC_CIER_MSIRDYIE_Pos|macro|RCC_CIER_MSIRDYIE_Pos
DECL|RCC_CIER_MSIRDYIE|macro|RCC_CIER_MSIRDYIE
DECL|RCC_CIER_PLLRDYIE_Msk|macro|RCC_CIER_PLLRDYIE_Msk
DECL|RCC_CIER_PLLRDYIE_Pos|macro|RCC_CIER_PLLRDYIE_Pos
DECL|RCC_CIER_PLLRDYIE|macro|RCC_CIER_PLLRDYIE
DECL|RCC_CIFR_CSSF|macro|RCC_CIFR_CSSF
DECL|RCC_CIFR_CSSHSEF_Msk|macro|RCC_CIFR_CSSHSEF_Msk
DECL|RCC_CIFR_CSSHSEF_Pos|macro|RCC_CIFR_CSSHSEF_Pos
DECL|RCC_CIFR_CSSHSEF|macro|RCC_CIFR_CSSHSEF
DECL|RCC_CIFR_CSSLSEF_Msk|macro|RCC_CIFR_CSSLSEF_Msk
DECL|RCC_CIFR_CSSLSEF_Pos|macro|RCC_CIFR_CSSLSEF_Pos
DECL|RCC_CIFR_CSSLSEF|macro|RCC_CIFR_CSSLSEF
DECL|RCC_CIFR_HSERDYF_Msk|macro|RCC_CIFR_HSERDYF_Msk
DECL|RCC_CIFR_HSERDYF_Pos|macro|RCC_CIFR_HSERDYF_Pos
DECL|RCC_CIFR_HSERDYF|macro|RCC_CIFR_HSERDYF
DECL|RCC_CIFR_HSI48RDYF_Msk|macro|RCC_CIFR_HSI48RDYF_Msk
DECL|RCC_CIFR_HSI48RDYF_Pos|macro|RCC_CIFR_HSI48RDYF_Pos
DECL|RCC_CIFR_HSI48RDYF|macro|RCC_CIFR_HSI48RDYF
DECL|RCC_CIFR_HSIRDYF_Msk|macro|RCC_CIFR_HSIRDYF_Msk
DECL|RCC_CIFR_HSIRDYF_Pos|macro|RCC_CIFR_HSIRDYF_Pos
DECL|RCC_CIFR_HSIRDYF|macro|RCC_CIFR_HSIRDYF
DECL|RCC_CIFR_LSECSSF|macro|RCC_CIFR_LSECSSF
DECL|RCC_CIFR_LSERDYF_Msk|macro|RCC_CIFR_LSERDYF_Msk
DECL|RCC_CIFR_LSERDYF_Pos|macro|RCC_CIFR_LSERDYF_Pos
DECL|RCC_CIFR_LSERDYF|macro|RCC_CIFR_LSERDYF
DECL|RCC_CIFR_LSIRDYF_Msk|macro|RCC_CIFR_LSIRDYF_Msk
DECL|RCC_CIFR_LSIRDYF_Pos|macro|RCC_CIFR_LSIRDYF_Pos
DECL|RCC_CIFR_LSIRDYF|macro|RCC_CIFR_LSIRDYF
DECL|RCC_CIFR_MSIRDYF_Msk|macro|RCC_CIFR_MSIRDYF_Msk
DECL|RCC_CIFR_MSIRDYF_Pos|macro|RCC_CIFR_MSIRDYF_Pos
DECL|RCC_CIFR_MSIRDYF|macro|RCC_CIFR_MSIRDYF
DECL|RCC_CIFR_PLLRDYF_Msk|macro|RCC_CIFR_PLLRDYF_Msk
DECL|RCC_CIFR_PLLRDYF_Pos|macro|RCC_CIFR_PLLRDYF_Pos
DECL|RCC_CIFR_PLLRDYF|macro|RCC_CIFR_PLLRDYF
DECL|RCC_CRRCR_HSI48CAL_Msk|macro|RCC_CRRCR_HSI48CAL_Msk
DECL|RCC_CRRCR_HSI48CAL_Pos|macro|RCC_CRRCR_HSI48CAL_Pos
DECL|RCC_CRRCR_HSI48CAL|macro|RCC_CRRCR_HSI48CAL
DECL|RCC_CRRCR_HSI48ON_Msk|macro|RCC_CRRCR_HSI48ON_Msk
DECL|RCC_CRRCR_HSI48ON_Pos|macro|RCC_CRRCR_HSI48ON_Pos
DECL|RCC_CRRCR_HSI48ON|macro|RCC_CRRCR_HSI48ON
DECL|RCC_CRRCR_HSI48RDY_Msk|macro|RCC_CRRCR_HSI48RDY_Msk
DECL|RCC_CRRCR_HSI48RDY_Pos|macro|RCC_CRRCR_HSI48RDY_Pos
DECL|RCC_CRRCR_HSI48RDY|macro|RCC_CRRCR_HSI48RDY
DECL|RCC_CRS_IRQn|enumerator|RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */
DECL|RCC_CR_CSSHSEON_Msk|macro|RCC_CR_CSSHSEON_Msk
DECL|RCC_CR_CSSHSEON_Pos|macro|RCC_CR_CSSHSEON_Pos
DECL|RCC_CR_CSSHSEON|macro|RCC_CR_CSSHSEON
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP_Msk|macro|RCC_CR_HSEBYP_Msk
DECL|RCC_CR_HSEBYP_Pos|macro|RCC_CR_HSEBYP_Pos
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON_Msk|macro|RCC_CR_HSEON_Msk
DECL|RCC_CR_HSEON_Pos|macro|RCC_CR_HSEON_Pos
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY_Msk|macro|RCC_CR_HSERDY_Msk
DECL|RCC_CR_HSERDY_Pos|macro|RCC_CR_HSERDY_Pos
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSIDIVEN_Msk|macro|RCC_CR_HSIDIVEN_Msk
DECL|RCC_CR_HSIDIVEN_Pos|macro|RCC_CR_HSIDIVEN_Pos
DECL|RCC_CR_HSIDIVEN|macro|RCC_CR_HSIDIVEN
DECL|RCC_CR_HSIDIVF_Msk|macro|RCC_CR_HSIDIVF_Msk
DECL|RCC_CR_HSIDIVF_Pos|macro|RCC_CR_HSIDIVF_Pos
DECL|RCC_CR_HSIDIVF|macro|RCC_CR_HSIDIVF
DECL|RCC_CR_HSIKERON_Msk|macro|RCC_CR_HSIKERON_Msk
DECL|RCC_CR_HSIKERON_Pos|macro|RCC_CR_HSIKERON_Pos
DECL|RCC_CR_HSIKERON|macro|RCC_CR_HSIKERON
DECL|RCC_CR_HSION_Msk|macro|RCC_CR_HSION_Msk
DECL|RCC_CR_HSION_Pos|macro|RCC_CR_HSION_Pos
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY_Msk|macro|RCC_CR_HSIRDY_Msk
DECL|RCC_CR_HSIRDY_Pos|macro|RCC_CR_HSIRDY_Pos
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_MSION_Msk|macro|RCC_CR_MSION_Msk
DECL|RCC_CR_MSION_Pos|macro|RCC_CR_MSION_Pos
DECL|RCC_CR_MSION|macro|RCC_CR_MSION
DECL|RCC_CR_MSIRDY_Msk|macro|RCC_CR_MSIRDY_Msk
DECL|RCC_CR_MSIRDY_Pos|macro|RCC_CR_MSIRDY_Pos
DECL|RCC_CR_MSIRDY|macro|RCC_CR_MSIRDY
DECL|RCC_CR_PLLON_Msk|macro|RCC_CR_PLLON_Msk
DECL|RCC_CR_PLLON_Pos|macro|RCC_CR_PLLON_Pos
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY_Msk|macro|RCC_CR_PLLRDY_Msk
DECL|RCC_CR_PLLRDY_Pos|macro|RCC_CR_PLLRDY_Pos
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CR_RTCPRE_0|macro|RCC_CR_RTCPRE_0
DECL|RCC_CR_RTCPRE_1|macro|RCC_CR_RTCPRE_1
DECL|RCC_CR_RTCPRE_Msk|macro|RCC_CR_RTCPRE_Msk
DECL|RCC_CR_RTCPRE_Pos|macro|RCC_CR_RTCPRE_Pos
DECL|RCC_CR_RTCPRE|macro|RCC_CR_RTCPRE
DECL|RCC_CSR_FWRSTF_Msk|macro|RCC_CSR_FWRSTF_Msk
DECL|RCC_CSR_FWRSTF_Pos|macro|RCC_CSR_FWRSTF_Pos
DECL|RCC_CSR_FWRSTF|macro|RCC_CSR_FWRSTF
DECL|RCC_CSR_IWDGRSTF_Msk|macro|RCC_CSR_IWDGRSTF_Msk
DECL|RCC_CSR_IWDGRSTF_Pos|macro|RCC_CSR_IWDGRSTF_Pos
DECL|RCC_CSR_IWDGRSTF|macro|RCC_CSR_IWDGRSTF
DECL|RCC_CSR_LPWRRSTF_Msk|macro|RCC_CSR_LPWRRSTF_Msk
DECL|RCC_CSR_LPWRRSTF_Pos|macro|RCC_CSR_LPWRRSTF_Pos
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSEBYP_Msk|macro|RCC_CSR_LSEBYP_Msk
DECL|RCC_CSR_LSEBYP_Pos|macro|RCC_CSR_LSEBYP_Pos
DECL|RCC_CSR_LSEBYP|macro|RCC_CSR_LSEBYP
DECL|RCC_CSR_LSECSSD_Msk|macro|RCC_CSR_LSECSSD_Msk
DECL|RCC_CSR_LSECSSD_Pos|macro|RCC_CSR_LSECSSD_Pos
DECL|RCC_CSR_LSECSSD|macro|RCC_CSR_LSECSSD
DECL|RCC_CSR_LSECSSON_Msk|macro|RCC_CSR_LSECSSON_Msk
DECL|RCC_CSR_LSECSSON_Pos|macro|RCC_CSR_LSECSSON_Pos
DECL|RCC_CSR_LSECSSON|macro|RCC_CSR_LSECSSON
DECL|RCC_CSR_LSEDRV_0|macro|RCC_CSR_LSEDRV_0
DECL|RCC_CSR_LSEDRV_1|macro|RCC_CSR_LSEDRV_1
DECL|RCC_CSR_LSEDRV_Msk|macro|RCC_CSR_LSEDRV_Msk
DECL|RCC_CSR_LSEDRV_Pos|macro|RCC_CSR_LSEDRV_Pos
DECL|RCC_CSR_LSEDRV|macro|RCC_CSR_LSEDRV
DECL|RCC_CSR_LSEON_Msk|macro|RCC_CSR_LSEON_Msk
DECL|RCC_CSR_LSEON_Pos|macro|RCC_CSR_LSEON_Pos
DECL|RCC_CSR_LSEON|macro|RCC_CSR_LSEON
DECL|RCC_CSR_LSERDY_Msk|macro|RCC_CSR_LSERDY_Msk
DECL|RCC_CSR_LSERDY_Pos|macro|RCC_CSR_LSERDY_Pos
DECL|RCC_CSR_LSERDY|macro|RCC_CSR_LSERDY
DECL|RCC_CSR_LSION_Msk|macro|RCC_CSR_LSION_Msk
DECL|RCC_CSR_LSION_Pos|macro|RCC_CSR_LSION_Pos
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY_Msk|macro|RCC_CSR_LSIRDY_Msk
DECL|RCC_CSR_LSIRDY_Pos|macro|RCC_CSR_LSIRDY_Pos
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_OBLRSTF_Msk|macro|RCC_CSR_OBLRSTF_Msk
DECL|RCC_CSR_OBLRSTF_Pos|macro|RCC_CSR_OBLRSTF_Pos
DECL|RCC_CSR_OBLRSTF|macro|RCC_CSR_OBLRSTF
DECL|RCC_CSR_OBL|macro|RCC_CSR_OBL
DECL|RCC_CSR_PINRSTF_Msk|macro|RCC_CSR_PINRSTF_Msk
DECL|RCC_CSR_PINRSTF_Pos|macro|RCC_CSR_PINRSTF_Pos
DECL|RCC_CSR_PINRSTF|macro|RCC_CSR_PINRSTF
DECL|RCC_CSR_PORRSTF_Msk|macro|RCC_CSR_PORRSTF_Msk
DECL|RCC_CSR_PORRSTF_Pos|macro|RCC_CSR_PORRSTF_Pos
DECL|RCC_CSR_PORRSTF|macro|RCC_CSR_PORRSTF
DECL|RCC_CSR_RMVF_Msk|macro|RCC_CSR_RMVF_Msk
DECL|RCC_CSR_RMVF_Pos|macro|RCC_CSR_RMVF_Pos
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_RTCEN_Msk|macro|RCC_CSR_RTCEN_Msk
DECL|RCC_CSR_RTCEN_Pos|macro|RCC_CSR_RTCEN_Pos
DECL|RCC_CSR_RTCEN|macro|RCC_CSR_RTCEN
DECL|RCC_CSR_RTCRST_Msk|macro|RCC_CSR_RTCRST_Msk
DECL|RCC_CSR_RTCRST_Pos|macro|RCC_CSR_RTCRST_Pos
DECL|RCC_CSR_RTCRST|macro|RCC_CSR_RTCRST
DECL|RCC_CSR_RTCSEL_0|macro|RCC_CSR_RTCSEL_0
DECL|RCC_CSR_RTCSEL_1|macro|RCC_CSR_RTCSEL_1
DECL|RCC_CSR_RTCSEL_HSE_Msk|macro|RCC_CSR_RTCSEL_HSE_Msk
DECL|RCC_CSR_RTCSEL_HSE_Pos|macro|RCC_CSR_RTCSEL_HSE_Pos
DECL|RCC_CSR_RTCSEL_HSE|macro|RCC_CSR_RTCSEL_HSE
DECL|RCC_CSR_RTCSEL_LSE_Msk|macro|RCC_CSR_RTCSEL_LSE_Msk
DECL|RCC_CSR_RTCSEL_LSE_Pos|macro|RCC_CSR_RTCSEL_LSE_Pos
DECL|RCC_CSR_RTCSEL_LSE|macro|RCC_CSR_RTCSEL_LSE
DECL|RCC_CSR_RTCSEL_LSI_Msk|macro|RCC_CSR_RTCSEL_LSI_Msk
DECL|RCC_CSR_RTCSEL_LSI_Pos|macro|RCC_CSR_RTCSEL_LSI_Pos
DECL|RCC_CSR_RTCSEL_LSI|macro|RCC_CSR_RTCSEL_LSI
DECL|RCC_CSR_RTCSEL_Msk|macro|RCC_CSR_RTCSEL_Msk
DECL|RCC_CSR_RTCSEL_NOCLOCK|macro|RCC_CSR_RTCSEL_NOCLOCK
DECL|RCC_CSR_RTCSEL_Pos|macro|RCC_CSR_RTCSEL_Pos
DECL|RCC_CSR_RTCSEL|macro|RCC_CSR_RTCSEL
DECL|RCC_CSR_SFTRSTF_Msk|macro|RCC_CSR_SFTRSTF_Msk
DECL|RCC_CSR_SFTRSTF_Pos|macro|RCC_CSR_SFTRSTF_Pos
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_WWDGRSTF_Msk|macro|RCC_CSR_WWDGRSTF_Msk
DECL|RCC_CSR_WWDGRSTF_Pos|macro|RCC_CSR_WWDGRSTF_Pos
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_HSECSS_SUPPORT|macro|RCC_HSECSS_SUPPORT
DECL|RCC_HSI48_SUPPORT|macro|RCC_HSI48_SUPPORT
DECL|RCC_ICSCR_HSICAL_Msk|macro|RCC_ICSCR_HSICAL_Msk
DECL|RCC_ICSCR_HSICAL_Pos|macro|RCC_ICSCR_HSICAL_Pos
DECL|RCC_ICSCR_HSICAL|macro|RCC_ICSCR_HSICAL
DECL|RCC_ICSCR_HSITRIM_Msk|macro|RCC_ICSCR_HSITRIM_Msk
DECL|RCC_ICSCR_HSITRIM_Pos|macro|RCC_ICSCR_HSITRIM_Pos
DECL|RCC_ICSCR_HSITRIM|macro|RCC_ICSCR_HSITRIM
DECL|RCC_ICSCR_MSICAL_Msk|macro|RCC_ICSCR_MSICAL_Msk
DECL|RCC_ICSCR_MSICAL_Pos|macro|RCC_ICSCR_MSICAL_Pos
DECL|RCC_ICSCR_MSICAL|macro|RCC_ICSCR_MSICAL
DECL|RCC_ICSCR_MSIRANGE_0|macro|RCC_ICSCR_MSIRANGE_0
DECL|RCC_ICSCR_MSIRANGE_1|macro|RCC_ICSCR_MSIRANGE_1
DECL|RCC_ICSCR_MSIRANGE_2|macro|RCC_ICSCR_MSIRANGE_2
DECL|RCC_ICSCR_MSIRANGE_3|macro|RCC_ICSCR_MSIRANGE_3
DECL|RCC_ICSCR_MSIRANGE_4|macro|RCC_ICSCR_MSIRANGE_4
DECL|RCC_ICSCR_MSIRANGE_5|macro|RCC_ICSCR_MSIRANGE_5
DECL|RCC_ICSCR_MSIRANGE_6|macro|RCC_ICSCR_MSIRANGE_6
DECL|RCC_ICSCR_MSIRANGE_Msk|macro|RCC_ICSCR_MSIRANGE_Msk
DECL|RCC_ICSCR_MSIRANGE_Pos|macro|RCC_ICSCR_MSIRANGE_Pos
DECL|RCC_ICSCR_MSIRANGE|macro|RCC_ICSCR_MSIRANGE
DECL|RCC_ICSCR_MSITRIM_Msk|macro|RCC_ICSCR_MSITRIM_Msk
DECL|RCC_ICSCR_MSITRIM_Pos|macro|RCC_ICSCR_MSITRIM_Pos
DECL|RCC_ICSCR_MSITRIM|macro|RCC_ICSCR_MSITRIM
DECL|RCC_IOPENR_GPIOAEN|macro|RCC_IOPENR_GPIOAEN
DECL|RCC_IOPENR_GPIOBEN|macro|RCC_IOPENR_GPIOBEN
DECL|RCC_IOPENR_GPIOCEN|macro|RCC_IOPENR_GPIOCEN
DECL|RCC_IOPENR_GPIODEN|macro|RCC_IOPENR_GPIODEN
DECL|RCC_IOPENR_GPIOHEN|macro|RCC_IOPENR_GPIOHEN
DECL|RCC_IOPENR_IOPAEN_Msk|macro|RCC_IOPENR_IOPAEN_Msk
DECL|RCC_IOPENR_IOPAEN_Pos|macro|RCC_IOPENR_IOPAEN_Pos
DECL|RCC_IOPENR_IOPAEN|macro|RCC_IOPENR_IOPAEN
DECL|RCC_IOPENR_IOPBEN_Msk|macro|RCC_IOPENR_IOPBEN_Msk
DECL|RCC_IOPENR_IOPBEN_Pos|macro|RCC_IOPENR_IOPBEN_Pos
DECL|RCC_IOPENR_IOPBEN|macro|RCC_IOPENR_IOPBEN
DECL|RCC_IOPENR_IOPCEN_Msk|macro|RCC_IOPENR_IOPCEN_Msk
DECL|RCC_IOPENR_IOPCEN_Pos|macro|RCC_IOPENR_IOPCEN_Pos
DECL|RCC_IOPENR_IOPCEN|macro|RCC_IOPENR_IOPCEN
DECL|RCC_IOPENR_IOPDEN_Msk|macro|RCC_IOPENR_IOPDEN_Msk
DECL|RCC_IOPENR_IOPDEN_Pos|macro|RCC_IOPENR_IOPDEN_Pos
DECL|RCC_IOPENR_IOPDEN|macro|RCC_IOPENR_IOPDEN
DECL|RCC_IOPENR_IOPHEN_Msk|macro|RCC_IOPENR_IOPHEN_Msk
DECL|RCC_IOPENR_IOPHEN_Pos|macro|RCC_IOPENR_IOPHEN_Pos
DECL|RCC_IOPENR_IOPHEN|macro|RCC_IOPENR_IOPHEN
DECL|RCC_IOPRSTR_GPIOARST|macro|RCC_IOPRSTR_GPIOARST
DECL|RCC_IOPRSTR_GPIOBRST|macro|RCC_IOPRSTR_GPIOBRST
DECL|RCC_IOPRSTR_GPIOCRST|macro|RCC_IOPRSTR_GPIOCRST
DECL|RCC_IOPRSTR_GPIODRST|macro|RCC_IOPRSTR_GPIODRST
DECL|RCC_IOPRSTR_GPIOHRST|macro|RCC_IOPRSTR_GPIOHRST
DECL|RCC_IOPRSTR_IOPARST_Msk|macro|RCC_IOPRSTR_IOPARST_Msk
DECL|RCC_IOPRSTR_IOPARST_Pos|macro|RCC_IOPRSTR_IOPARST_Pos
DECL|RCC_IOPRSTR_IOPARST|macro|RCC_IOPRSTR_IOPARST
DECL|RCC_IOPRSTR_IOPBRST_Msk|macro|RCC_IOPRSTR_IOPBRST_Msk
DECL|RCC_IOPRSTR_IOPBRST_Pos|macro|RCC_IOPRSTR_IOPBRST_Pos
DECL|RCC_IOPRSTR_IOPBRST|macro|RCC_IOPRSTR_IOPBRST
DECL|RCC_IOPRSTR_IOPCRST_Msk|macro|RCC_IOPRSTR_IOPCRST_Msk
DECL|RCC_IOPRSTR_IOPCRST_Pos|macro|RCC_IOPRSTR_IOPCRST_Pos
DECL|RCC_IOPRSTR_IOPCRST|macro|RCC_IOPRSTR_IOPCRST
DECL|RCC_IOPRSTR_IOPDRST_Msk|macro|RCC_IOPRSTR_IOPDRST_Msk
DECL|RCC_IOPRSTR_IOPDRST_Pos|macro|RCC_IOPRSTR_IOPDRST_Pos
DECL|RCC_IOPRSTR_IOPDRST|macro|RCC_IOPRSTR_IOPDRST
DECL|RCC_IOPRSTR_IOPHRST_Msk|macro|RCC_IOPRSTR_IOPHRST_Msk
DECL|RCC_IOPRSTR_IOPHRST_Pos|macro|RCC_IOPRSTR_IOPHRST_Pos
DECL|RCC_IOPRSTR_IOPHRST|macro|RCC_IOPRSTR_IOPHRST
DECL|RCC_IOPSMENR_GPIOASMEN|macro|RCC_IOPSMENR_GPIOASMEN
DECL|RCC_IOPSMENR_GPIOBSMEN|macro|RCC_IOPSMENR_GPIOBSMEN
DECL|RCC_IOPSMENR_GPIOCSMEN|macro|RCC_IOPSMENR_GPIOCSMEN
DECL|RCC_IOPSMENR_GPIODSMEN|macro|RCC_IOPSMENR_GPIODSMEN
DECL|RCC_IOPSMENR_GPIOHSMEN|macro|RCC_IOPSMENR_GPIOHSMEN
DECL|RCC_IOPSMENR_IOPASMEN_Msk|macro|RCC_IOPSMENR_IOPASMEN_Msk
DECL|RCC_IOPSMENR_IOPASMEN_Pos|macro|RCC_IOPSMENR_IOPASMEN_Pos
DECL|RCC_IOPSMENR_IOPASMEN|macro|RCC_IOPSMENR_IOPASMEN
DECL|RCC_IOPSMENR_IOPBSMEN_Msk|macro|RCC_IOPSMENR_IOPBSMEN_Msk
DECL|RCC_IOPSMENR_IOPBSMEN_Pos|macro|RCC_IOPSMENR_IOPBSMEN_Pos
DECL|RCC_IOPSMENR_IOPBSMEN|macro|RCC_IOPSMENR_IOPBSMEN
DECL|RCC_IOPSMENR_IOPCSMEN_Msk|macro|RCC_IOPSMENR_IOPCSMEN_Msk
DECL|RCC_IOPSMENR_IOPCSMEN_Pos|macro|RCC_IOPSMENR_IOPCSMEN_Pos
DECL|RCC_IOPSMENR_IOPCSMEN|macro|RCC_IOPSMENR_IOPCSMEN
DECL|RCC_IOPSMENR_IOPDSMEN_Msk|macro|RCC_IOPSMENR_IOPDSMEN_Msk
DECL|RCC_IOPSMENR_IOPDSMEN_Pos|macro|RCC_IOPSMENR_IOPDSMEN_Pos
DECL|RCC_IOPSMENR_IOPDSMEN|macro|RCC_IOPSMENR_IOPDSMEN
DECL|RCC_IOPSMENR_IOPHSMEN_Msk|macro|RCC_IOPSMENR_IOPHSMEN_Msk
DECL|RCC_IOPSMENR_IOPHSMEN_Pos|macro|RCC_IOPSMENR_IOPHSMEN_Pos
DECL|RCC_IOPSMENR_IOPHSMEN|macro|RCC_IOPSMENR_IOPHSMEN
DECL|RCC_IRQHandler|macro|RCC_IRQHandler
DECL|RCC_IRQn|macro|RCC_IRQn
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RDP|member|__IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */
DECL|RDR|member|__IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
DECL|RESERVED0|member|__IO uint16_t RESERVED0; /*!< Reserved */
DECL|RESERVED0|member|uint32_t RESERVED0[6]; /*!< 0x14-0x28 */
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, 0x05 */
DECL|RESERVED12|member|uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */
DECL|RESERVED17|member|uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */
DECL|RESERVED1|member|__IO uint16_t RESERVED1; /*!< Reserved */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< 0x30 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x18 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */
DECL|RESERVED2|member|__IO uint16_t RESERVED2; /*!< Reserved */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x0C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x1C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */
DECL|RESERVED3|member|__IO uint16_t RESERVED3; /*!< Reserved */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x24 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */
DECL|RESERVED4|member|__IO uint16_t RESERVED4; /*!< Reserved */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */
DECL|RESERVED4|member|uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */
DECL|RESERVED5|member|__IO uint16_t RESERVED5; /*!< Reserved */
DECL|RESERVED5|member|uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */
DECL|RESERVED6|member|__IO uint16_t RESERVED6; /*!< Reserved */
DECL|RESERVED7|member|__IO uint16_t RESERVED7[17]; /*!< Reserved */
DECL|RESERVED8|member|__IO uint16_t RESERVED8; /*!< Reserved */
DECL|RESERVED9|member|__IO uint16_t RESERVED9; /*!< Reserved */
DECL|RESERVEDA|member|__IO uint16_t RESERVEDA; /*!< Reserved */
DECL|RESERVEDB|member|__IO uint16_t RESERVEDB; /*!< Reserved */
DECL|RESERVEDC|member|__IO uint16_t RESERVEDC; /*!< Reserved */
DECL|RESERVEDD|member|__IO uint16_t RESERVEDD; /*!< Reserved */
DECL|RESERVEDE|member|__IO uint16_t RESERVEDE; /*!< Reserved */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */
DECL|RESERVED|member|uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
DECL|RLR|member|__IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
DECL|RNG_BASE|macro|RNG_BASE
DECL|RNG_CR_IE_Msk|macro|RNG_CR_IE_Msk
DECL|RNG_CR_IE_Pos|macro|RNG_CR_IE_Pos
DECL|RNG_CR_IE|macro|RNG_CR_IE
DECL|RNG_CR_RNGEN_Msk|macro|RNG_CR_RNGEN_Msk
DECL|RNG_CR_RNGEN_Pos|macro|RNG_CR_RNGEN_Pos
DECL|RNG_CR_RNGEN|macro|RNG_CR_RNGEN
DECL|RNG_LPUART1_IRQHandler|macro|RNG_LPUART1_IRQHandler
DECL|RNG_LPUART1_IRQn|macro|RNG_LPUART1_IRQn
DECL|RNG_SR_CECS_Msk|macro|RNG_SR_CECS_Msk
DECL|RNG_SR_CECS_Pos|macro|RNG_SR_CECS_Pos
DECL|RNG_SR_CECS|macro|RNG_SR_CECS
DECL|RNG_SR_CEIS_Msk|macro|RNG_SR_CEIS_Msk
DECL|RNG_SR_CEIS_Pos|macro|RNG_SR_CEIS_Pos
DECL|RNG_SR_CEIS|macro|RNG_SR_CEIS
DECL|RNG_SR_DRDY_Msk|macro|RNG_SR_DRDY_Msk
DECL|RNG_SR_DRDY_Pos|macro|RNG_SR_DRDY_Pos
DECL|RNG_SR_DRDY|macro|RNG_SR_DRDY
DECL|RNG_SR_SECS_Msk|macro|RNG_SR_SECS_Msk
DECL|RNG_SR_SECS_Pos|macro|RNG_SR_SECS_Pos
DECL|RNG_SR_SECS|macro|RNG_SR_SECS
DECL|RNG_SR_SEIS_Msk|macro|RNG_SR_SEIS_Msk
DECL|RNG_SR_SEIS_Pos|macro|RNG_SR_SEIS_Pos
DECL|RNG_SR_SEIS|macro|RNG_SR_SEIS
DECL|RNG_TypeDef|typedef|} RNG_TypeDef;
DECL|RNG|macro|RNG
DECL|RQR|member|__IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */
DECL|RTC_ALRMAR_DT_0|macro|RTC_ALRMAR_DT_0
DECL|RTC_ALRMAR_DT_1|macro|RTC_ALRMAR_DT_1
DECL|RTC_ALRMAR_DT_Msk|macro|RTC_ALRMAR_DT_Msk
DECL|RTC_ALRMAR_DT_Pos|macro|RTC_ALRMAR_DT_Pos
DECL|RTC_ALRMAR_DT|macro|RTC_ALRMAR_DT
DECL|RTC_ALRMAR_DU_0|macro|RTC_ALRMAR_DU_0
DECL|RTC_ALRMAR_DU_1|macro|RTC_ALRMAR_DU_1
DECL|RTC_ALRMAR_DU_2|macro|RTC_ALRMAR_DU_2
DECL|RTC_ALRMAR_DU_3|macro|RTC_ALRMAR_DU_3
DECL|RTC_ALRMAR_DU_Msk|macro|RTC_ALRMAR_DU_Msk
DECL|RTC_ALRMAR_DU_Pos|macro|RTC_ALRMAR_DU_Pos
DECL|RTC_ALRMAR_DU|macro|RTC_ALRMAR_DU
DECL|RTC_ALRMAR_HT_0|macro|RTC_ALRMAR_HT_0
DECL|RTC_ALRMAR_HT_1|macro|RTC_ALRMAR_HT_1
DECL|RTC_ALRMAR_HT_Msk|macro|RTC_ALRMAR_HT_Msk
DECL|RTC_ALRMAR_HT_Pos|macro|RTC_ALRMAR_HT_Pos
DECL|RTC_ALRMAR_HT|macro|RTC_ALRMAR_HT
DECL|RTC_ALRMAR_HU_0|macro|RTC_ALRMAR_HU_0
DECL|RTC_ALRMAR_HU_1|macro|RTC_ALRMAR_HU_1
DECL|RTC_ALRMAR_HU_2|macro|RTC_ALRMAR_HU_2
DECL|RTC_ALRMAR_HU_3|macro|RTC_ALRMAR_HU_3
DECL|RTC_ALRMAR_HU_Msk|macro|RTC_ALRMAR_HU_Msk
DECL|RTC_ALRMAR_HU_Pos|macro|RTC_ALRMAR_HU_Pos
DECL|RTC_ALRMAR_HU|macro|RTC_ALRMAR_HU
DECL|RTC_ALRMAR_MNT_0|macro|RTC_ALRMAR_MNT_0
DECL|RTC_ALRMAR_MNT_1|macro|RTC_ALRMAR_MNT_1
DECL|RTC_ALRMAR_MNT_2|macro|RTC_ALRMAR_MNT_2
DECL|RTC_ALRMAR_MNT_Msk|macro|RTC_ALRMAR_MNT_Msk
DECL|RTC_ALRMAR_MNT_Pos|macro|RTC_ALRMAR_MNT_Pos
DECL|RTC_ALRMAR_MNT|macro|RTC_ALRMAR_MNT
DECL|RTC_ALRMAR_MNU_0|macro|RTC_ALRMAR_MNU_0
DECL|RTC_ALRMAR_MNU_1|macro|RTC_ALRMAR_MNU_1
DECL|RTC_ALRMAR_MNU_2|macro|RTC_ALRMAR_MNU_2
DECL|RTC_ALRMAR_MNU_3|macro|RTC_ALRMAR_MNU_3
DECL|RTC_ALRMAR_MNU_Msk|macro|RTC_ALRMAR_MNU_Msk
DECL|RTC_ALRMAR_MNU_Pos|macro|RTC_ALRMAR_MNU_Pos
DECL|RTC_ALRMAR_MNU|macro|RTC_ALRMAR_MNU
DECL|RTC_ALRMAR_MSK1_Msk|macro|RTC_ALRMAR_MSK1_Msk
DECL|RTC_ALRMAR_MSK1_Pos|macro|RTC_ALRMAR_MSK1_Pos
DECL|RTC_ALRMAR_MSK1|macro|RTC_ALRMAR_MSK1
DECL|RTC_ALRMAR_MSK2_Msk|macro|RTC_ALRMAR_MSK2_Msk
DECL|RTC_ALRMAR_MSK2_Pos|macro|RTC_ALRMAR_MSK2_Pos
DECL|RTC_ALRMAR_MSK2|macro|RTC_ALRMAR_MSK2
DECL|RTC_ALRMAR_MSK3_Msk|macro|RTC_ALRMAR_MSK3_Msk
DECL|RTC_ALRMAR_MSK3_Pos|macro|RTC_ALRMAR_MSK3_Pos
DECL|RTC_ALRMAR_MSK3|macro|RTC_ALRMAR_MSK3
DECL|RTC_ALRMAR_MSK4_Msk|macro|RTC_ALRMAR_MSK4_Msk
DECL|RTC_ALRMAR_MSK4_Pos|macro|RTC_ALRMAR_MSK4_Pos
DECL|RTC_ALRMAR_MSK4|macro|RTC_ALRMAR_MSK4
DECL|RTC_ALRMAR_PM_Msk|macro|RTC_ALRMAR_PM_Msk
DECL|RTC_ALRMAR_PM_Pos|macro|RTC_ALRMAR_PM_Pos
DECL|RTC_ALRMAR_PM|macro|RTC_ALRMAR_PM
DECL|RTC_ALRMAR_ST_0|macro|RTC_ALRMAR_ST_0
DECL|RTC_ALRMAR_ST_1|macro|RTC_ALRMAR_ST_1
DECL|RTC_ALRMAR_ST_2|macro|RTC_ALRMAR_ST_2
DECL|RTC_ALRMAR_ST_Msk|macro|RTC_ALRMAR_ST_Msk
DECL|RTC_ALRMAR_ST_Pos|macro|RTC_ALRMAR_ST_Pos
DECL|RTC_ALRMAR_ST|macro|RTC_ALRMAR_ST
DECL|RTC_ALRMAR_SU_0|macro|RTC_ALRMAR_SU_0
DECL|RTC_ALRMAR_SU_1|macro|RTC_ALRMAR_SU_1
DECL|RTC_ALRMAR_SU_2|macro|RTC_ALRMAR_SU_2
DECL|RTC_ALRMAR_SU_3|macro|RTC_ALRMAR_SU_3
DECL|RTC_ALRMAR_SU_Msk|macro|RTC_ALRMAR_SU_Msk
DECL|RTC_ALRMAR_SU_Pos|macro|RTC_ALRMAR_SU_Pos
DECL|RTC_ALRMAR_SU|macro|RTC_ALRMAR_SU
DECL|RTC_ALRMAR_WDSEL_Msk|macro|RTC_ALRMAR_WDSEL_Msk
DECL|RTC_ALRMAR_WDSEL_Pos|macro|RTC_ALRMAR_WDSEL_Pos
DECL|RTC_ALRMAR_WDSEL|macro|RTC_ALRMAR_WDSEL
DECL|RTC_ALRMASSR_MASKSS_0|macro|RTC_ALRMASSR_MASKSS_0
DECL|RTC_ALRMASSR_MASKSS_1|macro|RTC_ALRMASSR_MASKSS_1
DECL|RTC_ALRMASSR_MASKSS_2|macro|RTC_ALRMASSR_MASKSS_2
DECL|RTC_ALRMASSR_MASKSS_3|macro|RTC_ALRMASSR_MASKSS_3
DECL|RTC_ALRMASSR_MASKSS_Msk|macro|RTC_ALRMASSR_MASKSS_Msk
DECL|RTC_ALRMASSR_MASKSS_Pos|macro|RTC_ALRMASSR_MASKSS_Pos
DECL|RTC_ALRMASSR_MASKSS|macro|RTC_ALRMASSR_MASKSS
DECL|RTC_ALRMASSR_SS_Msk|macro|RTC_ALRMASSR_SS_Msk
DECL|RTC_ALRMASSR_SS_Pos|macro|RTC_ALRMASSR_SS_Pos
DECL|RTC_ALRMASSR_SS|macro|RTC_ALRMASSR_SS
DECL|RTC_ALRMBR_DT_0|macro|RTC_ALRMBR_DT_0
DECL|RTC_ALRMBR_DT_1|macro|RTC_ALRMBR_DT_1
DECL|RTC_ALRMBR_DT_Msk|macro|RTC_ALRMBR_DT_Msk
DECL|RTC_ALRMBR_DT_Pos|macro|RTC_ALRMBR_DT_Pos
DECL|RTC_ALRMBR_DT|macro|RTC_ALRMBR_DT
DECL|RTC_ALRMBR_DU_0|macro|RTC_ALRMBR_DU_0
DECL|RTC_ALRMBR_DU_1|macro|RTC_ALRMBR_DU_1
DECL|RTC_ALRMBR_DU_2|macro|RTC_ALRMBR_DU_2
DECL|RTC_ALRMBR_DU_3|macro|RTC_ALRMBR_DU_3
DECL|RTC_ALRMBR_DU_Msk|macro|RTC_ALRMBR_DU_Msk
DECL|RTC_ALRMBR_DU_Pos|macro|RTC_ALRMBR_DU_Pos
DECL|RTC_ALRMBR_DU|macro|RTC_ALRMBR_DU
DECL|RTC_ALRMBR_HT_0|macro|RTC_ALRMBR_HT_0
DECL|RTC_ALRMBR_HT_1|macro|RTC_ALRMBR_HT_1
DECL|RTC_ALRMBR_HT_Msk|macro|RTC_ALRMBR_HT_Msk
DECL|RTC_ALRMBR_HT_Pos|macro|RTC_ALRMBR_HT_Pos
DECL|RTC_ALRMBR_HT|macro|RTC_ALRMBR_HT
DECL|RTC_ALRMBR_HU_0|macro|RTC_ALRMBR_HU_0
DECL|RTC_ALRMBR_HU_1|macro|RTC_ALRMBR_HU_1
DECL|RTC_ALRMBR_HU_2|macro|RTC_ALRMBR_HU_2
DECL|RTC_ALRMBR_HU_3|macro|RTC_ALRMBR_HU_3
DECL|RTC_ALRMBR_HU_Msk|macro|RTC_ALRMBR_HU_Msk
DECL|RTC_ALRMBR_HU_Pos|macro|RTC_ALRMBR_HU_Pos
DECL|RTC_ALRMBR_HU|macro|RTC_ALRMBR_HU
DECL|RTC_ALRMBR_MNT_0|macro|RTC_ALRMBR_MNT_0
DECL|RTC_ALRMBR_MNT_1|macro|RTC_ALRMBR_MNT_1
DECL|RTC_ALRMBR_MNT_2|macro|RTC_ALRMBR_MNT_2
DECL|RTC_ALRMBR_MNT_Msk|macro|RTC_ALRMBR_MNT_Msk
DECL|RTC_ALRMBR_MNT_Pos|macro|RTC_ALRMBR_MNT_Pos
DECL|RTC_ALRMBR_MNT|macro|RTC_ALRMBR_MNT
DECL|RTC_ALRMBR_MNU_0|macro|RTC_ALRMBR_MNU_0
DECL|RTC_ALRMBR_MNU_1|macro|RTC_ALRMBR_MNU_1
DECL|RTC_ALRMBR_MNU_2|macro|RTC_ALRMBR_MNU_2
DECL|RTC_ALRMBR_MNU_3|macro|RTC_ALRMBR_MNU_3
DECL|RTC_ALRMBR_MNU_Msk|macro|RTC_ALRMBR_MNU_Msk
DECL|RTC_ALRMBR_MNU_Pos|macro|RTC_ALRMBR_MNU_Pos
DECL|RTC_ALRMBR_MNU|macro|RTC_ALRMBR_MNU
DECL|RTC_ALRMBR_MSK1_Msk|macro|RTC_ALRMBR_MSK1_Msk
DECL|RTC_ALRMBR_MSK1_Pos|macro|RTC_ALRMBR_MSK1_Pos
DECL|RTC_ALRMBR_MSK1|macro|RTC_ALRMBR_MSK1
DECL|RTC_ALRMBR_MSK2_Msk|macro|RTC_ALRMBR_MSK2_Msk
DECL|RTC_ALRMBR_MSK2_Pos|macro|RTC_ALRMBR_MSK2_Pos
DECL|RTC_ALRMBR_MSK2|macro|RTC_ALRMBR_MSK2
DECL|RTC_ALRMBR_MSK3_Msk|macro|RTC_ALRMBR_MSK3_Msk
DECL|RTC_ALRMBR_MSK3_Pos|macro|RTC_ALRMBR_MSK3_Pos
DECL|RTC_ALRMBR_MSK3|macro|RTC_ALRMBR_MSK3
DECL|RTC_ALRMBR_MSK4_Msk|macro|RTC_ALRMBR_MSK4_Msk
DECL|RTC_ALRMBR_MSK4_Pos|macro|RTC_ALRMBR_MSK4_Pos
DECL|RTC_ALRMBR_MSK4|macro|RTC_ALRMBR_MSK4
DECL|RTC_ALRMBR_PM_Msk|macro|RTC_ALRMBR_PM_Msk
DECL|RTC_ALRMBR_PM_Pos|macro|RTC_ALRMBR_PM_Pos
DECL|RTC_ALRMBR_PM|macro|RTC_ALRMBR_PM
DECL|RTC_ALRMBR_ST_0|macro|RTC_ALRMBR_ST_0
DECL|RTC_ALRMBR_ST_1|macro|RTC_ALRMBR_ST_1
DECL|RTC_ALRMBR_ST_2|macro|RTC_ALRMBR_ST_2
DECL|RTC_ALRMBR_ST_Msk|macro|RTC_ALRMBR_ST_Msk
DECL|RTC_ALRMBR_ST_Pos|macro|RTC_ALRMBR_ST_Pos
DECL|RTC_ALRMBR_ST|macro|RTC_ALRMBR_ST
DECL|RTC_ALRMBR_SU_0|macro|RTC_ALRMBR_SU_0
DECL|RTC_ALRMBR_SU_1|macro|RTC_ALRMBR_SU_1
DECL|RTC_ALRMBR_SU_2|macro|RTC_ALRMBR_SU_2
DECL|RTC_ALRMBR_SU_3|macro|RTC_ALRMBR_SU_3
DECL|RTC_ALRMBR_SU_Msk|macro|RTC_ALRMBR_SU_Msk
DECL|RTC_ALRMBR_SU_Pos|macro|RTC_ALRMBR_SU_Pos
DECL|RTC_ALRMBR_SU|macro|RTC_ALRMBR_SU
DECL|RTC_ALRMBR_WDSEL_Msk|macro|RTC_ALRMBR_WDSEL_Msk
DECL|RTC_ALRMBR_WDSEL_Pos|macro|RTC_ALRMBR_WDSEL_Pos
DECL|RTC_ALRMBR_WDSEL|macro|RTC_ALRMBR_WDSEL
DECL|RTC_ALRMBSSR_MASKSS_0|macro|RTC_ALRMBSSR_MASKSS_0
DECL|RTC_ALRMBSSR_MASKSS_1|macro|RTC_ALRMBSSR_MASKSS_1
DECL|RTC_ALRMBSSR_MASKSS_2|macro|RTC_ALRMBSSR_MASKSS_2
DECL|RTC_ALRMBSSR_MASKSS_3|macro|RTC_ALRMBSSR_MASKSS_3
DECL|RTC_ALRMBSSR_MASKSS_Msk|macro|RTC_ALRMBSSR_MASKSS_Msk
DECL|RTC_ALRMBSSR_MASKSS_Pos|macro|RTC_ALRMBSSR_MASKSS_Pos
DECL|RTC_ALRMBSSR_MASKSS|macro|RTC_ALRMBSSR_MASKSS
DECL|RTC_ALRMBSSR_SS_Msk|macro|RTC_ALRMBSSR_SS_Msk
DECL|RTC_ALRMBSSR_SS_Pos|macro|RTC_ALRMBSSR_SS_Pos
DECL|RTC_ALRMBSSR_SS|macro|RTC_ALRMBSSR_SS
DECL|RTC_BACKUP_SUPPORT|macro|RTC_BACKUP_SUPPORT
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP0R_Msk|macro|RTC_BKP0R_Msk
DECL|RTC_BKP0R_Pos|macro|RTC_BKP0R_Pos
DECL|RTC_BKP0R|macro|RTC_BKP0R
DECL|RTC_BKP1R_Msk|macro|RTC_BKP1R_Msk
DECL|RTC_BKP1R_Pos|macro|RTC_BKP1R_Pos
DECL|RTC_BKP1R|macro|RTC_BKP1R
DECL|RTC_BKP2R_Msk|macro|RTC_BKP2R_Msk
DECL|RTC_BKP2R_Pos|macro|RTC_BKP2R_Pos
DECL|RTC_BKP2R|macro|RTC_BKP2R
DECL|RTC_BKP3R_Msk|macro|RTC_BKP3R_Msk
DECL|RTC_BKP3R_Pos|macro|RTC_BKP3R_Pos
DECL|RTC_BKP3R|macro|RTC_BKP3R
DECL|RTC_BKP4R_Msk|macro|RTC_BKP4R_Msk
DECL|RTC_BKP4R_Pos|macro|RTC_BKP4R_Pos
DECL|RTC_BKP4R|macro|RTC_BKP4R
DECL|RTC_BKP_NUMBER|macro|RTC_BKP_NUMBER
DECL|RTC_CALR_CALM_0|macro|RTC_CALR_CALM_0
DECL|RTC_CALR_CALM_1|macro|RTC_CALR_CALM_1
DECL|RTC_CALR_CALM_2|macro|RTC_CALR_CALM_2
DECL|RTC_CALR_CALM_3|macro|RTC_CALR_CALM_3
DECL|RTC_CALR_CALM_4|macro|RTC_CALR_CALM_4
DECL|RTC_CALR_CALM_5|macro|RTC_CALR_CALM_5
DECL|RTC_CALR_CALM_6|macro|RTC_CALR_CALM_6
DECL|RTC_CALR_CALM_7|macro|RTC_CALR_CALM_7
DECL|RTC_CALR_CALM_8|macro|RTC_CALR_CALM_8
DECL|RTC_CALR_CALM_Msk|macro|RTC_CALR_CALM_Msk
DECL|RTC_CALR_CALM_Pos|macro|RTC_CALR_CALM_Pos
DECL|RTC_CALR_CALM|macro|RTC_CALR_CALM
DECL|RTC_CALR_CALP_Msk|macro|RTC_CALR_CALP_Msk
DECL|RTC_CALR_CALP_Pos|macro|RTC_CALR_CALP_Pos
DECL|RTC_CALR_CALP|macro|RTC_CALR_CALP
DECL|RTC_CALR_CALW16_Msk|macro|RTC_CALR_CALW16_Msk
DECL|RTC_CALR_CALW16_Pos|macro|RTC_CALR_CALW16_Pos
DECL|RTC_CALR_CALW16|macro|RTC_CALR_CALW16
DECL|RTC_CALR_CALW8_Msk|macro|RTC_CALR_CALW8_Msk
DECL|RTC_CALR_CALW8_Pos|macro|RTC_CALR_CALW8_Pos
DECL|RTC_CALR_CALW8|macro|RTC_CALR_CALW8
DECL|RTC_CAL_CALM_0|macro|RTC_CAL_CALM_0
DECL|RTC_CAL_CALM_1|macro|RTC_CAL_CALM_1
DECL|RTC_CAL_CALM_2|macro|RTC_CAL_CALM_2
DECL|RTC_CAL_CALM_3|macro|RTC_CAL_CALM_3
DECL|RTC_CAL_CALM_4|macro|RTC_CAL_CALM_4
DECL|RTC_CAL_CALM_5|macro|RTC_CAL_CALM_5
DECL|RTC_CAL_CALM_6|macro|RTC_CAL_CALM_6
DECL|RTC_CAL_CALM_7|macro|RTC_CAL_CALM_7
DECL|RTC_CAL_CALM_8|macro|RTC_CAL_CALM_8
DECL|RTC_CAL_CALM|macro|RTC_CAL_CALM
DECL|RTC_CAL_CALP|macro|RTC_CAL_CALP
DECL|RTC_CAL_CALW16|macro|RTC_CAL_CALW16
DECL|RTC_CAL_CALW8|macro|RTC_CAL_CALW8
DECL|RTC_CR_ADD1H_Msk|macro|RTC_CR_ADD1H_Msk
DECL|RTC_CR_ADD1H_Pos|macro|RTC_CR_ADD1H_Pos
DECL|RTC_CR_ADD1H|macro|RTC_CR_ADD1H
DECL|RTC_CR_ALRAE_Msk|macro|RTC_CR_ALRAE_Msk
DECL|RTC_CR_ALRAE_Pos|macro|RTC_CR_ALRAE_Pos
DECL|RTC_CR_ALRAE|macro|RTC_CR_ALRAE
DECL|RTC_CR_ALRAIE_Msk|macro|RTC_CR_ALRAIE_Msk
DECL|RTC_CR_ALRAIE_Pos|macro|RTC_CR_ALRAIE_Pos
DECL|RTC_CR_ALRAIE|macro|RTC_CR_ALRAIE
DECL|RTC_CR_ALRBE_Msk|macro|RTC_CR_ALRBE_Msk
DECL|RTC_CR_ALRBE_Pos|macro|RTC_CR_ALRBE_Pos
DECL|RTC_CR_ALRBE|macro|RTC_CR_ALRBE
DECL|RTC_CR_ALRBIE_Msk|macro|RTC_CR_ALRBIE_Msk
DECL|RTC_CR_ALRBIE_Pos|macro|RTC_CR_ALRBIE_Pos
DECL|RTC_CR_ALRBIE|macro|RTC_CR_ALRBIE
DECL|RTC_CR_BCK_Msk|macro|RTC_CR_BCK_Msk
DECL|RTC_CR_BCK_Pos|macro|RTC_CR_BCK_Pos
DECL|RTC_CR_BCK|macro|RTC_CR_BCK
DECL|RTC_CR_BYPSHAD_Msk|macro|RTC_CR_BYPSHAD_Msk
DECL|RTC_CR_BYPSHAD_Pos|macro|RTC_CR_BYPSHAD_Pos
DECL|RTC_CR_BYPSHAD|macro|RTC_CR_BYPSHAD
DECL|RTC_CR_COE_Msk|macro|RTC_CR_COE_Msk
DECL|RTC_CR_COE_Pos|macro|RTC_CR_COE_Pos
DECL|RTC_CR_COE|macro|RTC_CR_COE
DECL|RTC_CR_COSEL_Msk|macro|RTC_CR_COSEL_Msk
DECL|RTC_CR_COSEL_Pos|macro|RTC_CR_COSEL_Pos
DECL|RTC_CR_COSEL|macro|RTC_CR_COSEL
DECL|RTC_CR_FMT_Msk|macro|RTC_CR_FMT_Msk
DECL|RTC_CR_FMT_Pos|macro|RTC_CR_FMT_Pos
DECL|RTC_CR_FMT|macro|RTC_CR_FMT
DECL|RTC_CR_OSEL_0|macro|RTC_CR_OSEL_0
DECL|RTC_CR_OSEL_1|macro|RTC_CR_OSEL_1
DECL|RTC_CR_OSEL_Msk|macro|RTC_CR_OSEL_Msk
DECL|RTC_CR_OSEL_Pos|macro|RTC_CR_OSEL_Pos
DECL|RTC_CR_OSEL|macro|RTC_CR_OSEL
DECL|RTC_CR_POL_Msk|macro|RTC_CR_POL_Msk
DECL|RTC_CR_POL_Pos|macro|RTC_CR_POL_Pos
DECL|RTC_CR_POL|macro|RTC_CR_POL
DECL|RTC_CR_REFCKON_Msk|macro|RTC_CR_REFCKON_Msk
DECL|RTC_CR_REFCKON_Pos|macro|RTC_CR_REFCKON_Pos
DECL|RTC_CR_REFCKON|macro|RTC_CR_REFCKON
DECL|RTC_CR_SUB1H_Msk|macro|RTC_CR_SUB1H_Msk
DECL|RTC_CR_SUB1H_Pos|macro|RTC_CR_SUB1H_Pos
DECL|RTC_CR_SUB1H|macro|RTC_CR_SUB1H
DECL|RTC_CR_TSEDGE_Msk|macro|RTC_CR_TSEDGE_Msk
DECL|RTC_CR_TSEDGE_Pos|macro|RTC_CR_TSEDGE_Pos
DECL|RTC_CR_TSEDGE|macro|RTC_CR_TSEDGE
DECL|RTC_CR_TSE_Msk|macro|RTC_CR_TSE_Msk
DECL|RTC_CR_TSE_Pos|macro|RTC_CR_TSE_Pos
DECL|RTC_CR_TSE|macro|RTC_CR_TSE
DECL|RTC_CR_TSIE_Msk|macro|RTC_CR_TSIE_Msk
DECL|RTC_CR_TSIE_Pos|macro|RTC_CR_TSIE_Pos
DECL|RTC_CR_TSIE|macro|RTC_CR_TSIE
DECL|RTC_CR_WUCKSEL_0|macro|RTC_CR_WUCKSEL_0
DECL|RTC_CR_WUCKSEL_1|macro|RTC_CR_WUCKSEL_1
DECL|RTC_CR_WUCKSEL_2|macro|RTC_CR_WUCKSEL_2
DECL|RTC_CR_WUCKSEL_Msk|macro|RTC_CR_WUCKSEL_Msk
DECL|RTC_CR_WUCKSEL_Pos|macro|RTC_CR_WUCKSEL_Pos
DECL|RTC_CR_WUCKSEL|macro|RTC_CR_WUCKSEL
DECL|RTC_CR_WUTE_Msk|macro|RTC_CR_WUTE_Msk
DECL|RTC_CR_WUTE_Pos|macro|RTC_CR_WUTE_Pos
DECL|RTC_CR_WUTE|macro|RTC_CR_WUTE
DECL|RTC_CR_WUTIE_Msk|macro|RTC_CR_WUTIE_Msk
DECL|RTC_CR_WUTIE_Pos|macro|RTC_CR_WUTIE_Pos
DECL|RTC_CR_WUTIE|macro|RTC_CR_WUTIE
DECL|RTC_DR_DT_0|macro|RTC_DR_DT_0
DECL|RTC_DR_DT_1|macro|RTC_DR_DT_1
DECL|RTC_DR_DT_Msk|macro|RTC_DR_DT_Msk
DECL|RTC_DR_DT_Pos|macro|RTC_DR_DT_Pos
DECL|RTC_DR_DT|macro|RTC_DR_DT
DECL|RTC_DR_DU_0|macro|RTC_DR_DU_0
DECL|RTC_DR_DU_1|macro|RTC_DR_DU_1
DECL|RTC_DR_DU_2|macro|RTC_DR_DU_2
DECL|RTC_DR_DU_3|macro|RTC_DR_DU_3
DECL|RTC_DR_DU_Msk|macro|RTC_DR_DU_Msk
DECL|RTC_DR_DU_Pos|macro|RTC_DR_DU_Pos
DECL|RTC_DR_DU|macro|RTC_DR_DU
DECL|RTC_DR_MT_Msk|macro|RTC_DR_MT_Msk
DECL|RTC_DR_MT_Pos|macro|RTC_DR_MT_Pos
DECL|RTC_DR_MT|macro|RTC_DR_MT
DECL|RTC_DR_MU_0|macro|RTC_DR_MU_0
DECL|RTC_DR_MU_1|macro|RTC_DR_MU_1
DECL|RTC_DR_MU_2|macro|RTC_DR_MU_2
DECL|RTC_DR_MU_3|macro|RTC_DR_MU_3
DECL|RTC_DR_MU_Msk|macro|RTC_DR_MU_Msk
DECL|RTC_DR_MU_Pos|macro|RTC_DR_MU_Pos
DECL|RTC_DR_MU|macro|RTC_DR_MU
DECL|RTC_DR_WDU_0|macro|RTC_DR_WDU_0
DECL|RTC_DR_WDU_1|macro|RTC_DR_WDU_1
DECL|RTC_DR_WDU_2|macro|RTC_DR_WDU_2
DECL|RTC_DR_WDU_Msk|macro|RTC_DR_WDU_Msk
DECL|RTC_DR_WDU_Pos|macro|RTC_DR_WDU_Pos
DECL|RTC_DR_WDU|macro|RTC_DR_WDU
DECL|RTC_DR_YT_0|macro|RTC_DR_YT_0
DECL|RTC_DR_YT_1|macro|RTC_DR_YT_1
DECL|RTC_DR_YT_2|macro|RTC_DR_YT_2
DECL|RTC_DR_YT_3|macro|RTC_DR_YT_3
DECL|RTC_DR_YT_Msk|macro|RTC_DR_YT_Msk
DECL|RTC_DR_YT_Pos|macro|RTC_DR_YT_Pos
DECL|RTC_DR_YT|macro|RTC_DR_YT
DECL|RTC_DR_YU_0|macro|RTC_DR_YU_0
DECL|RTC_DR_YU_1|macro|RTC_DR_YU_1
DECL|RTC_DR_YU_2|macro|RTC_DR_YU_2
DECL|RTC_DR_YU_3|macro|RTC_DR_YU_3
DECL|RTC_DR_YU_Msk|macro|RTC_DR_YU_Msk
DECL|RTC_DR_YU_Pos|macro|RTC_DR_YU_Pos
DECL|RTC_DR_YU|macro|RTC_DR_YU
DECL|RTC_IRQn|enumerator|RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */
DECL|RTC_ISR_ALRAF_Msk|macro|RTC_ISR_ALRAF_Msk
DECL|RTC_ISR_ALRAF_Pos|macro|RTC_ISR_ALRAF_Pos
DECL|RTC_ISR_ALRAF|macro|RTC_ISR_ALRAF
DECL|RTC_ISR_ALRAWF_Msk|macro|RTC_ISR_ALRAWF_Msk
DECL|RTC_ISR_ALRAWF_Pos|macro|RTC_ISR_ALRAWF_Pos
DECL|RTC_ISR_ALRAWF|macro|RTC_ISR_ALRAWF
DECL|RTC_ISR_ALRBF_Msk|macro|RTC_ISR_ALRBF_Msk
DECL|RTC_ISR_ALRBF_Pos|macro|RTC_ISR_ALRBF_Pos
DECL|RTC_ISR_ALRBF|macro|RTC_ISR_ALRBF
DECL|RTC_ISR_ALRBWF_Msk|macro|RTC_ISR_ALRBWF_Msk
DECL|RTC_ISR_ALRBWF_Pos|macro|RTC_ISR_ALRBWF_Pos
DECL|RTC_ISR_ALRBWF|macro|RTC_ISR_ALRBWF
DECL|RTC_ISR_INITF_Msk|macro|RTC_ISR_INITF_Msk
DECL|RTC_ISR_INITF_Pos|macro|RTC_ISR_INITF_Pos
DECL|RTC_ISR_INITF|macro|RTC_ISR_INITF
DECL|RTC_ISR_INITS_Msk|macro|RTC_ISR_INITS_Msk
DECL|RTC_ISR_INITS_Pos|macro|RTC_ISR_INITS_Pos
DECL|RTC_ISR_INITS|macro|RTC_ISR_INITS
DECL|RTC_ISR_INIT_Msk|macro|RTC_ISR_INIT_Msk
DECL|RTC_ISR_INIT_Pos|macro|RTC_ISR_INIT_Pos
DECL|RTC_ISR_INIT|macro|RTC_ISR_INIT
DECL|RTC_ISR_RECALPF_Msk|macro|RTC_ISR_RECALPF_Msk
DECL|RTC_ISR_RECALPF_Pos|macro|RTC_ISR_RECALPF_Pos
DECL|RTC_ISR_RECALPF|macro|RTC_ISR_RECALPF
DECL|RTC_ISR_RSF_Msk|macro|RTC_ISR_RSF_Msk
DECL|RTC_ISR_RSF_Pos|macro|RTC_ISR_RSF_Pos
DECL|RTC_ISR_RSF|macro|RTC_ISR_RSF
DECL|RTC_ISR_SHPF_Msk|macro|RTC_ISR_SHPF_Msk
DECL|RTC_ISR_SHPF_Pos|macro|RTC_ISR_SHPF_Pos
DECL|RTC_ISR_SHPF|macro|RTC_ISR_SHPF
DECL|RTC_ISR_TAMP1F_Msk|macro|RTC_ISR_TAMP1F_Msk
DECL|RTC_ISR_TAMP1F_Pos|macro|RTC_ISR_TAMP1F_Pos
DECL|RTC_ISR_TAMP1F|macro|RTC_ISR_TAMP1F
DECL|RTC_ISR_TAMP2F_Msk|macro|RTC_ISR_TAMP2F_Msk
DECL|RTC_ISR_TAMP2F_Pos|macro|RTC_ISR_TAMP2F_Pos
DECL|RTC_ISR_TAMP2F|macro|RTC_ISR_TAMP2F
DECL|RTC_ISR_TSF_Msk|macro|RTC_ISR_TSF_Msk
DECL|RTC_ISR_TSF_Pos|macro|RTC_ISR_TSF_Pos
DECL|RTC_ISR_TSF|macro|RTC_ISR_TSF
DECL|RTC_ISR_TSOVF_Msk|macro|RTC_ISR_TSOVF_Msk
DECL|RTC_ISR_TSOVF_Pos|macro|RTC_ISR_TSOVF_Pos
DECL|RTC_ISR_TSOVF|macro|RTC_ISR_TSOVF
DECL|RTC_ISR_WUTF_Msk|macro|RTC_ISR_WUTF_Msk
DECL|RTC_ISR_WUTF_Pos|macro|RTC_ISR_WUTF_Pos
DECL|RTC_ISR_WUTF|macro|RTC_ISR_WUTF
DECL|RTC_ISR_WUTWF_Msk|macro|RTC_ISR_WUTWF_Msk
DECL|RTC_ISR_WUTWF_Pos|macro|RTC_ISR_WUTWF_Pos
DECL|RTC_ISR_WUTWF|macro|RTC_ISR_WUTWF
DECL|RTC_OR_ALARMOUTTYPE_Msk|macro|RTC_OR_ALARMOUTTYPE_Msk
DECL|RTC_OR_ALARMOUTTYPE_Pos|macro|RTC_OR_ALARMOUTTYPE_Pos
DECL|RTC_OR_ALARMOUTTYPE|macro|RTC_OR_ALARMOUTTYPE
DECL|RTC_OR_OUT_RMP_Msk|macro|RTC_OR_OUT_RMP_Msk
DECL|RTC_OR_OUT_RMP_Pos|macro|RTC_OR_OUT_RMP_Pos
DECL|RTC_OR_OUT_RMP|macro|RTC_OR_OUT_RMP
DECL|RTC_OR_RTC_OUT_RMP|macro|RTC_OR_RTC_OUT_RMP
DECL|RTC_PRER_PREDIV_A_Msk|macro|RTC_PRER_PREDIV_A_Msk
DECL|RTC_PRER_PREDIV_A_Pos|macro|RTC_PRER_PREDIV_A_Pos
DECL|RTC_PRER_PREDIV_A|macro|RTC_PRER_PREDIV_A
DECL|RTC_PRER_PREDIV_S_Msk|macro|RTC_PRER_PREDIV_S_Msk
DECL|RTC_PRER_PREDIV_S_Pos|macro|RTC_PRER_PREDIV_S_Pos
DECL|RTC_PRER_PREDIV_S|macro|RTC_PRER_PREDIV_S
DECL|RTC_SHIFTR_ADD1S_Msk|macro|RTC_SHIFTR_ADD1S_Msk
DECL|RTC_SHIFTR_ADD1S_Pos|macro|RTC_SHIFTR_ADD1S_Pos
DECL|RTC_SHIFTR_ADD1S|macro|RTC_SHIFTR_ADD1S
DECL|RTC_SHIFTR_SUBFS_Msk|macro|RTC_SHIFTR_SUBFS_Msk
DECL|RTC_SHIFTR_SUBFS_Pos|macro|RTC_SHIFTR_SUBFS_Pos
DECL|RTC_SHIFTR_SUBFS|macro|RTC_SHIFTR_SUBFS
DECL|RTC_SSR_SS_Msk|macro|RTC_SSR_SS_Msk
DECL|RTC_SSR_SS_Pos|macro|RTC_SSR_SS_Pos
DECL|RTC_SSR_SS|macro|RTC_SSR_SS
DECL|RTC_TAMPCR_TAMP1E_Msk|macro|RTC_TAMPCR_TAMP1E_Msk
DECL|RTC_TAMPCR_TAMP1E_Pos|macro|RTC_TAMPCR_TAMP1E_Pos
DECL|RTC_TAMPCR_TAMP1E|macro|RTC_TAMPCR_TAMP1E
DECL|RTC_TAMPCR_TAMP1IE_Msk|macro|RTC_TAMPCR_TAMP1IE_Msk
DECL|RTC_TAMPCR_TAMP1IE_Pos|macro|RTC_TAMPCR_TAMP1IE_Pos
DECL|RTC_TAMPCR_TAMP1IE|macro|RTC_TAMPCR_TAMP1IE
DECL|RTC_TAMPCR_TAMP1MF_Msk|macro|RTC_TAMPCR_TAMP1MF_Msk
DECL|RTC_TAMPCR_TAMP1MF_Pos|macro|RTC_TAMPCR_TAMP1MF_Pos
DECL|RTC_TAMPCR_TAMP1MF|macro|RTC_TAMPCR_TAMP1MF
DECL|RTC_TAMPCR_TAMP1NOERASE_Msk|macro|RTC_TAMPCR_TAMP1NOERASE_Msk
DECL|RTC_TAMPCR_TAMP1NOERASE_Pos|macro|RTC_TAMPCR_TAMP1NOERASE_Pos
DECL|RTC_TAMPCR_TAMP1NOERASE|macro|RTC_TAMPCR_TAMP1NOERASE
DECL|RTC_TAMPCR_TAMP1TRG_Msk|macro|RTC_TAMPCR_TAMP1TRG_Msk
DECL|RTC_TAMPCR_TAMP1TRG_Pos|macro|RTC_TAMPCR_TAMP1TRG_Pos
DECL|RTC_TAMPCR_TAMP1TRG|macro|RTC_TAMPCR_TAMP1TRG
DECL|RTC_TAMPCR_TAMP2E_Msk|macro|RTC_TAMPCR_TAMP2E_Msk
DECL|RTC_TAMPCR_TAMP2E_Pos|macro|RTC_TAMPCR_TAMP2E_Pos
DECL|RTC_TAMPCR_TAMP2E|macro|RTC_TAMPCR_TAMP2E
DECL|RTC_TAMPCR_TAMP2IE_Msk|macro|RTC_TAMPCR_TAMP2IE_Msk
DECL|RTC_TAMPCR_TAMP2IE_Pos|macro|RTC_TAMPCR_TAMP2IE_Pos
DECL|RTC_TAMPCR_TAMP2IE|macro|RTC_TAMPCR_TAMP2IE
DECL|RTC_TAMPCR_TAMP2MF_Msk|macro|RTC_TAMPCR_TAMP2MF_Msk
DECL|RTC_TAMPCR_TAMP2MF_Pos|macro|RTC_TAMPCR_TAMP2MF_Pos
DECL|RTC_TAMPCR_TAMP2MF|macro|RTC_TAMPCR_TAMP2MF
DECL|RTC_TAMPCR_TAMP2NOERASE_Msk|macro|RTC_TAMPCR_TAMP2NOERASE_Msk
DECL|RTC_TAMPCR_TAMP2NOERASE_Pos|macro|RTC_TAMPCR_TAMP2NOERASE_Pos
DECL|RTC_TAMPCR_TAMP2NOERASE|macro|RTC_TAMPCR_TAMP2NOERASE
DECL|RTC_TAMPCR_TAMP2TRG_Msk|macro|RTC_TAMPCR_TAMP2TRG_Msk
DECL|RTC_TAMPCR_TAMP2TRG_Pos|macro|RTC_TAMPCR_TAMP2TRG_Pos
DECL|RTC_TAMPCR_TAMP2TRG|macro|RTC_TAMPCR_TAMP2TRG
DECL|RTC_TAMPCR_TAMPFLT_0|macro|RTC_TAMPCR_TAMPFLT_0
DECL|RTC_TAMPCR_TAMPFLT_1|macro|RTC_TAMPCR_TAMPFLT_1
DECL|RTC_TAMPCR_TAMPFLT_Msk|macro|RTC_TAMPCR_TAMPFLT_Msk
DECL|RTC_TAMPCR_TAMPFLT_Pos|macro|RTC_TAMPCR_TAMPFLT_Pos
DECL|RTC_TAMPCR_TAMPFLT|macro|RTC_TAMPCR_TAMPFLT
DECL|RTC_TAMPCR_TAMPFREQ_0|macro|RTC_TAMPCR_TAMPFREQ_0
DECL|RTC_TAMPCR_TAMPFREQ_1|macro|RTC_TAMPCR_TAMPFREQ_1
DECL|RTC_TAMPCR_TAMPFREQ_2|macro|RTC_TAMPCR_TAMPFREQ_2
DECL|RTC_TAMPCR_TAMPFREQ_Msk|macro|RTC_TAMPCR_TAMPFREQ_Msk
DECL|RTC_TAMPCR_TAMPFREQ_Pos|macro|RTC_TAMPCR_TAMPFREQ_Pos
DECL|RTC_TAMPCR_TAMPFREQ|macro|RTC_TAMPCR_TAMPFREQ
DECL|RTC_TAMPCR_TAMPIE_Msk|macro|RTC_TAMPCR_TAMPIE_Msk
DECL|RTC_TAMPCR_TAMPIE_Pos|macro|RTC_TAMPCR_TAMPIE_Pos
DECL|RTC_TAMPCR_TAMPIE|macro|RTC_TAMPCR_TAMPIE
DECL|RTC_TAMPCR_TAMPPRCH_0|macro|RTC_TAMPCR_TAMPPRCH_0
DECL|RTC_TAMPCR_TAMPPRCH_1|macro|RTC_TAMPCR_TAMPPRCH_1
DECL|RTC_TAMPCR_TAMPPRCH_Msk|macro|RTC_TAMPCR_TAMPPRCH_Msk
DECL|RTC_TAMPCR_TAMPPRCH_Pos|macro|RTC_TAMPCR_TAMPPRCH_Pos
DECL|RTC_TAMPCR_TAMPPRCH|macro|RTC_TAMPCR_TAMPPRCH
DECL|RTC_TAMPCR_TAMPPUDIS_Msk|macro|RTC_TAMPCR_TAMPPUDIS_Msk
DECL|RTC_TAMPCR_TAMPPUDIS_Pos|macro|RTC_TAMPCR_TAMPPUDIS_Pos
DECL|RTC_TAMPCR_TAMPPUDIS|macro|RTC_TAMPCR_TAMPPUDIS
DECL|RTC_TAMPCR_TAMPTS_Msk|macro|RTC_TAMPCR_TAMPTS_Msk
DECL|RTC_TAMPCR_TAMPTS_Pos|macro|RTC_TAMPCR_TAMPTS_Pos
DECL|RTC_TAMPCR_TAMPTS|macro|RTC_TAMPCR_TAMPTS
DECL|RTC_TAMPER1_SUPPORT|macro|RTC_TAMPER1_SUPPORT
DECL|RTC_TAMPER2_SUPPORT|macro|RTC_TAMPER2_SUPPORT
DECL|RTC_TR_HT_0|macro|RTC_TR_HT_0
DECL|RTC_TR_HT_1|macro|RTC_TR_HT_1
DECL|RTC_TR_HT_Msk|macro|RTC_TR_HT_Msk
DECL|RTC_TR_HT_Pos|macro|RTC_TR_HT_Pos
DECL|RTC_TR_HT|macro|RTC_TR_HT
DECL|RTC_TR_HU_0|macro|RTC_TR_HU_0
DECL|RTC_TR_HU_1|macro|RTC_TR_HU_1
DECL|RTC_TR_HU_2|macro|RTC_TR_HU_2
DECL|RTC_TR_HU_3|macro|RTC_TR_HU_3
DECL|RTC_TR_HU_Msk|macro|RTC_TR_HU_Msk
DECL|RTC_TR_HU_Pos|macro|RTC_TR_HU_Pos
DECL|RTC_TR_HU|macro|RTC_TR_HU
DECL|RTC_TR_MNT_0|macro|RTC_TR_MNT_0
DECL|RTC_TR_MNT_1|macro|RTC_TR_MNT_1
DECL|RTC_TR_MNT_2|macro|RTC_TR_MNT_2
DECL|RTC_TR_MNT_Msk|macro|RTC_TR_MNT_Msk
DECL|RTC_TR_MNT_Pos|macro|RTC_TR_MNT_Pos
DECL|RTC_TR_MNT|macro|RTC_TR_MNT
DECL|RTC_TR_MNU_0|macro|RTC_TR_MNU_0
DECL|RTC_TR_MNU_1|macro|RTC_TR_MNU_1
DECL|RTC_TR_MNU_2|macro|RTC_TR_MNU_2
DECL|RTC_TR_MNU_3|macro|RTC_TR_MNU_3
DECL|RTC_TR_MNU_Msk|macro|RTC_TR_MNU_Msk
DECL|RTC_TR_MNU_Pos|macro|RTC_TR_MNU_Pos
DECL|RTC_TR_MNU|macro|RTC_TR_MNU
DECL|RTC_TR_PM_Msk|macro|RTC_TR_PM_Msk
DECL|RTC_TR_PM_Pos|macro|RTC_TR_PM_Pos
DECL|RTC_TR_PM|macro|RTC_TR_PM
DECL|RTC_TR_ST_0|macro|RTC_TR_ST_0
DECL|RTC_TR_ST_1|macro|RTC_TR_ST_1
DECL|RTC_TR_ST_2|macro|RTC_TR_ST_2
DECL|RTC_TR_ST_Msk|macro|RTC_TR_ST_Msk
DECL|RTC_TR_ST_Pos|macro|RTC_TR_ST_Pos
DECL|RTC_TR_ST|macro|RTC_TR_ST
DECL|RTC_TR_SU_0|macro|RTC_TR_SU_0
DECL|RTC_TR_SU_1|macro|RTC_TR_SU_1
DECL|RTC_TR_SU_2|macro|RTC_TR_SU_2
DECL|RTC_TR_SU_3|macro|RTC_TR_SU_3
DECL|RTC_TR_SU_Msk|macro|RTC_TR_SU_Msk
DECL|RTC_TR_SU_Pos|macro|RTC_TR_SU_Pos
DECL|RTC_TR_SU|macro|RTC_TR_SU
DECL|RTC_TSDR_DT_0|macro|RTC_TSDR_DT_0
DECL|RTC_TSDR_DT_1|macro|RTC_TSDR_DT_1
DECL|RTC_TSDR_DT_Msk|macro|RTC_TSDR_DT_Msk
DECL|RTC_TSDR_DT_Pos|macro|RTC_TSDR_DT_Pos
DECL|RTC_TSDR_DT|macro|RTC_TSDR_DT
DECL|RTC_TSDR_DU_0|macro|RTC_TSDR_DU_0
DECL|RTC_TSDR_DU_1|macro|RTC_TSDR_DU_1
DECL|RTC_TSDR_DU_2|macro|RTC_TSDR_DU_2
DECL|RTC_TSDR_DU_3|macro|RTC_TSDR_DU_3
DECL|RTC_TSDR_DU_Msk|macro|RTC_TSDR_DU_Msk
DECL|RTC_TSDR_DU_Pos|macro|RTC_TSDR_DU_Pos
DECL|RTC_TSDR_DU|macro|RTC_TSDR_DU
DECL|RTC_TSDR_MT_Msk|macro|RTC_TSDR_MT_Msk
DECL|RTC_TSDR_MT_Pos|macro|RTC_TSDR_MT_Pos
DECL|RTC_TSDR_MT|macro|RTC_TSDR_MT
DECL|RTC_TSDR_MU_0|macro|RTC_TSDR_MU_0
DECL|RTC_TSDR_MU_1|macro|RTC_TSDR_MU_1
DECL|RTC_TSDR_MU_2|macro|RTC_TSDR_MU_2
DECL|RTC_TSDR_MU_3|macro|RTC_TSDR_MU_3
DECL|RTC_TSDR_MU_Msk|macro|RTC_TSDR_MU_Msk
DECL|RTC_TSDR_MU_Pos|macro|RTC_TSDR_MU_Pos
DECL|RTC_TSDR_MU|macro|RTC_TSDR_MU
DECL|RTC_TSDR_WDU_0|macro|RTC_TSDR_WDU_0
DECL|RTC_TSDR_WDU_1|macro|RTC_TSDR_WDU_1
DECL|RTC_TSDR_WDU_2|macro|RTC_TSDR_WDU_2
DECL|RTC_TSDR_WDU_Msk|macro|RTC_TSDR_WDU_Msk
DECL|RTC_TSDR_WDU_Pos|macro|RTC_TSDR_WDU_Pos
DECL|RTC_TSDR_WDU|macro|RTC_TSDR_WDU
DECL|RTC_TSSSR_SS_Msk|macro|RTC_TSSSR_SS_Msk
DECL|RTC_TSSSR_SS_Pos|macro|RTC_TSSSR_SS_Pos
DECL|RTC_TSSSR_SS|macro|RTC_TSSSR_SS
DECL|RTC_TSTR_HT_0|macro|RTC_TSTR_HT_0
DECL|RTC_TSTR_HT_1|macro|RTC_TSTR_HT_1
DECL|RTC_TSTR_HT_Msk|macro|RTC_TSTR_HT_Msk
DECL|RTC_TSTR_HT_Pos|macro|RTC_TSTR_HT_Pos
DECL|RTC_TSTR_HT|macro|RTC_TSTR_HT
DECL|RTC_TSTR_HU_0|macro|RTC_TSTR_HU_0
DECL|RTC_TSTR_HU_1|macro|RTC_TSTR_HU_1
DECL|RTC_TSTR_HU_2|macro|RTC_TSTR_HU_2
DECL|RTC_TSTR_HU_3|macro|RTC_TSTR_HU_3
DECL|RTC_TSTR_HU_Msk|macro|RTC_TSTR_HU_Msk
DECL|RTC_TSTR_HU_Pos|macro|RTC_TSTR_HU_Pos
DECL|RTC_TSTR_HU|macro|RTC_TSTR_HU
DECL|RTC_TSTR_MNT_0|macro|RTC_TSTR_MNT_0
DECL|RTC_TSTR_MNT_1|macro|RTC_TSTR_MNT_1
DECL|RTC_TSTR_MNT_2|macro|RTC_TSTR_MNT_2
DECL|RTC_TSTR_MNT_Msk|macro|RTC_TSTR_MNT_Msk
DECL|RTC_TSTR_MNT_Pos|macro|RTC_TSTR_MNT_Pos
DECL|RTC_TSTR_MNT|macro|RTC_TSTR_MNT
DECL|RTC_TSTR_MNU_0|macro|RTC_TSTR_MNU_0
DECL|RTC_TSTR_MNU_1|macro|RTC_TSTR_MNU_1
DECL|RTC_TSTR_MNU_2|macro|RTC_TSTR_MNU_2
DECL|RTC_TSTR_MNU_3|macro|RTC_TSTR_MNU_3
DECL|RTC_TSTR_MNU_Msk|macro|RTC_TSTR_MNU_Msk
DECL|RTC_TSTR_MNU_Pos|macro|RTC_TSTR_MNU_Pos
DECL|RTC_TSTR_MNU|macro|RTC_TSTR_MNU
DECL|RTC_TSTR_PM_Msk|macro|RTC_TSTR_PM_Msk
DECL|RTC_TSTR_PM_Pos|macro|RTC_TSTR_PM_Pos
DECL|RTC_TSTR_PM|macro|RTC_TSTR_PM
DECL|RTC_TSTR_ST_0|macro|RTC_TSTR_ST_0
DECL|RTC_TSTR_ST_1|macro|RTC_TSTR_ST_1
DECL|RTC_TSTR_ST_2|macro|RTC_TSTR_ST_2
DECL|RTC_TSTR_ST_Msk|macro|RTC_TSTR_ST_Msk
DECL|RTC_TSTR_ST_Pos|macro|RTC_TSTR_ST_Pos
DECL|RTC_TSTR_ST|macro|RTC_TSTR_ST
DECL|RTC_TSTR_SU_0|macro|RTC_TSTR_SU_0
DECL|RTC_TSTR_SU_1|macro|RTC_TSTR_SU_1
DECL|RTC_TSTR_SU_2|macro|RTC_TSTR_SU_2
DECL|RTC_TSTR_SU_3|macro|RTC_TSTR_SU_3
DECL|RTC_TSTR_SU_Msk|macro|RTC_TSTR_SU_Msk
DECL|RTC_TSTR_SU_Pos|macro|RTC_TSTR_SU_Pos
DECL|RTC_TSTR_SU|macro|RTC_TSTR_SU
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC_WAKEUP_SUPPORT|macro|RTC_WAKEUP_SUPPORT
DECL|RTC_WPR_KEY_Msk|macro|RTC_WPR_KEY_Msk
DECL|RTC_WPR_KEY_Pos|macro|RTC_WPR_KEY_Pos
DECL|RTC_WPR_KEY|macro|RTC_WPR_KEY
DECL|RTC_WUTR_WUT_Msk|macro|RTC_WUTR_WUT_Msk
DECL|RTC_WUTR_WUT_Pos|macro|RTC_WUTR_WUT_Pos
DECL|RTC_WUTR_WUT|macro|RTC_WUTR_WUT
DECL|RTC|macro|RTC
DECL|RTOR|member|__IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */
DECL|RTSR|member|__IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */
DECL|RXCRCR|member|__IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */
DECL|RXDR|member|__IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
DECL|SHIFTR|member|__IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */
DECL|SMPR|member|__IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 25, /*!< SPI1 Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 26, /*!< SPI2 Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI_CR1_BIDIMODE_Msk|macro|SPI_CR1_BIDIMODE_Msk
DECL|SPI_CR1_BIDIMODE_Pos|macro|SPI_CR1_BIDIMODE_Pos
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE_Msk|macro|SPI_CR1_BIDIOE_Msk
DECL|SPI_CR1_BIDIOE_Pos|macro|SPI_CR1_BIDIOE_Pos
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR_Msk|macro|SPI_CR1_BR_Msk
DECL|SPI_CR1_BR_Pos|macro|SPI_CR1_BR_Pos
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA_Msk|macro|SPI_CR1_CPHA_Msk
DECL|SPI_CR1_CPHA_Pos|macro|SPI_CR1_CPHA_Pos
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL_Msk|macro|SPI_CR1_CPOL_Msk
DECL|SPI_CR1_CPOL_Pos|macro|SPI_CR1_CPOL_Pos
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN_Msk|macro|SPI_CR1_CRCEN_Msk
DECL|SPI_CR1_CRCEN_Pos|macro|SPI_CR1_CRCEN_Pos
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCNEXT_Msk|macro|SPI_CR1_CRCNEXT_Msk
DECL|SPI_CR1_CRCNEXT_Pos|macro|SPI_CR1_CRCNEXT_Pos
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_DFF_Msk|macro|SPI_CR1_DFF_Msk
DECL|SPI_CR1_DFF_Pos|macro|SPI_CR1_DFF_Pos
DECL|SPI_CR1_DFF|macro|SPI_CR1_DFF
DECL|SPI_CR1_LSBFIRST_Msk|macro|SPI_CR1_LSBFIRST_Msk
DECL|SPI_CR1_LSBFIRST_Pos|macro|SPI_CR1_LSBFIRST_Pos
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR_Msk|macro|SPI_CR1_MSTR_Msk
DECL|SPI_CR1_MSTR_Pos|macro|SPI_CR1_MSTR_Pos
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY_Msk|macro|SPI_CR1_RXONLY_Msk
DECL|SPI_CR1_RXONLY_Pos|macro|SPI_CR1_RXONLY_Pos
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE_Msk|macro|SPI_CR1_SPE_Msk
DECL|SPI_CR1_SPE_Pos|macro|SPI_CR1_SPE_Pos
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI_Msk|macro|SPI_CR1_SSI_Msk
DECL|SPI_CR1_SSI_Pos|macro|SPI_CR1_SSI_Pos
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM_Msk|macro|SPI_CR1_SSM_Msk
DECL|SPI_CR1_SSM_Pos|macro|SPI_CR1_SSM_Pos
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_ERRIE_Msk|macro|SPI_CR2_ERRIE_Msk
DECL|SPI_CR2_ERRIE_Pos|macro|SPI_CR2_ERRIE_Pos
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_FRF_Msk|macro|SPI_CR2_FRF_Msk
DECL|SPI_CR2_FRF_Pos|macro|SPI_CR2_FRF_Pos
DECL|SPI_CR2_FRF|macro|SPI_CR2_FRF
DECL|SPI_CR2_RXDMAEN_Msk|macro|SPI_CR2_RXDMAEN_Msk
DECL|SPI_CR2_RXDMAEN_Pos|macro|SPI_CR2_RXDMAEN_Pos
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE_Msk|macro|SPI_CR2_RXNEIE_Msk
DECL|SPI_CR2_RXNEIE_Pos|macro|SPI_CR2_RXNEIE_Pos
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE_Msk|macro|SPI_CR2_SSOE_Msk
DECL|SPI_CR2_SSOE_Pos|macro|SPI_CR2_SSOE_Pos
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN_Msk|macro|SPI_CR2_TXDMAEN_Msk
DECL|SPI_CR2_TXDMAEN_Pos|macro|SPI_CR2_TXDMAEN_Pos
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE_Msk|macro|SPI_CR2_TXEIE_Msk
DECL|SPI_CR2_TXEIE_Pos|macro|SPI_CR2_TXEIE_Pos
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY_Msk|macro|SPI_CRCPR_CRCPOLY_Msk
DECL|SPI_CRCPR_CRCPOLY_Pos|macro|SPI_CRCPR_CRCPOLY_Pos
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR_Msk|macro|SPI_DR_DR_Msk
DECL|SPI_DR_DR_Pos|macro|SPI_DR_DR_Pos
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_I2SCFGR_CHLEN_Msk|macro|SPI_I2SCFGR_CHLEN_Msk
DECL|SPI_I2SCFGR_CHLEN_Pos|macro|SPI_I2SCFGR_CHLEN_Pos
DECL|SPI_I2SCFGR_CHLEN|macro|SPI_I2SCFGR_CHLEN
DECL|SPI_I2SCFGR_CKPOL_Msk|macro|SPI_I2SCFGR_CKPOL_Msk
DECL|SPI_I2SCFGR_CKPOL_Pos|macro|SPI_I2SCFGR_CKPOL_Pos
DECL|SPI_I2SCFGR_CKPOL|macro|SPI_I2SCFGR_CKPOL
DECL|SPI_I2SCFGR_DATLEN_0|macro|SPI_I2SCFGR_DATLEN_0
DECL|SPI_I2SCFGR_DATLEN_1|macro|SPI_I2SCFGR_DATLEN_1
DECL|SPI_I2SCFGR_DATLEN_Msk|macro|SPI_I2SCFGR_DATLEN_Msk
DECL|SPI_I2SCFGR_DATLEN_Pos|macro|SPI_I2SCFGR_DATLEN_Pos
DECL|SPI_I2SCFGR_DATLEN|macro|SPI_I2SCFGR_DATLEN
DECL|SPI_I2SCFGR_I2SCFG_0|macro|SPI_I2SCFGR_I2SCFG_0
DECL|SPI_I2SCFGR_I2SCFG_1|macro|SPI_I2SCFGR_I2SCFG_1
DECL|SPI_I2SCFGR_I2SCFG_Msk|macro|SPI_I2SCFGR_I2SCFG_Msk
DECL|SPI_I2SCFGR_I2SCFG_Pos|macro|SPI_I2SCFGR_I2SCFG_Pos
DECL|SPI_I2SCFGR_I2SCFG|macro|SPI_I2SCFGR_I2SCFG
DECL|SPI_I2SCFGR_I2SE_Msk|macro|SPI_I2SCFGR_I2SE_Msk
DECL|SPI_I2SCFGR_I2SE_Pos|macro|SPI_I2SCFGR_I2SE_Pos
DECL|SPI_I2SCFGR_I2SE|macro|SPI_I2SCFGR_I2SE
DECL|SPI_I2SCFGR_I2SMOD_Msk|macro|SPI_I2SCFGR_I2SMOD_Msk
DECL|SPI_I2SCFGR_I2SMOD_Pos|macro|SPI_I2SCFGR_I2SMOD_Pos
DECL|SPI_I2SCFGR_I2SMOD|macro|SPI_I2SCFGR_I2SMOD
DECL|SPI_I2SCFGR_I2SSTD_0|macro|SPI_I2SCFGR_I2SSTD_0
DECL|SPI_I2SCFGR_I2SSTD_1|macro|SPI_I2SCFGR_I2SSTD_1
DECL|SPI_I2SCFGR_I2SSTD_Msk|macro|SPI_I2SCFGR_I2SSTD_Msk
DECL|SPI_I2SCFGR_I2SSTD_Pos|macro|SPI_I2SCFGR_I2SSTD_Pos
DECL|SPI_I2SCFGR_I2SSTD|macro|SPI_I2SCFGR_I2SSTD
DECL|SPI_I2SCFGR_PCMSYNC_Msk|macro|SPI_I2SCFGR_PCMSYNC_Msk
DECL|SPI_I2SCFGR_PCMSYNC_Pos|macro|SPI_I2SCFGR_PCMSYNC_Pos
DECL|SPI_I2SCFGR_PCMSYNC|macro|SPI_I2SCFGR_PCMSYNC
DECL|SPI_I2SPR_I2SDIV_Msk|macro|SPI_I2SPR_I2SDIV_Msk
DECL|SPI_I2SPR_I2SDIV_Pos|macro|SPI_I2SPR_I2SDIV_Pos
DECL|SPI_I2SPR_I2SDIV|macro|SPI_I2SPR_I2SDIV
DECL|SPI_I2SPR_MCKOE_Msk|macro|SPI_I2SPR_MCKOE_Msk
DECL|SPI_I2SPR_MCKOE_Pos|macro|SPI_I2SPR_MCKOE_Pos
DECL|SPI_I2SPR_MCKOE|macro|SPI_I2SPR_MCKOE
DECL|SPI_I2SPR_ODD_Msk|macro|SPI_I2SPR_ODD_Msk
DECL|SPI_I2SPR_ODD_Pos|macro|SPI_I2SPR_ODD_Pos
DECL|SPI_I2SPR_ODD|macro|SPI_I2SPR_ODD
DECL|SPI_I2S_SUPPORT|macro|SPI_I2S_SUPPORT
DECL|SPI_RXCRCR_RXCRC_Msk|macro|SPI_RXCRCR_RXCRC_Msk
DECL|SPI_RXCRCR_RXCRC_Pos|macro|SPI_RXCRCR_RXCRC_Pos
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY_Msk|macro|SPI_SR_BSY_Msk
DECL|SPI_SR_BSY_Pos|macro|SPI_SR_BSY_Pos
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE_Msk|macro|SPI_SR_CHSIDE_Msk
DECL|SPI_SR_CHSIDE_Pos|macro|SPI_SR_CHSIDE_Pos
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR_Msk|macro|SPI_SR_CRCERR_Msk
DECL|SPI_SR_CRCERR_Pos|macro|SPI_SR_CRCERR_Pos
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_FRE_Msk|macro|SPI_SR_FRE_Msk
DECL|SPI_SR_FRE_Pos|macro|SPI_SR_FRE_Pos
DECL|SPI_SR_FRE|macro|SPI_SR_FRE
DECL|SPI_SR_MODF_Msk|macro|SPI_SR_MODF_Msk
DECL|SPI_SR_MODF_Pos|macro|SPI_SR_MODF_Pos
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR_Msk|macro|SPI_SR_OVR_Msk
DECL|SPI_SR_OVR_Pos|macro|SPI_SR_OVR_Pos
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE_Msk|macro|SPI_SR_RXNE_Msk
DECL|SPI_SR_RXNE_Pos|macro|SPI_SR_RXNE_Pos
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE_Msk|macro|SPI_SR_TXE_Msk
DECL|SPI_SR_TXE_Pos|macro|SPI_SR_TXE_Pos
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR_Msk|macro|SPI_SR_UDR_Msk
DECL|SPI_SR_UDR_Pos|macro|SPI_SR_UDR_Pos
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC_Msk|macro|SPI_TXCRCR_TXCRC_Msk
DECL|SPI_TXCRCR_TXCRC_Pos|macro|SPI_TXCRCR_TXCRC_Pos
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_SIZE_MAX|macro|SRAM_SIZE_MAX
DECL|SR|member|__IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
DECL|SR|member|__IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< Status register, Address offset: 0x18 */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|SSR|member|__IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
DECL|SVC_IRQn|enumerator|SVC_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */
DECL|SWIER|member|__IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
DECL|SYSCFG_BASE|macro|SYSCFG_BASE
DECL|SYSCFG_CFGR1_BOOT_MODE_0|macro|SYSCFG_CFGR1_BOOT_MODE_0
DECL|SYSCFG_CFGR1_BOOT_MODE_1|macro|SYSCFG_CFGR1_BOOT_MODE_1
DECL|SYSCFG_CFGR1_BOOT_MODE_Msk|macro|SYSCFG_CFGR1_BOOT_MODE_Msk
DECL|SYSCFG_CFGR1_BOOT_MODE_Pos|macro|SYSCFG_CFGR1_BOOT_MODE_Pos
DECL|SYSCFG_CFGR1_BOOT_MODE|macro|SYSCFG_CFGR1_BOOT_MODE
DECL|SYSCFG_CFGR1_MEM_MODE_0|macro|SYSCFG_CFGR1_MEM_MODE_0
DECL|SYSCFG_CFGR1_MEM_MODE_1|macro|SYSCFG_CFGR1_MEM_MODE_1
DECL|SYSCFG_CFGR1_MEM_MODE_Msk|macro|SYSCFG_CFGR1_MEM_MODE_Msk
DECL|SYSCFG_CFGR1_MEM_MODE_Pos|macro|SYSCFG_CFGR1_MEM_MODE_Pos
DECL|SYSCFG_CFGR1_MEM_MODE|macro|SYSCFG_CFGR1_MEM_MODE
DECL|SYSCFG_CFGR2_FWDISEN_Msk|macro|SYSCFG_CFGR2_FWDISEN_Msk
DECL|SYSCFG_CFGR2_FWDISEN_Pos|macro|SYSCFG_CFGR2_FWDISEN_Pos
DECL|SYSCFG_CFGR2_FWDISEN|macro|SYSCFG_CFGR2_FWDISEN
DECL|SYSCFG_CFGR2_I2C1_FMP_Msk|macro|SYSCFG_CFGR2_I2C1_FMP_Msk
DECL|SYSCFG_CFGR2_I2C1_FMP_Pos|macro|SYSCFG_CFGR2_I2C1_FMP_Pos
DECL|SYSCFG_CFGR2_I2C1_FMP|macro|SYSCFG_CFGR2_I2C1_FMP
DECL|SYSCFG_CFGR2_I2C2_FMP_Msk|macro|SYSCFG_CFGR2_I2C2_FMP_Msk
DECL|SYSCFG_CFGR2_I2C2_FMP_Pos|macro|SYSCFG_CFGR2_I2C2_FMP_Pos
DECL|SYSCFG_CFGR2_I2C2_FMP|macro|SYSCFG_CFGR2_I2C2_FMP
DECL|SYSCFG_CFGR2_I2C_PB6_FMP_Msk|macro|SYSCFG_CFGR2_I2C_PB6_FMP_Msk
DECL|SYSCFG_CFGR2_I2C_PB6_FMP_Pos|macro|SYSCFG_CFGR2_I2C_PB6_FMP_Pos
DECL|SYSCFG_CFGR2_I2C_PB6_FMP|macro|SYSCFG_CFGR2_I2C_PB6_FMP
DECL|SYSCFG_CFGR2_I2C_PB7_FMP_Msk|macro|SYSCFG_CFGR2_I2C_PB7_FMP_Msk
DECL|SYSCFG_CFGR2_I2C_PB7_FMP_Pos|macro|SYSCFG_CFGR2_I2C_PB7_FMP_Pos
DECL|SYSCFG_CFGR2_I2C_PB7_FMP|macro|SYSCFG_CFGR2_I2C_PB7_FMP
DECL|SYSCFG_CFGR2_I2C_PB8_FMP_Msk|macro|SYSCFG_CFGR2_I2C_PB8_FMP_Msk
DECL|SYSCFG_CFGR2_I2C_PB8_FMP_Pos|macro|SYSCFG_CFGR2_I2C_PB8_FMP_Pos
DECL|SYSCFG_CFGR2_I2C_PB8_FMP|macro|SYSCFG_CFGR2_I2C_PB8_FMP
DECL|SYSCFG_CFGR2_I2C_PB9_FMP_Msk|macro|SYSCFG_CFGR2_I2C_PB9_FMP_Msk
DECL|SYSCFG_CFGR2_I2C_PB9_FMP_Pos|macro|SYSCFG_CFGR2_I2C_PB9_FMP_Pos
DECL|SYSCFG_CFGR2_I2C_PB9_FMP|macro|SYSCFG_CFGR2_I2C_PB9_FMP
DECL|SYSCFG_CFGR3_ENBUFLP_BGAP_COMP|macro|SYSCFG_CFGR3_ENBUFLP_BGAP_COMP
DECL|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk|macro|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk
DECL|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos|macro|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos
DECL|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP|macro|SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP
DECL|SYSCFG_CFGR3_ENBUF_BGAP_ADC|macro|SYSCFG_CFGR3_ENBUF_BGAP_ADC
DECL|SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk|macro|SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk
DECL|SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos|macro|SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos
DECL|SYSCFG_CFGR3_ENBUF_SENSOR_ADC|macro|SYSCFG_CFGR3_ENBUF_SENSOR_ADC
DECL|SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk|macro|SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk
DECL|SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos|macro|SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos
DECL|SYSCFG_CFGR3_ENBUF_VREFINT_ADC|macro|SYSCFG_CFGR3_ENBUF_VREFINT_ADC
DECL|SYSCFG_CFGR3_ENREF_HSI48_Msk|macro|SYSCFG_CFGR3_ENREF_HSI48_Msk
DECL|SYSCFG_CFGR3_ENREF_HSI48_Pos|macro|SYSCFG_CFGR3_ENREF_HSI48_Pos
DECL|SYSCFG_CFGR3_ENREF_HSI48|macro|SYSCFG_CFGR3_ENREF_HSI48
DECL|SYSCFG_CFGR3_ENREF_RC48MHz|macro|SYSCFG_CFGR3_ENREF_RC48MHz
DECL|SYSCFG_CFGR3_REF_HSI48_RDYF|macro|SYSCFG_CFGR3_REF_HSI48_RDYF
DECL|SYSCFG_CFGR3_REF_LOCK_Msk|macro|SYSCFG_CFGR3_REF_LOCK_Msk
DECL|SYSCFG_CFGR3_REF_LOCK_Pos|macro|SYSCFG_CFGR3_REF_LOCK_Pos
DECL|SYSCFG_CFGR3_REF_LOCK|macro|SYSCFG_CFGR3_REF_LOCK
DECL|SYSCFG_CFGR3_REF_RC48MHz_RDYF|macro|SYSCFG_CFGR3_REF_RC48MHz_RDYF
DECL|SYSCFG_CFGR3_SENSOR_ADC_RDYF|macro|SYSCFG_CFGR3_SENSOR_ADC_RDYF
DECL|SYSCFG_CFGR3_VREFINT_ADC_RDYF|macro|SYSCFG_CFGR3_VREFINT_ADC_RDYF
DECL|SYSCFG_CFGR3_VREFINT_COMP_RDYF|macro|SYSCFG_CFGR3_VREFINT_COMP_RDYF
DECL|SYSCFG_CFGR3_VREFINT_RDYF_Msk|macro|SYSCFG_CFGR3_VREFINT_RDYF_Msk
DECL|SYSCFG_CFGR3_VREFINT_RDYF_Pos|macro|SYSCFG_CFGR3_VREFINT_RDYF_Pos
DECL|SYSCFG_CFGR3_VREFINT_RDYF|macro|SYSCFG_CFGR3_VREFINT_RDYF
DECL|SYSCFG_CFGR3_VREF_OUT_0|macro|SYSCFG_CFGR3_VREF_OUT_0
DECL|SYSCFG_CFGR3_VREF_OUT_1|macro|SYSCFG_CFGR3_VREF_OUT_1
DECL|SYSCFG_CFGR3_VREF_OUT_Msk|macro|SYSCFG_CFGR3_VREF_OUT_Msk
DECL|SYSCFG_CFGR3_VREF_OUT_Pos|macro|SYSCFG_CFGR3_VREF_OUT_Pos
DECL|SYSCFG_CFGR3_VREF_OUT|macro|SYSCFG_CFGR3_VREF_OUT
DECL|SYSCFG_EXTICR1_EXTI0_Msk|macro|SYSCFG_EXTICR1_EXTI0_Msk
DECL|SYSCFG_EXTICR1_EXTI0_PA|macro|SYSCFG_EXTICR1_EXTI0_PA
DECL|SYSCFG_EXTICR1_EXTI0_PB|macro|SYSCFG_EXTICR1_EXTI0_PB
DECL|SYSCFG_EXTICR1_EXTI0_PC|macro|SYSCFG_EXTICR1_EXTI0_PC
DECL|SYSCFG_EXTICR1_EXTI0_PH|macro|SYSCFG_EXTICR1_EXTI0_PH
DECL|SYSCFG_EXTICR1_EXTI0_Pos|macro|SYSCFG_EXTICR1_EXTI0_Pos
DECL|SYSCFG_EXTICR1_EXTI0|macro|SYSCFG_EXTICR1_EXTI0
DECL|SYSCFG_EXTICR1_EXTI1_Msk|macro|SYSCFG_EXTICR1_EXTI1_Msk
DECL|SYSCFG_EXTICR1_EXTI1_PA|macro|SYSCFG_EXTICR1_EXTI1_PA
DECL|SYSCFG_EXTICR1_EXTI1_PB|macro|SYSCFG_EXTICR1_EXTI1_PB
DECL|SYSCFG_EXTICR1_EXTI1_PC|macro|SYSCFG_EXTICR1_EXTI1_PC
DECL|SYSCFG_EXTICR1_EXTI1_PH|macro|SYSCFG_EXTICR1_EXTI1_PH
DECL|SYSCFG_EXTICR1_EXTI1_Pos|macro|SYSCFG_EXTICR1_EXTI1_Pos
DECL|SYSCFG_EXTICR1_EXTI1|macro|SYSCFG_EXTICR1_EXTI1
DECL|SYSCFG_EXTICR1_EXTI2_Msk|macro|SYSCFG_EXTICR1_EXTI2_Msk
DECL|SYSCFG_EXTICR1_EXTI2_PA|macro|SYSCFG_EXTICR1_EXTI2_PA
DECL|SYSCFG_EXTICR1_EXTI2_PB|macro|SYSCFG_EXTICR1_EXTI2_PB
DECL|SYSCFG_EXTICR1_EXTI2_PC|macro|SYSCFG_EXTICR1_EXTI2_PC
DECL|SYSCFG_EXTICR1_EXTI2_PD|macro|SYSCFG_EXTICR1_EXTI2_PD
DECL|SYSCFG_EXTICR1_EXTI2_Pos|macro|SYSCFG_EXTICR1_EXTI2_Pos
DECL|SYSCFG_EXTICR1_EXTI2|macro|SYSCFG_EXTICR1_EXTI2
DECL|SYSCFG_EXTICR1_EXTI3_Msk|macro|SYSCFG_EXTICR1_EXTI3_Msk
DECL|SYSCFG_EXTICR1_EXTI3_PA|macro|SYSCFG_EXTICR1_EXTI3_PA
DECL|SYSCFG_EXTICR1_EXTI3_PB|macro|SYSCFG_EXTICR1_EXTI3_PB
DECL|SYSCFG_EXTICR1_EXTI3_PC|macro|SYSCFG_EXTICR1_EXTI3_PC
DECL|SYSCFG_EXTICR1_EXTI3_Pos|macro|SYSCFG_EXTICR1_EXTI3_Pos
DECL|SYSCFG_EXTICR1_EXTI3|macro|SYSCFG_EXTICR1_EXTI3
DECL|SYSCFG_EXTICR2_EXTI4_Msk|macro|SYSCFG_EXTICR2_EXTI4_Msk
DECL|SYSCFG_EXTICR2_EXTI4_PA|macro|SYSCFG_EXTICR2_EXTI4_PA
DECL|SYSCFG_EXTICR2_EXTI4_PB|macro|SYSCFG_EXTICR2_EXTI4_PB
DECL|SYSCFG_EXTICR2_EXTI4_PC|macro|SYSCFG_EXTICR2_EXTI4_PC
DECL|SYSCFG_EXTICR2_EXTI4_Pos|macro|SYSCFG_EXTICR2_EXTI4_Pos
DECL|SYSCFG_EXTICR2_EXTI4|macro|SYSCFG_EXTICR2_EXTI4
DECL|SYSCFG_EXTICR2_EXTI5_Msk|macro|SYSCFG_EXTICR2_EXTI5_Msk
DECL|SYSCFG_EXTICR2_EXTI5_PA|macro|SYSCFG_EXTICR2_EXTI5_PA
DECL|SYSCFG_EXTICR2_EXTI5_PB|macro|SYSCFG_EXTICR2_EXTI5_PB
DECL|SYSCFG_EXTICR2_EXTI5_PC|macro|SYSCFG_EXTICR2_EXTI5_PC
DECL|SYSCFG_EXTICR2_EXTI5_Pos|macro|SYSCFG_EXTICR2_EXTI5_Pos
DECL|SYSCFG_EXTICR2_EXTI5|macro|SYSCFG_EXTICR2_EXTI5
DECL|SYSCFG_EXTICR2_EXTI6_Msk|macro|SYSCFG_EXTICR2_EXTI6_Msk
DECL|SYSCFG_EXTICR2_EXTI6_PA|macro|SYSCFG_EXTICR2_EXTI6_PA
DECL|SYSCFG_EXTICR2_EXTI6_PB|macro|SYSCFG_EXTICR2_EXTI6_PB
DECL|SYSCFG_EXTICR2_EXTI6_PC|macro|SYSCFG_EXTICR2_EXTI6_PC
DECL|SYSCFG_EXTICR2_EXTI6_Pos|macro|SYSCFG_EXTICR2_EXTI6_Pos
DECL|SYSCFG_EXTICR2_EXTI6|macro|SYSCFG_EXTICR2_EXTI6
DECL|SYSCFG_EXTICR2_EXTI7_Msk|macro|SYSCFG_EXTICR2_EXTI7_Msk
DECL|SYSCFG_EXTICR2_EXTI7_PA|macro|SYSCFG_EXTICR2_EXTI7_PA
DECL|SYSCFG_EXTICR2_EXTI7_PB|macro|SYSCFG_EXTICR2_EXTI7_PB
DECL|SYSCFG_EXTICR2_EXTI7_PC|macro|SYSCFG_EXTICR2_EXTI7_PC
DECL|SYSCFG_EXTICR2_EXTI7_Pos|macro|SYSCFG_EXTICR2_EXTI7_Pos
DECL|SYSCFG_EXTICR2_EXTI7|macro|SYSCFG_EXTICR2_EXTI7
DECL|SYSCFG_EXTICR3_EXTI10_Msk|macro|SYSCFG_EXTICR3_EXTI10_Msk
DECL|SYSCFG_EXTICR3_EXTI10_PA|macro|SYSCFG_EXTICR3_EXTI10_PA
DECL|SYSCFG_EXTICR3_EXTI10_PB|macro|SYSCFG_EXTICR3_EXTI10_PB
DECL|SYSCFG_EXTICR3_EXTI10_PC|macro|SYSCFG_EXTICR3_EXTI10_PC
DECL|SYSCFG_EXTICR3_EXTI10_Pos|macro|SYSCFG_EXTICR3_EXTI10_Pos
DECL|SYSCFG_EXTICR3_EXTI10|macro|SYSCFG_EXTICR3_EXTI10
DECL|SYSCFG_EXTICR3_EXTI11_Msk|macro|SYSCFG_EXTICR3_EXTI11_Msk
DECL|SYSCFG_EXTICR3_EXTI11_PA|macro|SYSCFG_EXTICR3_EXTI11_PA
DECL|SYSCFG_EXTICR3_EXTI11_PB|macro|SYSCFG_EXTICR3_EXTI11_PB
DECL|SYSCFG_EXTICR3_EXTI11_PC|macro|SYSCFG_EXTICR3_EXTI11_PC
DECL|SYSCFG_EXTICR3_EXTI11_Pos|macro|SYSCFG_EXTICR3_EXTI11_Pos
DECL|SYSCFG_EXTICR3_EXTI11|macro|SYSCFG_EXTICR3_EXTI11
DECL|SYSCFG_EXTICR3_EXTI8_Msk|macro|SYSCFG_EXTICR3_EXTI8_Msk
DECL|SYSCFG_EXTICR3_EXTI8_PA|macro|SYSCFG_EXTICR3_EXTI8_PA
DECL|SYSCFG_EXTICR3_EXTI8_PB|macro|SYSCFG_EXTICR3_EXTI8_PB
DECL|SYSCFG_EXTICR3_EXTI8_PC|macro|SYSCFG_EXTICR3_EXTI8_PC
DECL|SYSCFG_EXTICR3_EXTI8_Pos|macro|SYSCFG_EXTICR3_EXTI8_Pos
DECL|SYSCFG_EXTICR3_EXTI8|macro|SYSCFG_EXTICR3_EXTI8
DECL|SYSCFG_EXTICR3_EXTI9_Msk|macro|SYSCFG_EXTICR3_EXTI9_Msk
DECL|SYSCFG_EXTICR3_EXTI9_PA|macro|SYSCFG_EXTICR3_EXTI9_PA
DECL|SYSCFG_EXTICR3_EXTI9_PB|macro|SYSCFG_EXTICR3_EXTI9_PB
DECL|SYSCFG_EXTICR3_EXTI9_PC|macro|SYSCFG_EXTICR3_EXTI9_PC
DECL|SYSCFG_EXTICR3_EXTI9_Pos|macro|SYSCFG_EXTICR3_EXTI9_Pos
DECL|SYSCFG_EXTICR3_EXTI9|macro|SYSCFG_EXTICR3_EXTI9
DECL|SYSCFG_EXTICR4_EXTI12_Msk|macro|SYSCFG_EXTICR4_EXTI12_Msk
DECL|SYSCFG_EXTICR4_EXTI12_PA|macro|SYSCFG_EXTICR4_EXTI12_PA
DECL|SYSCFG_EXTICR4_EXTI12_PB|macro|SYSCFG_EXTICR4_EXTI12_PB
DECL|SYSCFG_EXTICR4_EXTI12_PC|macro|SYSCFG_EXTICR4_EXTI12_PC
DECL|SYSCFG_EXTICR4_EXTI12_Pos|macro|SYSCFG_EXTICR4_EXTI12_Pos
DECL|SYSCFG_EXTICR4_EXTI12|macro|SYSCFG_EXTICR4_EXTI12
DECL|SYSCFG_EXTICR4_EXTI13_Msk|macro|SYSCFG_EXTICR4_EXTI13_Msk
DECL|SYSCFG_EXTICR4_EXTI13_PA|macro|SYSCFG_EXTICR4_EXTI13_PA
DECL|SYSCFG_EXTICR4_EXTI13_PB|macro|SYSCFG_EXTICR4_EXTI13_PB
DECL|SYSCFG_EXTICR4_EXTI13_PC|macro|SYSCFG_EXTICR4_EXTI13_PC
DECL|SYSCFG_EXTICR4_EXTI13_Pos|macro|SYSCFG_EXTICR4_EXTI13_Pos
DECL|SYSCFG_EXTICR4_EXTI13|macro|SYSCFG_EXTICR4_EXTI13
DECL|SYSCFG_EXTICR4_EXTI14_Msk|macro|SYSCFG_EXTICR4_EXTI14_Msk
DECL|SYSCFG_EXTICR4_EXTI14_PA|macro|SYSCFG_EXTICR4_EXTI14_PA
DECL|SYSCFG_EXTICR4_EXTI14_PB|macro|SYSCFG_EXTICR4_EXTI14_PB
DECL|SYSCFG_EXTICR4_EXTI14_PC|macro|SYSCFG_EXTICR4_EXTI14_PC
DECL|SYSCFG_EXTICR4_EXTI14_Pos|macro|SYSCFG_EXTICR4_EXTI14_Pos
DECL|SYSCFG_EXTICR4_EXTI14|macro|SYSCFG_EXTICR4_EXTI14
DECL|SYSCFG_EXTICR4_EXTI15_Msk|macro|SYSCFG_EXTICR4_EXTI15_Msk
DECL|SYSCFG_EXTICR4_EXTI15_PA|macro|SYSCFG_EXTICR4_EXTI15_PA
DECL|SYSCFG_EXTICR4_EXTI15_PB|macro|SYSCFG_EXTICR4_EXTI15_PB
DECL|SYSCFG_EXTICR4_EXTI15_PC|macro|SYSCFG_EXTICR4_EXTI15_PC
DECL|SYSCFG_EXTICR4_EXTI15_Pos|macro|SYSCFG_EXTICR4_EXTI15_Pos
DECL|SYSCFG_EXTICR4_EXTI15|macro|SYSCFG_EXTICR4_EXTI15
DECL|SYSCFG_TypeDef|typedef|} SYSCFG_TypeDef;
DECL|SYSCFG_VREFINT_ADC_RDYF|macro|SYSCFG_VREFINT_ADC_RDYF
DECL|SYSCFG|macro|SYSCFG
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */
DECL|TAMPCR|member|__IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */
DECL|TDR|member|__IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
DECL|TIM21_BASE|macro|TIM21_BASE
DECL|TIM21_IRQn|enumerator|TIM21_IRQn = 20, /*!< TIM21 Interrupt */
DECL|TIM21_OR_ETR_RMP_0|macro|TIM21_OR_ETR_RMP_0
DECL|TIM21_OR_ETR_RMP_1|macro|TIM21_OR_ETR_RMP_1
DECL|TIM21_OR_ETR_RMP_Msk|macro|TIM21_OR_ETR_RMP_Msk
DECL|TIM21_OR_ETR_RMP_Pos|macro|TIM21_OR_ETR_RMP_Pos
DECL|TIM21_OR_ETR_RMP|macro|TIM21_OR_ETR_RMP
DECL|TIM21_OR_TI1_RMP_0|macro|TIM21_OR_TI1_RMP_0
DECL|TIM21_OR_TI1_RMP_1|macro|TIM21_OR_TI1_RMP_1
DECL|TIM21_OR_TI1_RMP_2|macro|TIM21_OR_TI1_RMP_2
DECL|TIM21_OR_TI1_RMP_Msk|macro|TIM21_OR_TI1_RMP_Msk
DECL|TIM21_OR_TI1_RMP_Pos|macro|TIM21_OR_TI1_RMP_Pos
DECL|TIM21_OR_TI1_RMP|macro|TIM21_OR_TI1_RMP
DECL|TIM21_OR_TI2_RMP_Msk|macro|TIM21_OR_TI2_RMP_Msk
DECL|TIM21_OR_TI2_RMP_Pos|macro|TIM21_OR_TI2_RMP_Pos
DECL|TIM21_OR_TI2_RMP|macro|TIM21_OR_TI2_RMP
DECL|TIM21|macro|TIM21
DECL|TIM22_BASE|macro|TIM22_BASE
DECL|TIM22_IRQn|enumerator|TIM22_IRQn = 22, /*!< TIM22 Interrupt */
DECL|TIM22_OR_ETR_RMP_0|macro|TIM22_OR_ETR_RMP_0
DECL|TIM22_OR_ETR_RMP_1|macro|TIM22_OR_ETR_RMP_1
DECL|TIM22_OR_ETR_RMP_Msk|macro|TIM22_OR_ETR_RMP_Msk
DECL|TIM22_OR_ETR_RMP_Pos|macro|TIM22_OR_ETR_RMP_Pos
DECL|TIM22_OR_ETR_RMP|macro|TIM22_OR_ETR_RMP
DECL|TIM22_OR_TI1_RMP_0|macro|TIM22_OR_TI1_RMP_0
DECL|TIM22_OR_TI1_RMP_1|macro|TIM22_OR_TI1_RMP_1
DECL|TIM22_OR_TI1_RMP_Msk|macro|TIM22_OR_TI1_RMP_Msk
DECL|TIM22_OR_TI1_RMP_Pos|macro|TIM22_OR_TI1_RMP_Pos
DECL|TIM22_OR_TI1_RMP|macro|TIM22_OR_TI1_RMP
DECL|TIM22|macro|TIM22
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 15, /*!< TIM2 Interrupt */
DECL|TIM2_OR_ETR_RMP_0|macro|TIM2_OR_ETR_RMP_0
DECL|TIM2_OR_ETR_RMP_1|macro|TIM2_OR_ETR_RMP_1
DECL|TIM2_OR_ETR_RMP_2|macro|TIM2_OR_ETR_RMP_2
DECL|TIM2_OR_ETR_RMP_Msk|macro|TIM2_OR_ETR_RMP_Msk
DECL|TIM2_OR_ETR_RMP_Pos|macro|TIM2_OR_ETR_RMP_Pos
DECL|TIM2_OR_ETR_RMP|macro|TIM2_OR_ETR_RMP
DECL|TIM2_OR_TI4_RMP_0|macro|TIM2_OR_TI4_RMP_0
DECL|TIM2_OR_TI4_RMP_1|macro|TIM2_OR_TI4_RMP_1
DECL|TIM2_OR_TI4_RMP_Msk|macro|TIM2_OR_TI4_RMP_Msk
DECL|TIM2_OR_TI4_RMP_Pos|macro|TIM2_OR_TI4_RMP_Pos
DECL|TIM2_OR_TI4_RMP|macro|TIM2_OR_TI4_RMP
DECL|TIM2|macro|TIM2
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC_IRQn|enumerator|TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */
DECL|TIM6_IRQHandler|macro|TIM6_IRQHandler
DECL|TIM6_IRQn|macro|TIM6_IRQn
DECL|TIM6|macro|TIM6
DECL|TIMEOUTR|member|__IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
DECL|TIMINGR|member|__IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
DECL|TIM_ARR_ARR_Msk|macro|TIM_ARR_ARR_Msk
DECL|TIM_ARR_ARR_Pos|macro|TIM_ARR_ARR_Pos
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_CCER_CC1E_Msk|macro|TIM_CCER_CC1E_Msk
DECL|TIM_CCER_CC1E_Pos|macro|TIM_CCER_CC1E_Pos
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NP_Msk|macro|TIM_CCER_CC1NP_Msk
DECL|TIM_CCER_CC1NP_Pos|macro|TIM_CCER_CC1NP_Pos
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P_Msk|macro|TIM_CCER_CC1P_Msk
DECL|TIM_CCER_CC1P_Pos|macro|TIM_CCER_CC1P_Pos
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E_Msk|macro|TIM_CCER_CC2E_Msk
DECL|TIM_CCER_CC2E_Pos|macro|TIM_CCER_CC2E_Pos
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NP_Msk|macro|TIM_CCER_CC2NP_Msk
DECL|TIM_CCER_CC2NP_Pos|macro|TIM_CCER_CC2NP_Pos
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P_Msk|macro|TIM_CCER_CC2P_Msk
DECL|TIM_CCER_CC2P_Pos|macro|TIM_CCER_CC2P_Pos
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E_Msk|macro|TIM_CCER_CC3E_Msk
DECL|TIM_CCER_CC3E_Pos|macro|TIM_CCER_CC3E_Pos
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NP_Msk|macro|TIM_CCER_CC3NP_Msk
DECL|TIM_CCER_CC3NP_Pos|macro|TIM_CCER_CC3NP_Pos
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P_Msk|macro|TIM_CCER_CC3P_Msk
DECL|TIM_CCER_CC3P_Pos|macro|TIM_CCER_CC3P_Pos
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E_Msk|macro|TIM_CCER_CC4E_Msk
DECL|TIM_CCER_CC4E_Pos|macro|TIM_CCER_CC4E_Pos
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP_Msk|macro|TIM_CCER_CC4NP_Msk
DECL|TIM_CCER_CC4NP_Pos|macro|TIM_CCER_CC4NP_Pos
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P_Msk|macro|TIM_CCER_CC4P_Msk
DECL|TIM_CCER_CC4P_Pos|macro|TIM_CCER_CC4P_Pos
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S_Msk|macro|TIM_CCMR1_CC1S_Msk
DECL|TIM_CCMR1_CC1S_Pos|macro|TIM_CCMR1_CC1S_Pos
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S_Msk|macro|TIM_CCMR1_CC2S_Msk
DECL|TIM_CCMR1_CC2S_Pos|macro|TIM_CCMR1_CC2S_Pos
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F_Msk|macro|TIM_CCMR1_IC1F_Msk
DECL|TIM_CCMR1_IC1F_Pos|macro|TIM_CCMR1_IC1F_Pos
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC_Msk|macro|TIM_CCMR1_IC1PSC_Msk
DECL|TIM_CCMR1_IC1PSC_Pos|macro|TIM_CCMR1_IC1PSC_Pos
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F_Msk|macro|TIM_CCMR1_IC2F_Msk
DECL|TIM_CCMR1_IC2F_Pos|macro|TIM_CCMR1_IC2F_Pos
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC_Msk|macro|TIM_CCMR1_IC2PSC_Msk
DECL|TIM_CCMR1_IC2PSC_Pos|macro|TIM_CCMR1_IC2PSC_Pos
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE_Msk|macro|TIM_CCMR1_OC1CE_Msk
DECL|TIM_CCMR1_OC1CE_Pos|macro|TIM_CCMR1_OC1CE_Pos
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE_Msk|macro|TIM_CCMR1_OC1FE_Msk
DECL|TIM_CCMR1_OC1FE_Pos|macro|TIM_CCMR1_OC1FE_Pos
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M_Msk|macro|TIM_CCMR1_OC1M_Msk
DECL|TIM_CCMR1_OC1M_Pos|macro|TIM_CCMR1_OC1M_Pos
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE_Msk|macro|TIM_CCMR1_OC1PE_Msk
DECL|TIM_CCMR1_OC1PE_Pos|macro|TIM_CCMR1_OC1PE_Pos
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE_Msk|macro|TIM_CCMR1_OC2CE_Msk
DECL|TIM_CCMR1_OC2CE_Pos|macro|TIM_CCMR1_OC2CE_Pos
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE_Msk|macro|TIM_CCMR1_OC2FE_Msk
DECL|TIM_CCMR1_OC2FE_Pos|macro|TIM_CCMR1_OC2FE_Pos
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M_Msk|macro|TIM_CCMR1_OC2M_Msk
DECL|TIM_CCMR1_OC2M_Pos|macro|TIM_CCMR1_OC2M_Pos
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE_Msk|macro|TIM_CCMR1_OC2PE_Msk
DECL|TIM_CCMR1_OC2PE_Pos|macro|TIM_CCMR1_OC2PE_Pos
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S_Msk|macro|TIM_CCMR2_CC3S_Msk
DECL|TIM_CCMR2_CC3S_Pos|macro|TIM_CCMR2_CC3S_Pos
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S_Msk|macro|TIM_CCMR2_CC4S_Msk
DECL|TIM_CCMR2_CC4S_Pos|macro|TIM_CCMR2_CC4S_Pos
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F_Msk|macro|TIM_CCMR2_IC3F_Msk
DECL|TIM_CCMR2_IC3F_Pos|macro|TIM_CCMR2_IC3F_Pos
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC_Msk|macro|TIM_CCMR2_IC3PSC_Msk
DECL|TIM_CCMR2_IC3PSC_Pos|macro|TIM_CCMR2_IC3PSC_Pos
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F_Msk|macro|TIM_CCMR2_IC4F_Msk
DECL|TIM_CCMR2_IC4F_Pos|macro|TIM_CCMR2_IC4F_Pos
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC_Msk|macro|TIM_CCMR2_IC4PSC_Msk
DECL|TIM_CCMR2_IC4PSC_Pos|macro|TIM_CCMR2_IC4PSC_Pos
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE_Msk|macro|TIM_CCMR2_OC3CE_Msk
DECL|TIM_CCMR2_OC3CE_Pos|macro|TIM_CCMR2_OC3CE_Pos
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE_Msk|macro|TIM_CCMR2_OC3FE_Msk
DECL|TIM_CCMR2_OC3FE_Pos|macro|TIM_CCMR2_OC3FE_Pos
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M_Msk|macro|TIM_CCMR2_OC3M_Msk
DECL|TIM_CCMR2_OC3M_Pos|macro|TIM_CCMR2_OC3M_Pos
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE_Msk|macro|TIM_CCMR2_OC3PE_Msk
DECL|TIM_CCMR2_OC3PE_Pos|macro|TIM_CCMR2_OC3PE_Pos
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE_Msk|macro|TIM_CCMR2_OC4CE_Msk
DECL|TIM_CCMR2_OC4CE_Pos|macro|TIM_CCMR2_OC4CE_Pos
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE_Msk|macro|TIM_CCMR2_OC4FE_Msk
DECL|TIM_CCMR2_OC4FE_Pos|macro|TIM_CCMR2_OC4FE_Pos
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M_Msk|macro|TIM_CCMR2_OC4M_Msk
DECL|TIM_CCMR2_OC4M_Pos|macro|TIM_CCMR2_OC4M_Pos
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE_Msk|macro|TIM_CCMR2_OC4PE_Msk
DECL|TIM_CCMR2_OC4PE_Pos|macro|TIM_CCMR2_OC4PE_Pos
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCR1_CCR1_Msk|macro|TIM_CCR1_CCR1_Msk
DECL|TIM_CCR1_CCR1_Pos|macro|TIM_CCR1_CCR1_Pos
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2_Msk|macro|TIM_CCR2_CCR2_Msk
DECL|TIM_CCR2_CCR2_Pos|macro|TIM_CCR2_CCR2_Pos
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3_Msk|macro|TIM_CCR3_CCR3_Msk
DECL|TIM_CCR3_CCR3_Pos|macro|TIM_CCR3_CCR3_Pos
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4_Msk|macro|TIM_CCR4_CCR4_Msk
DECL|TIM_CCR4_CCR4_Pos|macro|TIM_CCR4_CCR4_Pos
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CNT_CNT_Msk|macro|TIM_CNT_CNT_Msk
DECL|TIM_CNT_CNT_Pos|macro|TIM_CNT_CNT_Pos
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CR1_ARPE_Msk|macro|TIM_CR1_ARPE_Msk
DECL|TIM_CR1_ARPE_Pos|macro|TIM_CR1_ARPE_Pos
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN_Msk|macro|TIM_CR1_CEN_Msk
DECL|TIM_CR1_CEN_Pos|macro|TIM_CR1_CEN_Pos
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD_Msk|macro|TIM_CR1_CKD_Msk
DECL|TIM_CR1_CKD_Pos|macro|TIM_CR1_CKD_Pos
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS_Msk|macro|TIM_CR1_CMS_Msk
DECL|TIM_CR1_CMS_Pos|macro|TIM_CR1_CMS_Pos
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR_Msk|macro|TIM_CR1_DIR_Msk
DECL|TIM_CR1_DIR_Pos|macro|TIM_CR1_DIR_Pos
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM_Msk|macro|TIM_CR1_OPM_Msk
DECL|TIM_CR1_OPM_Pos|macro|TIM_CR1_OPM_Pos
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS_Msk|macro|TIM_CR1_UDIS_Msk
DECL|TIM_CR1_UDIS_Pos|macro|TIM_CR1_UDIS_Pos
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_URS_Msk|macro|TIM_CR1_URS_Msk
DECL|TIM_CR1_URS_Pos|macro|TIM_CR1_URS_Pos
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS_Msk|macro|TIM_CR2_CCDS_Msk
DECL|TIM_CR2_CCDS_Pos|macro|TIM_CR2_CCDS_Pos
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS_Msk|macro|TIM_CR2_MMS_Msk
DECL|TIM_CR2_MMS_Pos|macro|TIM_CR2_MMS_Pos
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_TI1S_Msk|macro|TIM_CR2_TI1S_Msk
DECL|TIM_CR2_TI1S_Pos|macro|TIM_CR2_TI1S_Pos
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA_Msk|macro|TIM_DCR_DBA_Msk
DECL|TIM_DCR_DBA_Pos|macro|TIM_DCR_DBA_Pos
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL_Msk|macro|TIM_DCR_DBL_Msk
DECL|TIM_DCR_DBL_Pos|macro|TIM_DCR_DBL_Pos
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_CC1DE_Msk|macro|TIM_DIER_CC1DE_Msk
DECL|TIM_DIER_CC1DE_Pos|macro|TIM_DIER_CC1DE_Pos
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE_Msk|macro|TIM_DIER_CC1IE_Msk
DECL|TIM_DIER_CC1IE_Pos|macro|TIM_DIER_CC1IE_Pos
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE_Msk|macro|TIM_DIER_CC2DE_Msk
DECL|TIM_DIER_CC2DE_Pos|macro|TIM_DIER_CC2DE_Pos
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE_Msk|macro|TIM_DIER_CC2IE_Msk
DECL|TIM_DIER_CC2IE_Pos|macro|TIM_DIER_CC2IE_Pos
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE_Msk|macro|TIM_DIER_CC3DE_Msk
DECL|TIM_DIER_CC3DE_Pos|macro|TIM_DIER_CC3DE_Pos
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE_Msk|macro|TIM_DIER_CC3IE_Msk
DECL|TIM_DIER_CC3IE_Pos|macro|TIM_DIER_CC3IE_Pos
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE_Msk|macro|TIM_DIER_CC4DE_Msk
DECL|TIM_DIER_CC4DE_Pos|macro|TIM_DIER_CC4DE_Pos
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE_Msk|macro|TIM_DIER_CC4IE_Msk
DECL|TIM_DIER_CC4IE_Pos|macro|TIM_DIER_CC4IE_Pos
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_TDE_Msk|macro|TIM_DIER_TDE_Msk
DECL|TIM_DIER_TDE_Pos|macro|TIM_DIER_TDE_Pos
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE_Msk|macro|TIM_DIER_TIE_Msk
DECL|TIM_DIER_TIE_Pos|macro|TIM_DIER_TIE_Pos
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE_Msk|macro|TIM_DIER_UDE_Msk
DECL|TIM_DIER_UDE_Pos|macro|TIM_DIER_UDE_Pos
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE_Msk|macro|TIM_DIER_UIE_Msk
DECL|TIM_DIER_UIE_Pos|macro|TIM_DIER_UIE_Pos
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB_Msk|macro|TIM_DMAR_DMAB_Msk
DECL|TIM_DMAR_DMAB_Pos|macro|TIM_DMAR_DMAB_Pos
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_CC1G_Msk|macro|TIM_EGR_CC1G_Msk
DECL|TIM_EGR_CC1G_Pos|macro|TIM_EGR_CC1G_Pos
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G_Msk|macro|TIM_EGR_CC2G_Msk
DECL|TIM_EGR_CC2G_Pos|macro|TIM_EGR_CC2G_Pos
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G_Msk|macro|TIM_EGR_CC3G_Msk
DECL|TIM_EGR_CC3G_Pos|macro|TIM_EGR_CC3G_Pos
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G_Msk|macro|TIM_EGR_CC4G_Msk
DECL|TIM_EGR_CC4G_Pos|macro|TIM_EGR_CC4G_Pos
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_TG_Msk|macro|TIM_EGR_TG_Msk
DECL|TIM_EGR_TG_Pos|macro|TIM_EGR_TG_Pos
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG_Msk|macro|TIM_EGR_UG_Msk
DECL|TIM_EGR_UG_Pos|macro|TIM_EGR_UG_Pos
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_PSC_PSC_Msk|macro|TIM_PSC_PSC_Msk
DECL|TIM_PSC_PSC_Pos|macro|TIM_PSC_PSC_Pos
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_SMCR_ECE_Msk|macro|TIM_SMCR_ECE_Msk
DECL|TIM_SMCR_ECE_Pos|macro|TIM_SMCR_ECE_Pos
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF_Msk|macro|TIM_SMCR_ETF_Msk
DECL|TIM_SMCR_ETF_Pos|macro|TIM_SMCR_ETF_Pos
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS_Msk|macro|TIM_SMCR_ETPS_Msk
DECL|TIM_SMCR_ETPS_Pos|macro|TIM_SMCR_ETPS_Pos
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP_Msk|macro|TIM_SMCR_ETP_Msk
DECL|TIM_SMCR_ETP_Pos|macro|TIM_SMCR_ETP_Pos
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM_Msk|macro|TIM_SMCR_MSM_Msk
DECL|TIM_SMCR_MSM_Pos|macro|TIM_SMCR_MSM_Pos
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_OCCS_Msk|macro|TIM_SMCR_OCCS_Msk
DECL|TIM_SMCR_OCCS_Pos|macro|TIM_SMCR_OCCS_Pos
DECL|TIM_SMCR_OCCS|macro|TIM_SMCR_OCCS
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS_Msk|macro|TIM_SMCR_SMS_Msk
DECL|TIM_SMCR_SMS_Pos|macro|TIM_SMCR_SMS_Pos
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS_Msk|macro|TIM_SMCR_TS_Msk
DECL|TIM_SMCR_TS_Pos|macro|TIM_SMCR_TS_Pos
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_CC1IF_Msk|macro|TIM_SR_CC1IF_Msk
DECL|TIM_SR_CC1IF_Pos|macro|TIM_SR_CC1IF_Pos
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF_Msk|macro|TIM_SR_CC1OF_Msk
DECL|TIM_SR_CC1OF_Pos|macro|TIM_SR_CC1OF_Pos
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF_Msk|macro|TIM_SR_CC2IF_Msk
DECL|TIM_SR_CC2IF_Pos|macro|TIM_SR_CC2IF_Pos
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF_Msk|macro|TIM_SR_CC2OF_Msk
DECL|TIM_SR_CC2OF_Pos|macro|TIM_SR_CC2OF_Pos
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF_Msk|macro|TIM_SR_CC3IF_Msk
DECL|TIM_SR_CC3IF_Pos|macro|TIM_SR_CC3IF_Pos
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF_Msk|macro|TIM_SR_CC3OF_Msk
DECL|TIM_SR_CC3OF_Pos|macro|TIM_SR_CC3OF_Pos
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF_Msk|macro|TIM_SR_CC4IF_Msk
DECL|TIM_SR_CC4IF_Pos|macro|TIM_SR_CC4IF_Pos
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF_Msk|macro|TIM_SR_CC4OF_Msk
DECL|TIM_SR_CC4OF_Pos|macro|TIM_SR_CC4OF_Pos
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_TIF_Msk|macro|TIM_SR_TIF_Msk
DECL|TIM_SR_TIF_Pos|macro|TIM_SR_TIF_Pos
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF_Msk|macro|TIM_SR_UIF_Msk
DECL|TIM_SR_UIF_Pos|macro|TIM_SR_UIF_Pos
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TIM2_REMAP_HSI48_SUPPORT|macro|TIM_TIM2_REMAP_HSI48_SUPPORT
DECL|TIM_TIM2_REMAP_HSI48_SUPPORT|macro|TIM_TIM2_REMAP_HSI48_SUPPORT
DECL|TIM_TIM2_REMAP_HSI_SUPPORT|macro|TIM_TIM2_REMAP_HSI_SUPPORT
DECL|TIM_TypeDef|typedef|} TIM_TypeDef;
DECL|TR|member|__IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */
DECL|TR|member|__IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
DECL|TSC_BASE|macro|TSC_BASE
DECL|TSC_CR_AM_Msk|macro|TSC_CR_AM_Msk
DECL|TSC_CR_AM_Pos|macro|TSC_CR_AM_Pos
DECL|TSC_CR_AM|macro|TSC_CR_AM
DECL|TSC_CR_CTPH_0|macro|TSC_CR_CTPH_0
DECL|TSC_CR_CTPH_1|macro|TSC_CR_CTPH_1
DECL|TSC_CR_CTPH_2|macro|TSC_CR_CTPH_2
DECL|TSC_CR_CTPH_3|macro|TSC_CR_CTPH_3
DECL|TSC_CR_CTPH_Msk|macro|TSC_CR_CTPH_Msk
DECL|TSC_CR_CTPH_Pos|macro|TSC_CR_CTPH_Pos
DECL|TSC_CR_CTPH|macro|TSC_CR_CTPH
DECL|TSC_CR_CTPL_0|macro|TSC_CR_CTPL_0
DECL|TSC_CR_CTPL_1|macro|TSC_CR_CTPL_1
DECL|TSC_CR_CTPL_2|macro|TSC_CR_CTPL_2
DECL|TSC_CR_CTPL_3|macro|TSC_CR_CTPL_3
DECL|TSC_CR_CTPL_Msk|macro|TSC_CR_CTPL_Msk
DECL|TSC_CR_CTPL_Pos|macro|TSC_CR_CTPL_Pos
DECL|TSC_CR_CTPL|macro|TSC_CR_CTPL
DECL|TSC_CR_IODEF_Msk|macro|TSC_CR_IODEF_Msk
DECL|TSC_CR_IODEF_Pos|macro|TSC_CR_IODEF_Pos
DECL|TSC_CR_IODEF|macro|TSC_CR_IODEF
DECL|TSC_CR_MCV_0|macro|TSC_CR_MCV_0
DECL|TSC_CR_MCV_1|macro|TSC_CR_MCV_1
DECL|TSC_CR_MCV_2|macro|TSC_CR_MCV_2
DECL|TSC_CR_MCV_Msk|macro|TSC_CR_MCV_Msk
DECL|TSC_CR_MCV_Pos|macro|TSC_CR_MCV_Pos
DECL|TSC_CR_MCV|macro|TSC_CR_MCV
DECL|TSC_CR_PGPSC_0|macro|TSC_CR_PGPSC_0
DECL|TSC_CR_PGPSC_1|macro|TSC_CR_PGPSC_1
DECL|TSC_CR_PGPSC_2|macro|TSC_CR_PGPSC_2
DECL|TSC_CR_PGPSC_Msk|macro|TSC_CR_PGPSC_Msk
DECL|TSC_CR_PGPSC_Pos|macro|TSC_CR_PGPSC_Pos
DECL|TSC_CR_PGPSC|macro|TSC_CR_PGPSC
DECL|TSC_CR_SSD_0|macro|TSC_CR_SSD_0
DECL|TSC_CR_SSD_1|macro|TSC_CR_SSD_1
DECL|TSC_CR_SSD_2|macro|TSC_CR_SSD_2
DECL|TSC_CR_SSD_3|macro|TSC_CR_SSD_3
DECL|TSC_CR_SSD_4|macro|TSC_CR_SSD_4
DECL|TSC_CR_SSD_5|macro|TSC_CR_SSD_5
DECL|TSC_CR_SSD_6|macro|TSC_CR_SSD_6
DECL|TSC_CR_SSD_Msk|macro|TSC_CR_SSD_Msk
DECL|TSC_CR_SSD_Pos|macro|TSC_CR_SSD_Pos
DECL|TSC_CR_SSD|macro|TSC_CR_SSD
DECL|TSC_CR_SSE_Msk|macro|TSC_CR_SSE_Msk
DECL|TSC_CR_SSE_Pos|macro|TSC_CR_SSE_Pos
DECL|TSC_CR_SSE|macro|TSC_CR_SSE
DECL|TSC_CR_SSPSC_Msk|macro|TSC_CR_SSPSC_Msk
DECL|TSC_CR_SSPSC_Pos|macro|TSC_CR_SSPSC_Pos
DECL|TSC_CR_SSPSC|macro|TSC_CR_SSPSC
DECL|TSC_CR_START_Msk|macro|TSC_CR_START_Msk
DECL|TSC_CR_START_Pos|macro|TSC_CR_START_Pos
DECL|TSC_CR_START|macro|TSC_CR_START
DECL|TSC_CR_SYNCPOL_Msk|macro|TSC_CR_SYNCPOL_Msk
DECL|TSC_CR_SYNCPOL_Pos|macro|TSC_CR_SYNCPOL_Pos
DECL|TSC_CR_SYNCPOL|macro|TSC_CR_SYNCPOL
DECL|TSC_CR_TSCE_Msk|macro|TSC_CR_TSCE_Msk
DECL|TSC_CR_TSCE_Pos|macro|TSC_CR_TSCE_Pos
DECL|TSC_CR_TSCE|macro|TSC_CR_TSCE
DECL|TSC_ICR_EOAIC_Msk|macro|TSC_ICR_EOAIC_Msk
DECL|TSC_ICR_EOAIC_Pos|macro|TSC_ICR_EOAIC_Pos
DECL|TSC_ICR_EOAIC|macro|TSC_ICR_EOAIC
DECL|TSC_ICR_MCEIC_Msk|macro|TSC_ICR_MCEIC_Msk
DECL|TSC_ICR_MCEIC_Pos|macro|TSC_ICR_MCEIC_Pos
DECL|TSC_ICR_MCEIC|macro|TSC_ICR_MCEIC
DECL|TSC_IER_EOAIE_Msk|macro|TSC_IER_EOAIE_Msk
DECL|TSC_IER_EOAIE_Pos|macro|TSC_IER_EOAIE_Pos
DECL|TSC_IER_EOAIE|macro|TSC_IER_EOAIE
DECL|TSC_IER_MCEIE_Msk|macro|TSC_IER_MCEIE_Msk
DECL|TSC_IER_MCEIE_Pos|macro|TSC_IER_MCEIE_Pos
DECL|TSC_IER_MCEIE|macro|TSC_IER_MCEIE
DECL|TSC_IOASCR_G1_IO1_Msk|macro|TSC_IOASCR_G1_IO1_Msk
DECL|TSC_IOASCR_G1_IO1_Pos|macro|TSC_IOASCR_G1_IO1_Pos
DECL|TSC_IOASCR_G1_IO1|macro|TSC_IOASCR_G1_IO1
DECL|TSC_IOASCR_G1_IO2_Msk|macro|TSC_IOASCR_G1_IO2_Msk
DECL|TSC_IOASCR_G1_IO2_Pos|macro|TSC_IOASCR_G1_IO2_Pos
DECL|TSC_IOASCR_G1_IO2|macro|TSC_IOASCR_G1_IO2
DECL|TSC_IOASCR_G1_IO3_Msk|macro|TSC_IOASCR_G1_IO3_Msk
DECL|TSC_IOASCR_G1_IO3_Pos|macro|TSC_IOASCR_G1_IO3_Pos
DECL|TSC_IOASCR_G1_IO3|macro|TSC_IOASCR_G1_IO3
DECL|TSC_IOASCR_G1_IO4_Msk|macro|TSC_IOASCR_G1_IO4_Msk
DECL|TSC_IOASCR_G1_IO4_Pos|macro|TSC_IOASCR_G1_IO4_Pos
DECL|TSC_IOASCR_G1_IO4|macro|TSC_IOASCR_G1_IO4
DECL|TSC_IOASCR_G2_IO1_Msk|macro|TSC_IOASCR_G2_IO1_Msk
DECL|TSC_IOASCR_G2_IO1_Pos|macro|TSC_IOASCR_G2_IO1_Pos
DECL|TSC_IOASCR_G2_IO1|macro|TSC_IOASCR_G2_IO1
DECL|TSC_IOASCR_G2_IO2_Msk|macro|TSC_IOASCR_G2_IO2_Msk
DECL|TSC_IOASCR_G2_IO2_Pos|macro|TSC_IOASCR_G2_IO2_Pos
DECL|TSC_IOASCR_G2_IO2|macro|TSC_IOASCR_G2_IO2
DECL|TSC_IOASCR_G2_IO3_Msk|macro|TSC_IOASCR_G2_IO3_Msk
DECL|TSC_IOASCR_G2_IO3_Pos|macro|TSC_IOASCR_G2_IO3_Pos
DECL|TSC_IOASCR_G2_IO3|macro|TSC_IOASCR_G2_IO3
DECL|TSC_IOASCR_G2_IO4_Msk|macro|TSC_IOASCR_G2_IO4_Msk
DECL|TSC_IOASCR_G2_IO4_Pos|macro|TSC_IOASCR_G2_IO4_Pos
DECL|TSC_IOASCR_G2_IO4|macro|TSC_IOASCR_G2_IO4
DECL|TSC_IOASCR_G3_IO1_Msk|macro|TSC_IOASCR_G3_IO1_Msk
DECL|TSC_IOASCR_G3_IO1_Pos|macro|TSC_IOASCR_G3_IO1_Pos
DECL|TSC_IOASCR_G3_IO1|macro|TSC_IOASCR_G3_IO1
DECL|TSC_IOASCR_G3_IO2_Msk|macro|TSC_IOASCR_G3_IO2_Msk
DECL|TSC_IOASCR_G3_IO2_Pos|macro|TSC_IOASCR_G3_IO2_Pos
DECL|TSC_IOASCR_G3_IO2|macro|TSC_IOASCR_G3_IO2
DECL|TSC_IOASCR_G3_IO3_Msk|macro|TSC_IOASCR_G3_IO3_Msk
DECL|TSC_IOASCR_G3_IO3_Pos|macro|TSC_IOASCR_G3_IO3_Pos
DECL|TSC_IOASCR_G3_IO3|macro|TSC_IOASCR_G3_IO3
DECL|TSC_IOASCR_G3_IO4_Msk|macro|TSC_IOASCR_G3_IO4_Msk
DECL|TSC_IOASCR_G3_IO4_Pos|macro|TSC_IOASCR_G3_IO4_Pos
DECL|TSC_IOASCR_G3_IO4|macro|TSC_IOASCR_G3_IO4
DECL|TSC_IOASCR_G4_IO1_Msk|macro|TSC_IOASCR_G4_IO1_Msk
DECL|TSC_IOASCR_G4_IO1_Pos|macro|TSC_IOASCR_G4_IO1_Pos
DECL|TSC_IOASCR_G4_IO1|macro|TSC_IOASCR_G4_IO1
DECL|TSC_IOASCR_G4_IO2_Msk|macro|TSC_IOASCR_G4_IO2_Msk
DECL|TSC_IOASCR_G4_IO2_Pos|macro|TSC_IOASCR_G4_IO2_Pos
DECL|TSC_IOASCR_G4_IO2|macro|TSC_IOASCR_G4_IO2
DECL|TSC_IOASCR_G4_IO3_Msk|macro|TSC_IOASCR_G4_IO3_Msk
DECL|TSC_IOASCR_G4_IO3_Pos|macro|TSC_IOASCR_G4_IO3_Pos
DECL|TSC_IOASCR_G4_IO3|macro|TSC_IOASCR_G4_IO3
DECL|TSC_IOASCR_G4_IO4_Msk|macro|TSC_IOASCR_G4_IO4_Msk
DECL|TSC_IOASCR_G4_IO4_Pos|macro|TSC_IOASCR_G4_IO4_Pos
DECL|TSC_IOASCR_G4_IO4|macro|TSC_IOASCR_G4_IO4
DECL|TSC_IOASCR_G5_IO1_Msk|macro|TSC_IOASCR_G5_IO1_Msk
DECL|TSC_IOASCR_G5_IO1_Pos|macro|TSC_IOASCR_G5_IO1_Pos
DECL|TSC_IOASCR_G5_IO1|macro|TSC_IOASCR_G5_IO1
DECL|TSC_IOASCR_G5_IO2_Msk|macro|TSC_IOASCR_G5_IO2_Msk
DECL|TSC_IOASCR_G5_IO2_Pos|macro|TSC_IOASCR_G5_IO2_Pos
DECL|TSC_IOASCR_G5_IO2|macro|TSC_IOASCR_G5_IO2
DECL|TSC_IOASCR_G5_IO3_Msk|macro|TSC_IOASCR_G5_IO3_Msk
DECL|TSC_IOASCR_G5_IO3_Pos|macro|TSC_IOASCR_G5_IO3_Pos
DECL|TSC_IOASCR_G5_IO3|macro|TSC_IOASCR_G5_IO3
DECL|TSC_IOASCR_G5_IO4_Msk|macro|TSC_IOASCR_G5_IO4_Msk
DECL|TSC_IOASCR_G5_IO4_Pos|macro|TSC_IOASCR_G5_IO4_Pos
DECL|TSC_IOASCR_G5_IO4|macro|TSC_IOASCR_G5_IO4
DECL|TSC_IOASCR_G6_IO1_Msk|macro|TSC_IOASCR_G6_IO1_Msk
DECL|TSC_IOASCR_G6_IO1_Pos|macro|TSC_IOASCR_G6_IO1_Pos
DECL|TSC_IOASCR_G6_IO1|macro|TSC_IOASCR_G6_IO1
DECL|TSC_IOASCR_G6_IO2_Msk|macro|TSC_IOASCR_G6_IO2_Msk
DECL|TSC_IOASCR_G6_IO2_Pos|macro|TSC_IOASCR_G6_IO2_Pos
DECL|TSC_IOASCR_G6_IO2|macro|TSC_IOASCR_G6_IO2
DECL|TSC_IOASCR_G6_IO3_Msk|macro|TSC_IOASCR_G6_IO3_Msk
DECL|TSC_IOASCR_G6_IO3_Pos|macro|TSC_IOASCR_G6_IO3_Pos
DECL|TSC_IOASCR_G6_IO3|macro|TSC_IOASCR_G6_IO3
DECL|TSC_IOASCR_G6_IO4_Msk|macro|TSC_IOASCR_G6_IO4_Msk
DECL|TSC_IOASCR_G6_IO4_Pos|macro|TSC_IOASCR_G6_IO4_Pos
DECL|TSC_IOASCR_G6_IO4|macro|TSC_IOASCR_G6_IO4
DECL|TSC_IOASCR_G7_IO1_Msk|macro|TSC_IOASCR_G7_IO1_Msk
DECL|TSC_IOASCR_G7_IO1_Pos|macro|TSC_IOASCR_G7_IO1_Pos
DECL|TSC_IOASCR_G7_IO1|macro|TSC_IOASCR_G7_IO1
DECL|TSC_IOASCR_G7_IO2_Msk|macro|TSC_IOASCR_G7_IO2_Msk
DECL|TSC_IOASCR_G7_IO2_Pos|macro|TSC_IOASCR_G7_IO2_Pos
DECL|TSC_IOASCR_G7_IO2|macro|TSC_IOASCR_G7_IO2
DECL|TSC_IOASCR_G7_IO3_Msk|macro|TSC_IOASCR_G7_IO3_Msk
DECL|TSC_IOASCR_G7_IO3_Pos|macro|TSC_IOASCR_G7_IO3_Pos
DECL|TSC_IOASCR_G7_IO3|macro|TSC_IOASCR_G7_IO3
DECL|TSC_IOASCR_G7_IO4_Msk|macro|TSC_IOASCR_G7_IO4_Msk
DECL|TSC_IOASCR_G7_IO4_Pos|macro|TSC_IOASCR_G7_IO4_Pos
DECL|TSC_IOASCR_G7_IO4|macro|TSC_IOASCR_G7_IO4
DECL|TSC_IOASCR_G8_IO1_Msk|macro|TSC_IOASCR_G8_IO1_Msk
DECL|TSC_IOASCR_G8_IO1_Pos|macro|TSC_IOASCR_G8_IO1_Pos
DECL|TSC_IOASCR_G8_IO1|macro|TSC_IOASCR_G8_IO1
DECL|TSC_IOASCR_G8_IO2_Msk|macro|TSC_IOASCR_G8_IO2_Msk
DECL|TSC_IOASCR_G8_IO2_Pos|macro|TSC_IOASCR_G8_IO2_Pos
DECL|TSC_IOASCR_G8_IO2|macro|TSC_IOASCR_G8_IO2
DECL|TSC_IOASCR_G8_IO3_Msk|macro|TSC_IOASCR_G8_IO3_Msk
DECL|TSC_IOASCR_G8_IO3_Pos|macro|TSC_IOASCR_G8_IO3_Pos
DECL|TSC_IOASCR_G8_IO3|macro|TSC_IOASCR_G8_IO3
DECL|TSC_IOASCR_G8_IO4_Msk|macro|TSC_IOASCR_G8_IO4_Msk
DECL|TSC_IOASCR_G8_IO4_Pos|macro|TSC_IOASCR_G8_IO4_Pos
DECL|TSC_IOASCR_G8_IO4|macro|TSC_IOASCR_G8_IO4
DECL|TSC_IOCCR_G1_IO1_Msk|macro|TSC_IOCCR_G1_IO1_Msk
DECL|TSC_IOCCR_G1_IO1_Pos|macro|TSC_IOCCR_G1_IO1_Pos
DECL|TSC_IOCCR_G1_IO1|macro|TSC_IOCCR_G1_IO1
DECL|TSC_IOCCR_G1_IO2_Msk|macro|TSC_IOCCR_G1_IO2_Msk
DECL|TSC_IOCCR_G1_IO2_Pos|macro|TSC_IOCCR_G1_IO2_Pos
DECL|TSC_IOCCR_G1_IO2|macro|TSC_IOCCR_G1_IO2
DECL|TSC_IOCCR_G1_IO3_Msk|macro|TSC_IOCCR_G1_IO3_Msk
DECL|TSC_IOCCR_G1_IO3_Pos|macro|TSC_IOCCR_G1_IO3_Pos
DECL|TSC_IOCCR_G1_IO3|macro|TSC_IOCCR_G1_IO3
DECL|TSC_IOCCR_G1_IO4_Msk|macro|TSC_IOCCR_G1_IO4_Msk
DECL|TSC_IOCCR_G1_IO4_Pos|macro|TSC_IOCCR_G1_IO4_Pos
DECL|TSC_IOCCR_G1_IO4|macro|TSC_IOCCR_G1_IO4
DECL|TSC_IOCCR_G2_IO1_Msk|macro|TSC_IOCCR_G2_IO1_Msk
DECL|TSC_IOCCR_G2_IO1_Pos|macro|TSC_IOCCR_G2_IO1_Pos
DECL|TSC_IOCCR_G2_IO1|macro|TSC_IOCCR_G2_IO1
DECL|TSC_IOCCR_G2_IO2_Msk|macro|TSC_IOCCR_G2_IO2_Msk
DECL|TSC_IOCCR_G2_IO2_Pos|macro|TSC_IOCCR_G2_IO2_Pos
DECL|TSC_IOCCR_G2_IO2|macro|TSC_IOCCR_G2_IO2
DECL|TSC_IOCCR_G2_IO3_Msk|macro|TSC_IOCCR_G2_IO3_Msk
DECL|TSC_IOCCR_G2_IO3_Pos|macro|TSC_IOCCR_G2_IO3_Pos
DECL|TSC_IOCCR_G2_IO3|macro|TSC_IOCCR_G2_IO3
DECL|TSC_IOCCR_G2_IO4_Msk|macro|TSC_IOCCR_G2_IO4_Msk
DECL|TSC_IOCCR_G2_IO4_Pos|macro|TSC_IOCCR_G2_IO4_Pos
DECL|TSC_IOCCR_G2_IO4|macro|TSC_IOCCR_G2_IO4
DECL|TSC_IOCCR_G3_IO1_Msk|macro|TSC_IOCCR_G3_IO1_Msk
DECL|TSC_IOCCR_G3_IO1_Pos|macro|TSC_IOCCR_G3_IO1_Pos
DECL|TSC_IOCCR_G3_IO1|macro|TSC_IOCCR_G3_IO1
DECL|TSC_IOCCR_G3_IO2_Msk|macro|TSC_IOCCR_G3_IO2_Msk
DECL|TSC_IOCCR_G3_IO2_Pos|macro|TSC_IOCCR_G3_IO2_Pos
DECL|TSC_IOCCR_G3_IO2|macro|TSC_IOCCR_G3_IO2
DECL|TSC_IOCCR_G3_IO3_Msk|macro|TSC_IOCCR_G3_IO3_Msk
DECL|TSC_IOCCR_G3_IO3_Pos|macro|TSC_IOCCR_G3_IO3_Pos
DECL|TSC_IOCCR_G3_IO3|macro|TSC_IOCCR_G3_IO3
DECL|TSC_IOCCR_G3_IO4_Msk|macro|TSC_IOCCR_G3_IO4_Msk
DECL|TSC_IOCCR_G3_IO4_Pos|macro|TSC_IOCCR_G3_IO4_Pos
DECL|TSC_IOCCR_G3_IO4|macro|TSC_IOCCR_G3_IO4
DECL|TSC_IOCCR_G4_IO1_Msk|macro|TSC_IOCCR_G4_IO1_Msk
DECL|TSC_IOCCR_G4_IO1_Pos|macro|TSC_IOCCR_G4_IO1_Pos
DECL|TSC_IOCCR_G4_IO1|macro|TSC_IOCCR_G4_IO1
DECL|TSC_IOCCR_G4_IO2_Msk|macro|TSC_IOCCR_G4_IO2_Msk
DECL|TSC_IOCCR_G4_IO2_Pos|macro|TSC_IOCCR_G4_IO2_Pos
DECL|TSC_IOCCR_G4_IO2|macro|TSC_IOCCR_G4_IO2
DECL|TSC_IOCCR_G4_IO3_Msk|macro|TSC_IOCCR_G4_IO3_Msk
DECL|TSC_IOCCR_G4_IO3_Pos|macro|TSC_IOCCR_G4_IO3_Pos
DECL|TSC_IOCCR_G4_IO3|macro|TSC_IOCCR_G4_IO3
DECL|TSC_IOCCR_G4_IO4_Msk|macro|TSC_IOCCR_G4_IO4_Msk
DECL|TSC_IOCCR_G4_IO4_Pos|macro|TSC_IOCCR_G4_IO4_Pos
DECL|TSC_IOCCR_G4_IO4|macro|TSC_IOCCR_G4_IO4
DECL|TSC_IOCCR_G5_IO1_Msk|macro|TSC_IOCCR_G5_IO1_Msk
DECL|TSC_IOCCR_G5_IO1_Pos|macro|TSC_IOCCR_G5_IO1_Pos
DECL|TSC_IOCCR_G5_IO1|macro|TSC_IOCCR_G5_IO1
DECL|TSC_IOCCR_G5_IO2_Msk|macro|TSC_IOCCR_G5_IO2_Msk
DECL|TSC_IOCCR_G5_IO2_Pos|macro|TSC_IOCCR_G5_IO2_Pos
DECL|TSC_IOCCR_G5_IO2|macro|TSC_IOCCR_G5_IO2
DECL|TSC_IOCCR_G5_IO3_Msk|macro|TSC_IOCCR_G5_IO3_Msk
DECL|TSC_IOCCR_G5_IO3_Pos|macro|TSC_IOCCR_G5_IO3_Pos
DECL|TSC_IOCCR_G5_IO3|macro|TSC_IOCCR_G5_IO3
DECL|TSC_IOCCR_G5_IO4_Msk|macro|TSC_IOCCR_G5_IO4_Msk
DECL|TSC_IOCCR_G5_IO4_Pos|macro|TSC_IOCCR_G5_IO4_Pos
DECL|TSC_IOCCR_G5_IO4|macro|TSC_IOCCR_G5_IO4
DECL|TSC_IOCCR_G6_IO1_Msk|macro|TSC_IOCCR_G6_IO1_Msk
DECL|TSC_IOCCR_G6_IO1_Pos|macro|TSC_IOCCR_G6_IO1_Pos
DECL|TSC_IOCCR_G6_IO1|macro|TSC_IOCCR_G6_IO1
DECL|TSC_IOCCR_G6_IO2_Msk|macro|TSC_IOCCR_G6_IO2_Msk
DECL|TSC_IOCCR_G6_IO2_Pos|macro|TSC_IOCCR_G6_IO2_Pos
DECL|TSC_IOCCR_G6_IO2|macro|TSC_IOCCR_G6_IO2
DECL|TSC_IOCCR_G6_IO3_Msk|macro|TSC_IOCCR_G6_IO3_Msk
DECL|TSC_IOCCR_G6_IO3_Pos|macro|TSC_IOCCR_G6_IO3_Pos
DECL|TSC_IOCCR_G6_IO3|macro|TSC_IOCCR_G6_IO3
DECL|TSC_IOCCR_G6_IO4_Msk|macro|TSC_IOCCR_G6_IO4_Msk
DECL|TSC_IOCCR_G6_IO4_Pos|macro|TSC_IOCCR_G6_IO4_Pos
DECL|TSC_IOCCR_G6_IO4|macro|TSC_IOCCR_G6_IO4
DECL|TSC_IOCCR_G7_IO1_Msk|macro|TSC_IOCCR_G7_IO1_Msk
DECL|TSC_IOCCR_G7_IO1_Pos|macro|TSC_IOCCR_G7_IO1_Pos
DECL|TSC_IOCCR_G7_IO1|macro|TSC_IOCCR_G7_IO1
DECL|TSC_IOCCR_G7_IO2_Msk|macro|TSC_IOCCR_G7_IO2_Msk
DECL|TSC_IOCCR_G7_IO2_Pos|macro|TSC_IOCCR_G7_IO2_Pos
DECL|TSC_IOCCR_G7_IO2|macro|TSC_IOCCR_G7_IO2
DECL|TSC_IOCCR_G7_IO3_Msk|macro|TSC_IOCCR_G7_IO3_Msk
DECL|TSC_IOCCR_G7_IO3_Pos|macro|TSC_IOCCR_G7_IO3_Pos
DECL|TSC_IOCCR_G7_IO3|macro|TSC_IOCCR_G7_IO3
DECL|TSC_IOCCR_G7_IO4_Msk|macro|TSC_IOCCR_G7_IO4_Msk
DECL|TSC_IOCCR_G7_IO4_Pos|macro|TSC_IOCCR_G7_IO4_Pos
DECL|TSC_IOCCR_G7_IO4|macro|TSC_IOCCR_G7_IO4
DECL|TSC_IOCCR_G8_IO1_Msk|macro|TSC_IOCCR_G8_IO1_Msk
DECL|TSC_IOCCR_G8_IO1_Pos|macro|TSC_IOCCR_G8_IO1_Pos
DECL|TSC_IOCCR_G8_IO1|macro|TSC_IOCCR_G8_IO1
DECL|TSC_IOCCR_G8_IO2_Msk|macro|TSC_IOCCR_G8_IO2_Msk
DECL|TSC_IOCCR_G8_IO2_Pos|macro|TSC_IOCCR_G8_IO2_Pos
DECL|TSC_IOCCR_G8_IO2|macro|TSC_IOCCR_G8_IO2
DECL|TSC_IOCCR_G8_IO3_Msk|macro|TSC_IOCCR_G8_IO3_Msk
DECL|TSC_IOCCR_G8_IO3_Pos|macro|TSC_IOCCR_G8_IO3_Pos
DECL|TSC_IOCCR_G8_IO3|macro|TSC_IOCCR_G8_IO3
DECL|TSC_IOCCR_G8_IO4_Msk|macro|TSC_IOCCR_G8_IO4_Msk
DECL|TSC_IOCCR_G8_IO4_Pos|macro|TSC_IOCCR_G8_IO4_Pos
DECL|TSC_IOCCR_G8_IO4|macro|TSC_IOCCR_G8_IO4
DECL|TSC_IOGCSR_G1E_Msk|macro|TSC_IOGCSR_G1E_Msk
DECL|TSC_IOGCSR_G1E_Pos|macro|TSC_IOGCSR_G1E_Pos
DECL|TSC_IOGCSR_G1E|macro|TSC_IOGCSR_G1E
DECL|TSC_IOGCSR_G1S_Msk|macro|TSC_IOGCSR_G1S_Msk
DECL|TSC_IOGCSR_G1S_Pos|macro|TSC_IOGCSR_G1S_Pos
DECL|TSC_IOGCSR_G1S|macro|TSC_IOGCSR_G1S
DECL|TSC_IOGCSR_G2E_Msk|macro|TSC_IOGCSR_G2E_Msk
DECL|TSC_IOGCSR_G2E_Pos|macro|TSC_IOGCSR_G2E_Pos
DECL|TSC_IOGCSR_G2E|macro|TSC_IOGCSR_G2E
DECL|TSC_IOGCSR_G2S_Msk|macro|TSC_IOGCSR_G2S_Msk
DECL|TSC_IOGCSR_G2S_Pos|macro|TSC_IOGCSR_G2S_Pos
DECL|TSC_IOGCSR_G2S|macro|TSC_IOGCSR_G2S
DECL|TSC_IOGCSR_G3E_Msk|macro|TSC_IOGCSR_G3E_Msk
DECL|TSC_IOGCSR_G3E_Pos|macro|TSC_IOGCSR_G3E_Pos
DECL|TSC_IOGCSR_G3E|macro|TSC_IOGCSR_G3E
DECL|TSC_IOGCSR_G3S_Msk|macro|TSC_IOGCSR_G3S_Msk
DECL|TSC_IOGCSR_G3S_Pos|macro|TSC_IOGCSR_G3S_Pos
DECL|TSC_IOGCSR_G3S|macro|TSC_IOGCSR_G3S
DECL|TSC_IOGCSR_G4E_Msk|macro|TSC_IOGCSR_G4E_Msk
DECL|TSC_IOGCSR_G4E_Pos|macro|TSC_IOGCSR_G4E_Pos
DECL|TSC_IOGCSR_G4E|macro|TSC_IOGCSR_G4E
DECL|TSC_IOGCSR_G4S_Msk|macro|TSC_IOGCSR_G4S_Msk
DECL|TSC_IOGCSR_G4S_Pos|macro|TSC_IOGCSR_G4S_Pos
DECL|TSC_IOGCSR_G4S|macro|TSC_IOGCSR_G4S
DECL|TSC_IOGCSR_G5E_Msk|macro|TSC_IOGCSR_G5E_Msk
DECL|TSC_IOGCSR_G5E_Pos|macro|TSC_IOGCSR_G5E_Pos
DECL|TSC_IOGCSR_G5E|macro|TSC_IOGCSR_G5E
DECL|TSC_IOGCSR_G5S_Msk|macro|TSC_IOGCSR_G5S_Msk
DECL|TSC_IOGCSR_G5S_Pos|macro|TSC_IOGCSR_G5S_Pos
DECL|TSC_IOGCSR_G5S|macro|TSC_IOGCSR_G5S
DECL|TSC_IOGCSR_G6E_Msk|macro|TSC_IOGCSR_G6E_Msk
DECL|TSC_IOGCSR_G6E_Pos|macro|TSC_IOGCSR_G6E_Pos
DECL|TSC_IOGCSR_G6E|macro|TSC_IOGCSR_G6E
DECL|TSC_IOGCSR_G6S_Msk|macro|TSC_IOGCSR_G6S_Msk
DECL|TSC_IOGCSR_G6S_Pos|macro|TSC_IOGCSR_G6S_Pos
DECL|TSC_IOGCSR_G6S|macro|TSC_IOGCSR_G6S
DECL|TSC_IOGCSR_G7E_Msk|macro|TSC_IOGCSR_G7E_Msk
DECL|TSC_IOGCSR_G7E_Pos|macro|TSC_IOGCSR_G7E_Pos
DECL|TSC_IOGCSR_G7E|macro|TSC_IOGCSR_G7E
DECL|TSC_IOGCSR_G7S_Msk|macro|TSC_IOGCSR_G7S_Msk
DECL|TSC_IOGCSR_G7S_Pos|macro|TSC_IOGCSR_G7S_Pos
DECL|TSC_IOGCSR_G7S|macro|TSC_IOGCSR_G7S
DECL|TSC_IOGCSR_G8E_Msk|macro|TSC_IOGCSR_G8E_Msk
DECL|TSC_IOGCSR_G8E_Pos|macro|TSC_IOGCSR_G8E_Pos
DECL|TSC_IOGCSR_G8E|macro|TSC_IOGCSR_G8E
DECL|TSC_IOGCSR_G8S_Msk|macro|TSC_IOGCSR_G8S_Msk
DECL|TSC_IOGCSR_G8S_Pos|macro|TSC_IOGCSR_G8S_Pos
DECL|TSC_IOGCSR_G8S|macro|TSC_IOGCSR_G8S
DECL|TSC_IOGXCR_CNT_Msk|macro|TSC_IOGXCR_CNT_Msk
DECL|TSC_IOGXCR_CNT_Pos|macro|TSC_IOGXCR_CNT_Pos
DECL|TSC_IOGXCR_CNT|macro|TSC_IOGXCR_CNT
DECL|TSC_IOHCR_G1_IO1_Msk|macro|TSC_IOHCR_G1_IO1_Msk
DECL|TSC_IOHCR_G1_IO1_Pos|macro|TSC_IOHCR_G1_IO1_Pos
DECL|TSC_IOHCR_G1_IO1|macro|TSC_IOHCR_G1_IO1
DECL|TSC_IOHCR_G1_IO2_Msk|macro|TSC_IOHCR_G1_IO2_Msk
DECL|TSC_IOHCR_G1_IO2_Pos|macro|TSC_IOHCR_G1_IO2_Pos
DECL|TSC_IOHCR_G1_IO2|macro|TSC_IOHCR_G1_IO2
DECL|TSC_IOHCR_G1_IO3_Msk|macro|TSC_IOHCR_G1_IO3_Msk
DECL|TSC_IOHCR_G1_IO3_Pos|macro|TSC_IOHCR_G1_IO3_Pos
DECL|TSC_IOHCR_G1_IO3|macro|TSC_IOHCR_G1_IO3
DECL|TSC_IOHCR_G1_IO4_Msk|macro|TSC_IOHCR_G1_IO4_Msk
DECL|TSC_IOHCR_G1_IO4_Pos|macro|TSC_IOHCR_G1_IO4_Pos
DECL|TSC_IOHCR_G1_IO4|macro|TSC_IOHCR_G1_IO4
DECL|TSC_IOHCR_G2_IO1_Msk|macro|TSC_IOHCR_G2_IO1_Msk
DECL|TSC_IOHCR_G2_IO1_Pos|macro|TSC_IOHCR_G2_IO1_Pos
DECL|TSC_IOHCR_G2_IO1|macro|TSC_IOHCR_G2_IO1
DECL|TSC_IOHCR_G2_IO2_Msk|macro|TSC_IOHCR_G2_IO2_Msk
DECL|TSC_IOHCR_G2_IO2_Pos|macro|TSC_IOHCR_G2_IO2_Pos
DECL|TSC_IOHCR_G2_IO2|macro|TSC_IOHCR_G2_IO2
DECL|TSC_IOHCR_G2_IO3_Msk|macro|TSC_IOHCR_G2_IO3_Msk
DECL|TSC_IOHCR_G2_IO3_Pos|macro|TSC_IOHCR_G2_IO3_Pos
DECL|TSC_IOHCR_G2_IO3|macro|TSC_IOHCR_G2_IO3
DECL|TSC_IOHCR_G2_IO4_Msk|macro|TSC_IOHCR_G2_IO4_Msk
DECL|TSC_IOHCR_G2_IO4_Pos|macro|TSC_IOHCR_G2_IO4_Pos
DECL|TSC_IOHCR_G2_IO4|macro|TSC_IOHCR_G2_IO4
DECL|TSC_IOHCR_G3_IO1_Msk|macro|TSC_IOHCR_G3_IO1_Msk
DECL|TSC_IOHCR_G3_IO1_Pos|macro|TSC_IOHCR_G3_IO1_Pos
DECL|TSC_IOHCR_G3_IO1|macro|TSC_IOHCR_G3_IO1
DECL|TSC_IOHCR_G3_IO2_Msk|macro|TSC_IOHCR_G3_IO2_Msk
DECL|TSC_IOHCR_G3_IO2_Pos|macro|TSC_IOHCR_G3_IO2_Pos
DECL|TSC_IOHCR_G3_IO2|macro|TSC_IOHCR_G3_IO2
DECL|TSC_IOHCR_G3_IO3_Msk|macro|TSC_IOHCR_G3_IO3_Msk
DECL|TSC_IOHCR_G3_IO3_Pos|macro|TSC_IOHCR_G3_IO3_Pos
DECL|TSC_IOHCR_G3_IO3|macro|TSC_IOHCR_G3_IO3
DECL|TSC_IOHCR_G3_IO4_Msk|macro|TSC_IOHCR_G3_IO4_Msk
DECL|TSC_IOHCR_G3_IO4_Pos|macro|TSC_IOHCR_G3_IO4_Pos
DECL|TSC_IOHCR_G3_IO4|macro|TSC_IOHCR_G3_IO4
DECL|TSC_IOHCR_G4_IO1_Msk|macro|TSC_IOHCR_G4_IO1_Msk
DECL|TSC_IOHCR_G4_IO1_Pos|macro|TSC_IOHCR_G4_IO1_Pos
DECL|TSC_IOHCR_G4_IO1|macro|TSC_IOHCR_G4_IO1
DECL|TSC_IOHCR_G4_IO2_Msk|macro|TSC_IOHCR_G4_IO2_Msk
DECL|TSC_IOHCR_G4_IO2_Pos|macro|TSC_IOHCR_G4_IO2_Pos
DECL|TSC_IOHCR_G4_IO2|macro|TSC_IOHCR_G4_IO2
DECL|TSC_IOHCR_G4_IO3_Msk|macro|TSC_IOHCR_G4_IO3_Msk
DECL|TSC_IOHCR_G4_IO3_Pos|macro|TSC_IOHCR_G4_IO3_Pos
DECL|TSC_IOHCR_G4_IO3|macro|TSC_IOHCR_G4_IO3
DECL|TSC_IOHCR_G4_IO4_Msk|macro|TSC_IOHCR_G4_IO4_Msk
DECL|TSC_IOHCR_G4_IO4_Pos|macro|TSC_IOHCR_G4_IO4_Pos
DECL|TSC_IOHCR_G4_IO4|macro|TSC_IOHCR_G4_IO4
DECL|TSC_IOHCR_G5_IO1_Msk|macro|TSC_IOHCR_G5_IO1_Msk
DECL|TSC_IOHCR_G5_IO1_Pos|macro|TSC_IOHCR_G5_IO1_Pos
DECL|TSC_IOHCR_G5_IO1|macro|TSC_IOHCR_G5_IO1
DECL|TSC_IOHCR_G5_IO2_Msk|macro|TSC_IOHCR_G5_IO2_Msk
DECL|TSC_IOHCR_G5_IO2_Pos|macro|TSC_IOHCR_G5_IO2_Pos
DECL|TSC_IOHCR_G5_IO2|macro|TSC_IOHCR_G5_IO2
DECL|TSC_IOHCR_G5_IO3_Msk|macro|TSC_IOHCR_G5_IO3_Msk
DECL|TSC_IOHCR_G5_IO3_Pos|macro|TSC_IOHCR_G5_IO3_Pos
DECL|TSC_IOHCR_G5_IO3|macro|TSC_IOHCR_G5_IO3
DECL|TSC_IOHCR_G5_IO4_Msk|macro|TSC_IOHCR_G5_IO4_Msk
DECL|TSC_IOHCR_G5_IO4_Pos|macro|TSC_IOHCR_G5_IO4_Pos
DECL|TSC_IOHCR_G5_IO4|macro|TSC_IOHCR_G5_IO4
DECL|TSC_IOHCR_G6_IO1_Msk|macro|TSC_IOHCR_G6_IO1_Msk
DECL|TSC_IOHCR_G6_IO1_Pos|macro|TSC_IOHCR_G6_IO1_Pos
DECL|TSC_IOHCR_G6_IO1|macro|TSC_IOHCR_G6_IO1
DECL|TSC_IOHCR_G6_IO2_Msk|macro|TSC_IOHCR_G6_IO2_Msk
DECL|TSC_IOHCR_G6_IO2_Pos|macro|TSC_IOHCR_G6_IO2_Pos
DECL|TSC_IOHCR_G6_IO2|macro|TSC_IOHCR_G6_IO2
DECL|TSC_IOHCR_G6_IO3_Msk|macro|TSC_IOHCR_G6_IO3_Msk
DECL|TSC_IOHCR_G6_IO3_Pos|macro|TSC_IOHCR_G6_IO3_Pos
DECL|TSC_IOHCR_G6_IO3|macro|TSC_IOHCR_G6_IO3
DECL|TSC_IOHCR_G6_IO4_Msk|macro|TSC_IOHCR_G6_IO4_Msk
DECL|TSC_IOHCR_G6_IO4_Pos|macro|TSC_IOHCR_G6_IO4_Pos
DECL|TSC_IOHCR_G6_IO4|macro|TSC_IOHCR_G6_IO4
DECL|TSC_IOHCR_G7_IO1_Msk|macro|TSC_IOHCR_G7_IO1_Msk
DECL|TSC_IOHCR_G7_IO1_Pos|macro|TSC_IOHCR_G7_IO1_Pos
DECL|TSC_IOHCR_G7_IO1|macro|TSC_IOHCR_G7_IO1
DECL|TSC_IOHCR_G7_IO2_Msk|macro|TSC_IOHCR_G7_IO2_Msk
DECL|TSC_IOHCR_G7_IO2_Pos|macro|TSC_IOHCR_G7_IO2_Pos
DECL|TSC_IOHCR_G7_IO2|macro|TSC_IOHCR_G7_IO2
DECL|TSC_IOHCR_G7_IO3_Msk|macro|TSC_IOHCR_G7_IO3_Msk
DECL|TSC_IOHCR_G7_IO3_Pos|macro|TSC_IOHCR_G7_IO3_Pos
DECL|TSC_IOHCR_G7_IO3|macro|TSC_IOHCR_G7_IO3
DECL|TSC_IOHCR_G7_IO4_Msk|macro|TSC_IOHCR_G7_IO4_Msk
DECL|TSC_IOHCR_G7_IO4_Pos|macro|TSC_IOHCR_G7_IO4_Pos
DECL|TSC_IOHCR_G7_IO4|macro|TSC_IOHCR_G7_IO4
DECL|TSC_IOHCR_G8_IO1_Msk|macro|TSC_IOHCR_G8_IO1_Msk
DECL|TSC_IOHCR_G8_IO1_Pos|macro|TSC_IOHCR_G8_IO1_Pos
DECL|TSC_IOHCR_G8_IO1|macro|TSC_IOHCR_G8_IO1
DECL|TSC_IOHCR_G8_IO2_Msk|macro|TSC_IOHCR_G8_IO2_Msk
DECL|TSC_IOHCR_G8_IO2_Pos|macro|TSC_IOHCR_G8_IO2_Pos
DECL|TSC_IOHCR_G8_IO2|macro|TSC_IOHCR_G8_IO2
DECL|TSC_IOHCR_G8_IO3_Msk|macro|TSC_IOHCR_G8_IO3_Msk
DECL|TSC_IOHCR_G8_IO3_Pos|macro|TSC_IOHCR_G8_IO3_Pos
DECL|TSC_IOHCR_G8_IO3|macro|TSC_IOHCR_G8_IO3
DECL|TSC_IOHCR_G8_IO4_Msk|macro|TSC_IOHCR_G8_IO4_Msk
DECL|TSC_IOHCR_G8_IO4_Pos|macro|TSC_IOHCR_G8_IO4_Pos
DECL|TSC_IOHCR_G8_IO4|macro|TSC_IOHCR_G8_IO4
DECL|TSC_IOSCR_G1_IO1_Msk|macro|TSC_IOSCR_G1_IO1_Msk
DECL|TSC_IOSCR_G1_IO1_Pos|macro|TSC_IOSCR_G1_IO1_Pos
DECL|TSC_IOSCR_G1_IO1|macro|TSC_IOSCR_G1_IO1
DECL|TSC_IOSCR_G1_IO2_Msk|macro|TSC_IOSCR_G1_IO2_Msk
DECL|TSC_IOSCR_G1_IO2_Pos|macro|TSC_IOSCR_G1_IO2_Pos
DECL|TSC_IOSCR_G1_IO2|macro|TSC_IOSCR_G1_IO2
DECL|TSC_IOSCR_G1_IO3_Msk|macro|TSC_IOSCR_G1_IO3_Msk
DECL|TSC_IOSCR_G1_IO3_Pos|macro|TSC_IOSCR_G1_IO3_Pos
DECL|TSC_IOSCR_G1_IO3|macro|TSC_IOSCR_G1_IO3
DECL|TSC_IOSCR_G1_IO4_Msk|macro|TSC_IOSCR_G1_IO4_Msk
DECL|TSC_IOSCR_G1_IO4_Pos|macro|TSC_IOSCR_G1_IO4_Pos
DECL|TSC_IOSCR_G1_IO4|macro|TSC_IOSCR_G1_IO4
DECL|TSC_IOSCR_G2_IO1_Msk|macro|TSC_IOSCR_G2_IO1_Msk
DECL|TSC_IOSCR_G2_IO1_Pos|macro|TSC_IOSCR_G2_IO1_Pos
DECL|TSC_IOSCR_G2_IO1|macro|TSC_IOSCR_G2_IO1
DECL|TSC_IOSCR_G2_IO2_Msk|macro|TSC_IOSCR_G2_IO2_Msk
DECL|TSC_IOSCR_G2_IO2_Pos|macro|TSC_IOSCR_G2_IO2_Pos
DECL|TSC_IOSCR_G2_IO2|macro|TSC_IOSCR_G2_IO2
DECL|TSC_IOSCR_G2_IO3_Msk|macro|TSC_IOSCR_G2_IO3_Msk
DECL|TSC_IOSCR_G2_IO3_Pos|macro|TSC_IOSCR_G2_IO3_Pos
DECL|TSC_IOSCR_G2_IO3|macro|TSC_IOSCR_G2_IO3
DECL|TSC_IOSCR_G2_IO4_Msk|macro|TSC_IOSCR_G2_IO4_Msk
DECL|TSC_IOSCR_G2_IO4_Pos|macro|TSC_IOSCR_G2_IO4_Pos
DECL|TSC_IOSCR_G2_IO4|macro|TSC_IOSCR_G2_IO4
DECL|TSC_IOSCR_G3_IO1_Msk|macro|TSC_IOSCR_G3_IO1_Msk
DECL|TSC_IOSCR_G3_IO1_Pos|macro|TSC_IOSCR_G3_IO1_Pos
DECL|TSC_IOSCR_G3_IO1|macro|TSC_IOSCR_G3_IO1
DECL|TSC_IOSCR_G3_IO2_Msk|macro|TSC_IOSCR_G3_IO2_Msk
DECL|TSC_IOSCR_G3_IO2_Pos|macro|TSC_IOSCR_G3_IO2_Pos
DECL|TSC_IOSCR_G3_IO2|macro|TSC_IOSCR_G3_IO2
DECL|TSC_IOSCR_G3_IO3_Msk|macro|TSC_IOSCR_G3_IO3_Msk
DECL|TSC_IOSCR_G3_IO3_Pos|macro|TSC_IOSCR_G3_IO3_Pos
DECL|TSC_IOSCR_G3_IO3|macro|TSC_IOSCR_G3_IO3
DECL|TSC_IOSCR_G3_IO4_Msk|macro|TSC_IOSCR_G3_IO4_Msk
DECL|TSC_IOSCR_G3_IO4_Pos|macro|TSC_IOSCR_G3_IO4_Pos
DECL|TSC_IOSCR_G3_IO4|macro|TSC_IOSCR_G3_IO4
DECL|TSC_IOSCR_G4_IO1_Msk|macro|TSC_IOSCR_G4_IO1_Msk
DECL|TSC_IOSCR_G4_IO1_Pos|macro|TSC_IOSCR_G4_IO1_Pos
DECL|TSC_IOSCR_G4_IO1|macro|TSC_IOSCR_G4_IO1
DECL|TSC_IOSCR_G4_IO2_Msk|macro|TSC_IOSCR_G4_IO2_Msk
DECL|TSC_IOSCR_G4_IO2_Pos|macro|TSC_IOSCR_G4_IO2_Pos
DECL|TSC_IOSCR_G4_IO2|macro|TSC_IOSCR_G4_IO2
DECL|TSC_IOSCR_G4_IO3_Msk|macro|TSC_IOSCR_G4_IO3_Msk
DECL|TSC_IOSCR_G4_IO3_Pos|macro|TSC_IOSCR_G4_IO3_Pos
DECL|TSC_IOSCR_G4_IO3|macro|TSC_IOSCR_G4_IO3
DECL|TSC_IOSCR_G4_IO4_Msk|macro|TSC_IOSCR_G4_IO4_Msk
DECL|TSC_IOSCR_G4_IO4_Pos|macro|TSC_IOSCR_G4_IO4_Pos
DECL|TSC_IOSCR_G4_IO4|macro|TSC_IOSCR_G4_IO4
DECL|TSC_IOSCR_G5_IO1_Msk|macro|TSC_IOSCR_G5_IO1_Msk
DECL|TSC_IOSCR_G5_IO1_Pos|macro|TSC_IOSCR_G5_IO1_Pos
DECL|TSC_IOSCR_G5_IO1|macro|TSC_IOSCR_G5_IO1
DECL|TSC_IOSCR_G5_IO2_Msk|macro|TSC_IOSCR_G5_IO2_Msk
DECL|TSC_IOSCR_G5_IO2_Pos|macro|TSC_IOSCR_G5_IO2_Pos
DECL|TSC_IOSCR_G5_IO2|macro|TSC_IOSCR_G5_IO2
DECL|TSC_IOSCR_G5_IO3_Msk|macro|TSC_IOSCR_G5_IO3_Msk
DECL|TSC_IOSCR_G5_IO3_Pos|macro|TSC_IOSCR_G5_IO3_Pos
DECL|TSC_IOSCR_G5_IO3|macro|TSC_IOSCR_G5_IO3
DECL|TSC_IOSCR_G5_IO4_Msk|macro|TSC_IOSCR_G5_IO4_Msk
DECL|TSC_IOSCR_G5_IO4_Pos|macro|TSC_IOSCR_G5_IO4_Pos
DECL|TSC_IOSCR_G5_IO4|macro|TSC_IOSCR_G5_IO4
DECL|TSC_IOSCR_G6_IO1_Msk|macro|TSC_IOSCR_G6_IO1_Msk
DECL|TSC_IOSCR_G6_IO1_Pos|macro|TSC_IOSCR_G6_IO1_Pos
DECL|TSC_IOSCR_G6_IO1|macro|TSC_IOSCR_G6_IO1
DECL|TSC_IOSCR_G6_IO2_Msk|macro|TSC_IOSCR_G6_IO2_Msk
DECL|TSC_IOSCR_G6_IO2_Pos|macro|TSC_IOSCR_G6_IO2_Pos
DECL|TSC_IOSCR_G6_IO2|macro|TSC_IOSCR_G6_IO2
DECL|TSC_IOSCR_G6_IO3_Msk|macro|TSC_IOSCR_G6_IO3_Msk
DECL|TSC_IOSCR_G6_IO3_Pos|macro|TSC_IOSCR_G6_IO3_Pos
DECL|TSC_IOSCR_G6_IO3|macro|TSC_IOSCR_G6_IO3
DECL|TSC_IOSCR_G6_IO4_Msk|macro|TSC_IOSCR_G6_IO4_Msk
DECL|TSC_IOSCR_G6_IO4_Pos|macro|TSC_IOSCR_G6_IO4_Pos
DECL|TSC_IOSCR_G6_IO4|macro|TSC_IOSCR_G6_IO4
DECL|TSC_IOSCR_G7_IO1_Msk|macro|TSC_IOSCR_G7_IO1_Msk
DECL|TSC_IOSCR_G7_IO1_Pos|macro|TSC_IOSCR_G7_IO1_Pos
DECL|TSC_IOSCR_G7_IO1|macro|TSC_IOSCR_G7_IO1
DECL|TSC_IOSCR_G7_IO2_Msk|macro|TSC_IOSCR_G7_IO2_Msk
DECL|TSC_IOSCR_G7_IO2_Pos|macro|TSC_IOSCR_G7_IO2_Pos
DECL|TSC_IOSCR_G7_IO2|macro|TSC_IOSCR_G7_IO2
DECL|TSC_IOSCR_G7_IO3_Msk|macro|TSC_IOSCR_G7_IO3_Msk
DECL|TSC_IOSCR_G7_IO3_Pos|macro|TSC_IOSCR_G7_IO3_Pos
DECL|TSC_IOSCR_G7_IO3|macro|TSC_IOSCR_G7_IO3
DECL|TSC_IOSCR_G7_IO4_Msk|macro|TSC_IOSCR_G7_IO4_Msk
DECL|TSC_IOSCR_G7_IO4_Pos|macro|TSC_IOSCR_G7_IO4_Pos
DECL|TSC_IOSCR_G7_IO4|macro|TSC_IOSCR_G7_IO4
DECL|TSC_IOSCR_G8_IO1_Msk|macro|TSC_IOSCR_G8_IO1_Msk
DECL|TSC_IOSCR_G8_IO1_Pos|macro|TSC_IOSCR_G8_IO1_Pos
DECL|TSC_IOSCR_G8_IO1|macro|TSC_IOSCR_G8_IO1
DECL|TSC_IOSCR_G8_IO2_Msk|macro|TSC_IOSCR_G8_IO2_Msk
DECL|TSC_IOSCR_G8_IO2_Pos|macro|TSC_IOSCR_G8_IO2_Pos
DECL|TSC_IOSCR_G8_IO2|macro|TSC_IOSCR_G8_IO2
DECL|TSC_IOSCR_G8_IO3_Msk|macro|TSC_IOSCR_G8_IO3_Msk
DECL|TSC_IOSCR_G8_IO3_Pos|macro|TSC_IOSCR_G8_IO3_Pos
DECL|TSC_IOSCR_G8_IO3|macro|TSC_IOSCR_G8_IO3
DECL|TSC_IOSCR_G8_IO4_Msk|macro|TSC_IOSCR_G8_IO4_Msk
DECL|TSC_IOSCR_G8_IO4_Pos|macro|TSC_IOSCR_G8_IO4_Pos
DECL|TSC_IOSCR_G8_IO4|macro|TSC_IOSCR_G8_IO4
DECL|TSC_IRQn|enumerator|TSC_IRQn = 8, /*!< TSC Interrupt */
DECL|TSC_ISR_EOAF_Msk|macro|TSC_ISR_EOAF_Msk
DECL|TSC_ISR_EOAF_Pos|macro|TSC_ISR_EOAF_Pos
DECL|TSC_ISR_EOAF|macro|TSC_ISR_EOAF
DECL|TSC_ISR_MCEF_Msk|macro|TSC_ISR_MCEF_Msk
DECL|TSC_ISR_MCEF_Pos|macro|TSC_ISR_MCEF_Pos
DECL|TSC_ISR_MCEF|macro|TSC_ISR_MCEF
DECL|TSC_TypeDef|typedef|} TSC_TypeDef;
DECL|TSC|macro|TSC
DECL|TSDR|member|__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
DECL|TSSSR|member|__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
DECL|TSTR|member|__IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
DECL|TXCRCR|member|__IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */
DECL|TXDR|member|__IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
DECL|UID_BASE|macro|UID_BASE
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 27, /*!< USART1 Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 28, /*!< USART2 Interrupt */
DECL|USART2|macro|USART2
DECL|USART_BRR_DIV_FRACTION_Msk|macro|USART_BRR_DIV_FRACTION_Msk
DECL|USART_BRR_DIV_FRACTION_Pos|macro|USART_BRR_DIV_FRACTION_Pos
DECL|USART_BRR_DIV_FRACTION|macro|USART_BRR_DIV_FRACTION
DECL|USART_BRR_DIV_MANTISSA_Msk|macro|USART_BRR_DIV_MANTISSA_Msk
DECL|USART_BRR_DIV_MANTISSA_Pos|macro|USART_BRR_DIV_MANTISSA_Pos
DECL|USART_BRR_DIV_MANTISSA|macro|USART_BRR_DIV_MANTISSA
DECL|USART_CR1_CMIE_Msk|macro|USART_CR1_CMIE_Msk
DECL|USART_CR1_CMIE_Pos|macro|USART_CR1_CMIE_Pos
DECL|USART_CR1_CMIE|macro|USART_CR1_CMIE
DECL|USART_CR1_DEAT_0|macro|USART_CR1_DEAT_0
DECL|USART_CR1_DEAT_1|macro|USART_CR1_DEAT_1
DECL|USART_CR1_DEAT_2|macro|USART_CR1_DEAT_2
DECL|USART_CR1_DEAT_3|macro|USART_CR1_DEAT_3
DECL|USART_CR1_DEAT_4|macro|USART_CR1_DEAT_4
DECL|USART_CR1_DEAT_Msk|macro|USART_CR1_DEAT_Msk
DECL|USART_CR1_DEAT_Pos|macro|USART_CR1_DEAT_Pos
DECL|USART_CR1_DEAT|macro|USART_CR1_DEAT
DECL|USART_CR1_DEDT_0|macro|USART_CR1_DEDT_0
DECL|USART_CR1_DEDT_1|macro|USART_CR1_DEDT_1
DECL|USART_CR1_DEDT_2|macro|USART_CR1_DEDT_2
DECL|USART_CR1_DEDT_3|macro|USART_CR1_DEDT_3
DECL|USART_CR1_DEDT_4|macro|USART_CR1_DEDT_4
DECL|USART_CR1_DEDT_Msk|macro|USART_CR1_DEDT_Msk
DECL|USART_CR1_DEDT_Pos|macro|USART_CR1_DEDT_Pos
DECL|USART_CR1_DEDT|macro|USART_CR1_DEDT
DECL|USART_CR1_EOBIE_Msk|macro|USART_CR1_EOBIE_Msk
DECL|USART_CR1_EOBIE_Pos|macro|USART_CR1_EOBIE_Pos
DECL|USART_CR1_EOBIE|macro|USART_CR1_EOBIE
DECL|USART_CR1_IDLEIE_Msk|macro|USART_CR1_IDLEIE_Msk
DECL|USART_CR1_IDLEIE_Pos|macro|USART_CR1_IDLEIE_Pos
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M0_Msk|macro|USART_CR1_M0_Msk
DECL|USART_CR1_M0_Pos|macro|USART_CR1_M0_Pos
DECL|USART_CR1_M0|macro|USART_CR1_M0
DECL|USART_CR1_M1_Msk|macro|USART_CR1_M1_Msk
DECL|USART_CR1_M1_Pos|macro|USART_CR1_M1_Pos
DECL|USART_CR1_M1|macro|USART_CR1_M1
DECL|USART_CR1_MME_Msk|macro|USART_CR1_MME_Msk
DECL|USART_CR1_MME_Pos|macro|USART_CR1_MME_Pos
DECL|USART_CR1_MME|macro|USART_CR1_MME
DECL|USART_CR1_M_Msk|macro|USART_CR1_M_Msk
DECL|USART_CR1_M_Pos|macro|USART_CR1_M_Pos
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_OVER8_Msk|macro|USART_CR1_OVER8_Msk
DECL|USART_CR1_OVER8_Pos|macro|USART_CR1_OVER8_Pos
DECL|USART_CR1_OVER8|macro|USART_CR1_OVER8
DECL|USART_CR1_PCE_Msk|macro|USART_CR1_PCE_Msk
DECL|USART_CR1_PCE_Pos|macro|USART_CR1_PCE_Pos
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE_Msk|macro|USART_CR1_PEIE_Msk
DECL|USART_CR1_PEIE_Pos|macro|USART_CR1_PEIE_Pos
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS_Msk|macro|USART_CR1_PS_Msk
DECL|USART_CR1_PS_Pos|macro|USART_CR1_PS_Pos
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE_Msk|macro|USART_CR1_RE_Msk
DECL|USART_CR1_RE_Pos|macro|USART_CR1_RE_Pos
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RTOIE_Msk|macro|USART_CR1_RTOIE_Msk
DECL|USART_CR1_RTOIE_Pos|macro|USART_CR1_RTOIE_Pos
DECL|USART_CR1_RTOIE|macro|USART_CR1_RTOIE
DECL|USART_CR1_RXNEIE_Msk|macro|USART_CR1_RXNEIE_Msk
DECL|USART_CR1_RXNEIE_Pos|macro|USART_CR1_RXNEIE_Pos
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_TCIE_Msk|macro|USART_CR1_TCIE_Msk
DECL|USART_CR1_TCIE_Pos|macro|USART_CR1_TCIE_Pos
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE_Msk|macro|USART_CR1_TE_Msk
DECL|USART_CR1_TE_Pos|macro|USART_CR1_TE_Pos
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE_Msk|macro|USART_CR1_TXEIE_Msk
DECL|USART_CR1_TXEIE_Pos|macro|USART_CR1_TXEIE_Pos
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UESM_Msk|macro|USART_CR1_UESM_Msk
DECL|USART_CR1_UESM_Pos|macro|USART_CR1_UESM_Pos
DECL|USART_CR1_UESM|macro|USART_CR1_UESM
DECL|USART_CR1_UE_Msk|macro|USART_CR1_UE_Msk
DECL|USART_CR1_UE_Pos|macro|USART_CR1_UE_Pos
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE_Msk|macro|USART_CR1_WAKE_Msk
DECL|USART_CR1_WAKE_Pos|macro|USART_CR1_WAKE_Pos
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ABREN_Msk|macro|USART_CR2_ABREN_Msk
DECL|USART_CR2_ABREN_Pos|macro|USART_CR2_ABREN_Pos
DECL|USART_CR2_ABREN|macro|USART_CR2_ABREN
DECL|USART_CR2_ABRMODE_0|macro|USART_CR2_ABRMODE_0
DECL|USART_CR2_ABRMODE_1|macro|USART_CR2_ABRMODE_1
DECL|USART_CR2_ABRMODE_Msk|macro|USART_CR2_ABRMODE_Msk
DECL|USART_CR2_ABRMODE_Pos|macro|USART_CR2_ABRMODE_Pos
DECL|USART_CR2_ABRMODE|macro|USART_CR2_ABRMODE
DECL|USART_CR2_ADDM7_Msk|macro|USART_CR2_ADDM7_Msk
DECL|USART_CR2_ADDM7_Pos|macro|USART_CR2_ADDM7_Pos
DECL|USART_CR2_ADDM7|macro|USART_CR2_ADDM7
DECL|USART_CR2_ADD_Msk|macro|USART_CR2_ADD_Msk
DECL|USART_CR2_ADD_Pos|macro|USART_CR2_ADD_Pos
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN_Msk|macro|USART_CR2_CLKEN_Msk
DECL|USART_CR2_CLKEN_Pos|macro|USART_CR2_CLKEN_Pos
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA_Msk|macro|USART_CR2_CPHA_Msk
DECL|USART_CR2_CPHA_Pos|macro|USART_CR2_CPHA_Pos
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL_Msk|macro|USART_CR2_CPOL_Msk
DECL|USART_CR2_CPOL_Pos|macro|USART_CR2_CPOL_Pos
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_DATAINV_Msk|macro|USART_CR2_DATAINV_Msk
DECL|USART_CR2_DATAINV_Pos|macro|USART_CR2_DATAINV_Pos
DECL|USART_CR2_DATAINV|macro|USART_CR2_DATAINV
DECL|USART_CR2_LBCL_Msk|macro|USART_CR2_LBCL_Msk
DECL|USART_CR2_LBCL_Pos|macro|USART_CR2_LBCL_Pos
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE_Msk|macro|USART_CR2_LBDIE_Msk
DECL|USART_CR2_LBDIE_Pos|macro|USART_CR2_LBDIE_Pos
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL_Msk|macro|USART_CR2_LBDL_Msk
DECL|USART_CR2_LBDL_Pos|macro|USART_CR2_LBDL_Pos
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN_Msk|macro|USART_CR2_LINEN_Msk
DECL|USART_CR2_LINEN_Pos|macro|USART_CR2_LINEN_Pos
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_MSBFIRST_Msk|macro|USART_CR2_MSBFIRST_Msk
DECL|USART_CR2_MSBFIRST_Pos|macro|USART_CR2_MSBFIRST_Pos
DECL|USART_CR2_MSBFIRST|macro|USART_CR2_MSBFIRST
DECL|USART_CR2_RTOEN_Msk|macro|USART_CR2_RTOEN_Msk
DECL|USART_CR2_RTOEN_Pos|macro|USART_CR2_RTOEN_Pos
DECL|USART_CR2_RTOEN|macro|USART_CR2_RTOEN
DECL|USART_CR2_RXINV_Msk|macro|USART_CR2_RXINV_Msk
DECL|USART_CR2_RXINV_Pos|macro|USART_CR2_RXINV_Pos
DECL|USART_CR2_RXINV|macro|USART_CR2_RXINV
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP_Msk|macro|USART_CR2_STOP_Msk
DECL|USART_CR2_STOP_Pos|macro|USART_CR2_STOP_Pos
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR2_SWAP_Msk|macro|USART_CR2_SWAP_Msk
DECL|USART_CR2_SWAP_Pos|macro|USART_CR2_SWAP_Pos
DECL|USART_CR2_SWAP|macro|USART_CR2_SWAP
DECL|USART_CR2_TXINV_Msk|macro|USART_CR2_TXINV_Msk
DECL|USART_CR2_TXINV_Pos|macro|USART_CR2_TXINV_Pos
DECL|USART_CR2_TXINV|macro|USART_CR2_TXINV
DECL|USART_CR3_CTSE_Msk|macro|USART_CR3_CTSE_Msk
DECL|USART_CR3_CTSE_Pos|macro|USART_CR3_CTSE_Pos
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE_Msk|macro|USART_CR3_CTSIE_Msk
DECL|USART_CR3_CTSIE_Pos|macro|USART_CR3_CTSIE_Pos
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DDRE_Msk|macro|USART_CR3_DDRE_Msk
DECL|USART_CR3_DDRE_Pos|macro|USART_CR3_DDRE_Pos
DECL|USART_CR3_DDRE|macro|USART_CR3_DDRE
DECL|USART_CR3_DEM_Msk|macro|USART_CR3_DEM_Msk
DECL|USART_CR3_DEM_Pos|macro|USART_CR3_DEM_Pos
DECL|USART_CR3_DEM|macro|USART_CR3_DEM
DECL|USART_CR3_DEP_Msk|macro|USART_CR3_DEP_Msk
DECL|USART_CR3_DEP_Pos|macro|USART_CR3_DEP_Pos
DECL|USART_CR3_DEP|macro|USART_CR3_DEP
DECL|USART_CR3_DMAR_Msk|macro|USART_CR3_DMAR_Msk
DECL|USART_CR3_DMAR_Pos|macro|USART_CR3_DMAR_Pos
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT_Msk|macro|USART_CR3_DMAT_Msk
DECL|USART_CR3_DMAT_Pos|macro|USART_CR3_DMAT_Pos
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE_Msk|macro|USART_CR3_EIE_Msk
DECL|USART_CR3_EIE_Pos|macro|USART_CR3_EIE_Pos
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL_Msk|macro|USART_CR3_HDSEL_Msk
DECL|USART_CR3_HDSEL_Pos|macro|USART_CR3_HDSEL_Pos
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN_Msk|macro|USART_CR3_IREN_Msk
DECL|USART_CR3_IREN_Pos|macro|USART_CR3_IREN_Pos
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP_Msk|macro|USART_CR3_IRLP_Msk
DECL|USART_CR3_IRLP_Pos|macro|USART_CR3_IRLP_Pos
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK_Msk|macro|USART_CR3_NACK_Msk
DECL|USART_CR3_NACK_Pos|macro|USART_CR3_NACK_Pos
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_ONEBIT_Msk|macro|USART_CR3_ONEBIT_Msk
DECL|USART_CR3_ONEBIT_Pos|macro|USART_CR3_ONEBIT_Pos
DECL|USART_CR3_ONEBIT|macro|USART_CR3_ONEBIT
DECL|USART_CR3_OVRDIS_Msk|macro|USART_CR3_OVRDIS_Msk
DECL|USART_CR3_OVRDIS_Pos|macro|USART_CR3_OVRDIS_Pos
DECL|USART_CR3_OVRDIS|macro|USART_CR3_OVRDIS
DECL|USART_CR3_RTSE_Msk|macro|USART_CR3_RTSE_Msk
DECL|USART_CR3_RTSE_Pos|macro|USART_CR3_RTSE_Pos
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCARCNT_0|macro|USART_CR3_SCARCNT_0
DECL|USART_CR3_SCARCNT_1|macro|USART_CR3_SCARCNT_1
DECL|USART_CR3_SCARCNT_2|macro|USART_CR3_SCARCNT_2
DECL|USART_CR3_SCARCNT_Msk|macro|USART_CR3_SCARCNT_Msk
DECL|USART_CR3_SCARCNT_Pos|macro|USART_CR3_SCARCNT_Pos
DECL|USART_CR3_SCARCNT|macro|USART_CR3_SCARCNT
DECL|USART_CR3_SCEN_Msk|macro|USART_CR3_SCEN_Msk
DECL|USART_CR3_SCEN_Pos|macro|USART_CR3_SCEN_Pos
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_CR3_UCESM_Msk|macro|USART_CR3_UCESM_Msk
DECL|USART_CR3_UCESM_Pos|macro|USART_CR3_UCESM_Pos
DECL|USART_CR3_UCESM|macro|USART_CR3_UCESM
DECL|USART_CR3_WUFIE_Msk|macro|USART_CR3_WUFIE_Msk
DECL|USART_CR3_WUFIE_Pos|macro|USART_CR3_WUFIE_Pos
DECL|USART_CR3_WUFIE|macro|USART_CR3_WUFIE
DECL|USART_CR3_WUS_0|macro|USART_CR3_WUS_0
DECL|USART_CR3_WUS_1|macro|USART_CR3_WUS_1
DECL|USART_CR3_WUS_Msk|macro|USART_CR3_WUS_Msk
DECL|USART_CR3_WUS_Pos|macro|USART_CR3_WUS_Pos
DECL|USART_CR3_WUS|macro|USART_CR3_WUS
DECL|USART_GTPR_GT_Msk|macro|USART_GTPR_GT_Msk
DECL|USART_GTPR_GT_Pos|macro|USART_GTPR_GT_Pos
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_Msk|macro|USART_GTPR_PSC_Msk
DECL|USART_GTPR_PSC_Pos|macro|USART_GTPR_PSC_Pos
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_ICR_CMCF_Msk|macro|USART_ICR_CMCF_Msk
DECL|USART_ICR_CMCF_Pos|macro|USART_ICR_CMCF_Pos
DECL|USART_ICR_CMCF|macro|USART_ICR_CMCF
DECL|USART_ICR_CTSCF_Msk|macro|USART_ICR_CTSCF_Msk
DECL|USART_ICR_CTSCF_Pos|macro|USART_ICR_CTSCF_Pos
DECL|USART_ICR_CTSCF|macro|USART_ICR_CTSCF
DECL|USART_ICR_EOBCF_Msk|macro|USART_ICR_EOBCF_Msk
DECL|USART_ICR_EOBCF_Pos|macro|USART_ICR_EOBCF_Pos
DECL|USART_ICR_EOBCF|macro|USART_ICR_EOBCF
DECL|USART_ICR_FECF_Msk|macro|USART_ICR_FECF_Msk
DECL|USART_ICR_FECF_Pos|macro|USART_ICR_FECF_Pos
DECL|USART_ICR_FECF|macro|USART_ICR_FECF
DECL|USART_ICR_IDLECF_Msk|macro|USART_ICR_IDLECF_Msk
DECL|USART_ICR_IDLECF_Pos|macro|USART_ICR_IDLECF_Pos
DECL|USART_ICR_IDLECF|macro|USART_ICR_IDLECF
DECL|USART_ICR_LBDCF_Msk|macro|USART_ICR_LBDCF_Msk
DECL|USART_ICR_LBDCF_Pos|macro|USART_ICR_LBDCF_Pos
DECL|USART_ICR_LBDCF|macro|USART_ICR_LBDCF
DECL|USART_ICR_NCF_Msk|macro|USART_ICR_NCF_Msk
DECL|USART_ICR_NCF_Pos|macro|USART_ICR_NCF_Pos
DECL|USART_ICR_NCF|macro|USART_ICR_NCF
DECL|USART_ICR_ORECF_Msk|macro|USART_ICR_ORECF_Msk
DECL|USART_ICR_ORECF_Pos|macro|USART_ICR_ORECF_Pos
DECL|USART_ICR_ORECF|macro|USART_ICR_ORECF
DECL|USART_ICR_PECF_Msk|macro|USART_ICR_PECF_Msk
DECL|USART_ICR_PECF_Pos|macro|USART_ICR_PECF_Pos
DECL|USART_ICR_PECF|macro|USART_ICR_PECF
DECL|USART_ICR_RTOCF_Msk|macro|USART_ICR_RTOCF_Msk
DECL|USART_ICR_RTOCF_Pos|macro|USART_ICR_RTOCF_Pos
DECL|USART_ICR_RTOCF|macro|USART_ICR_RTOCF
DECL|USART_ICR_TCCF_Msk|macro|USART_ICR_TCCF_Msk
DECL|USART_ICR_TCCF_Pos|macro|USART_ICR_TCCF_Pos
DECL|USART_ICR_TCCF|macro|USART_ICR_TCCF
DECL|USART_ICR_WUCF_Msk|macro|USART_ICR_WUCF_Msk
DECL|USART_ICR_WUCF_Pos|macro|USART_ICR_WUCF_Pos
DECL|USART_ICR_WUCF|macro|USART_ICR_WUCF
DECL|USART_ISR_ABRE_Msk|macro|USART_ISR_ABRE_Msk
DECL|USART_ISR_ABRE_Pos|macro|USART_ISR_ABRE_Pos
DECL|USART_ISR_ABRE|macro|USART_ISR_ABRE
DECL|USART_ISR_ABRF_Msk|macro|USART_ISR_ABRF_Msk
DECL|USART_ISR_ABRF_Pos|macro|USART_ISR_ABRF_Pos
DECL|USART_ISR_ABRF|macro|USART_ISR_ABRF
DECL|USART_ISR_BUSY_Msk|macro|USART_ISR_BUSY_Msk
DECL|USART_ISR_BUSY_Pos|macro|USART_ISR_BUSY_Pos
DECL|USART_ISR_BUSY|macro|USART_ISR_BUSY
DECL|USART_ISR_CMF_Msk|macro|USART_ISR_CMF_Msk
DECL|USART_ISR_CMF_Pos|macro|USART_ISR_CMF_Pos
DECL|USART_ISR_CMF|macro|USART_ISR_CMF
DECL|USART_ISR_CTSIF_Msk|macro|USART_ISR_CTSIF_Msk
DECL|USART_ISR_CTSIF_Pos|macro|USART_ISR_CTSIF_Pos
DECL|USART_ISR_CTSIF|macro|USART_ISR_CTSIF
DECL|USART_ISR_CTS_Msk|macro|USART_ISR_CTS_Msk
DECL|USART_ISR_CTS_Pos|macro|USART_ISR_CTS_Pos
DECL|USART_ISR_CTS|macro|USART_ISR_CTS
DECL|USART_ISR_EOBF_Msk|macro|USART_ISR_EOBF_Msk
DECL|USART_ISR_EOBF_Pos|macro|USART_ISR_EOBF_Pos
DECL|USART_ISR_EOBF|macro|USART_ISR_EOBF
DECL|USART_ISR_FE_Msk|macro|USART_ISR_FE_Msk
DECL|USART_ISR_FE_Pos|macro|USART_ISR_FE_Pos
DECL|USART_ISR_FE|macro|USART_ISR_FE
DECL|USART_ISR_IDLE_Msk|macro|USART_ISR_IDLE_Msk
DECL|USART_ISR_IDLE_Pos|macro|USART_ISR_IDLE_Pos
DECL|USART_ISR_IDLE|macro|USART_ISR_IDLE
DECL|USART_ISR_LBDF_Msk|macro|USART_ISR_LBDF_Msk
DECL|USART_ISR_LBDF_Pos|macro|USART_ISR_LBDF_Pos
DECL|USART_ISR_LBDF|macro|USART_ISR_LBDF
DECL|USART_ISR_NE_Msk|macro|USART_ISR_NE_Msk
DECL|USART_ISR_NE_Pos|macro|USART_ISR_NE_Pos
DECL|USART_ISR_NE|macro|USART_ISR_NE
DECL|USART_ISR_ORE_Msk|macro|USART_ISR_ORE_Msk
DECL|USART_ISR_ORE_Pos|macro|USART_ISR_ORE_Pos
DECL|USART_ISR_ORE|macro|USART_ISR_ORE
DECL|USART_ISR_PE_Msk|macro|USART_ISR_PE_Msk
DECL|USART_ISR_PE_Pos|macro|USART_ISR_PE_Pos
DECL|USART_ISR_PE|macro|USART_ISR_PE
DECL|USART_ISR_REACK_Msk|macro|USART_ISR_REACK_Msk
DECL|USART_ISR_REACK_Pos|macro|USART_ISR_REACK_Pos
DECL|USART_ISR_REACK|macro|USART_ISR_REACK
DECL|USART_ISR_RTOF_Msk|macro|USART_ISR_RTOF_Msk
DECL|USART_ISR_RTOF_Pos|macro|USART_ISR_RTOF_Pos
DECL|USART_ISR_RTOF|macro|USART_ISR_RTOF
DECL|USART_ISR_RWU_Msk|macro|USART_ISR_RWU_Msk
DECL|USART_ISR_RWU_Pos|macro|USART_ISR_RWU_Pos
DECL|USART_ISR_RWU|macro|USART_ISR_RWU
DECL|USART_ISR_RXNE_Msk|macro|USART_ISR_RXNE_Msk
DECL|USART_ISR_RXNE_Pos|macro|USART_ISR_RXNE_Pos
DECL|USART_ISR_RXNE|macro|USART_ISR_RXNE
DECL|USART_ISR_SBKF_Msk|macro|USART_ISR_SBKF_Msk
DECL|USART_ISR_SBKF_Pos|macro|USART_ISR_SBKF_Pos
DECL|USART_ISR_SBKF|macro|USART_ISR_SBKF
DECL|USART_ISR_TC_Msk|macro|USART_ISR_TC_Msk
DECL|USART_ISR_TC_Pos|macro|USART_ISR_TC_Pos
DECL|USART_ISR_TC|macro|USART_ISR_TC
DECL|USART_ISR_TEACK_Msk|macro|USART_ISR_TEACK_Msk
DECL|USART_ISR_TEACK_Pos|macro|USART_ISR_TEACK_Pos
DECL|USART_ISR_TEACK|macro|USART_ISR_TEACK
DECL|USART_ISR_TXE_Msk|macro|USART_ISR_TXE_Msk
DECL|USART_ISR_TXE_Pos|macro|USART_ISR_TXE_Pos
DECL|USART_ISR_TXE|macro|USART_ISR_TXE
DECL|USART_ISR_WUF_Msk|macro|USART_ISR_WUF_Msk
DECL|USART_ISR_WUF_Pos|macro|USART_ISR_WUF_Pos
DECL|USART_ISR_WUF|macro|USART_ISR_WUF
DECL|USART_RDR_RDR_Msk|macro|USART_RDR_RDR_Msk
DECL|USART_RDR_RDR_Pos|macro|USART_RDR_RDR_Pos
DECL|USART_RDR_RDR|macro|USART_RDR_RDR
DECL|USART_RQR_ABRRQ_Msk|macro|USART_RQR_ABRRQ_Msk
DECL|USART_RQR_ABRRQ_Pos|macro|USART_RQR_ABRRQ_Pos
DECL|USART_RQR_ABRRQ|macro|USART_RQR_ABRRQ
DECL|USART_RQR_MMRQ_Msk|macro|USART_RQR_MMRQ_Msk
DECL|USART_RQR_MMRQ_Pos|macro|USART_RQR_MMRQ_Pos
DECL|USART_RQR_MMRQ|macro|USART_RQR_MMRQ
DECL|USART_RQR_RXFRQ_Msk|macro|USART_RQR_RXFRQ_Msk
DECL|USART_RQR_RXFRQ_Pos|macro|USART_RQR_RXFRQ_Pos
DECL|USART_RQR_RXFRQ|macro|USART_RQR_RXFRQ
DECL|USART_RQR_SBKRQ_Msk|macro|USART_RQR_SBKRQ_Msk
DECL|USART_RQR_SBKRQ_Pos|macro|USART_RQR_SBKRQ_Pos
DECL|USART_RQR_SBKRQ|macro|USART_RQR_SBKRQ
DECL|USART_RQR_TXFRQ_Msk|macro|USART_RQR_TXFRQ_Msk
DECL|USART_RQR_TXFRQ_Pos|macro|USART_RQR_TXFRQ_Pos
DECL|USART_RQR_TXFRQ|macro|USART_RQR_TXFRQ
DECL|USART_RTOR_BLEN_Msk|macro|USART_RTOR_BLEN_Msk
DECL|USART_RTOR_BLEN_Pos|macro|USART_RTOR_BLEN_Pos
DECL|USART_RTOR_BLEN|macro|USART_RTOR_BLEN
DECL|USART_RTOR_RTO_Msk|macro|USART_RTOR_RTO_Msk
DECL|USART_RTOR_RTO_Pos|macro|USART_RTOR_RTO_Pos
DECL|USART_RTOR_RTO|macro|USART_RTOR_RTO
DECL|USART_TDR_TDR_Msk|macro|USART_TDR_TDR_Msk
DECL|USART_TDR_TDR_Pos|macro|USART_TDR_TDR_Pos
DECL|USART_TDR_TDR|macro|USART_TDR_TDR
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USB_BASE|macro|USB_BASE
DECL|USB_BCDR_BCDEN|macro|USB_BCDR_BCDEN
DECL|USB_BCDR_DCDEN|macro|USB_BCDR_DCDEN
DECL|USB_BCDR_DCDET|macro|USB_BCDR_DCDET
DECL|USB_BCDR_DPPU|macro|USB_BCDR_DPPU
DECL|USB_BCDR_PDEN|macro|USB_BCDR_PDEN
DECL|USB_BCDR_PDET|macro|USB_BCDR_PDET
DECL|USB_BCDR_PS2DET|macro|USB_BCDR_PS2DET
DECL|USB_BCDR_SDEN|macro|USB_BCDR_SDEN
DECL|USB_BCDR_SDET|macro|USB_BCDR_SDET
DECL|USB_BCDR|macro|USB_BCDR
DECL|USB_BTABLE|macro|USB_BTABLE
DECL|USB_CLR_CTR|macro|USB_CLR_CTR
DECL|USB_CLR_ERR|macro|USB_CLR_ERR
DECL|USB_CLR_ESOF|macro|USB_CLR_ESOF
DECL|USB_CLR_L1REQ|macro|USB_CLR_L1REQ
DECL|USB_CLR_PMAOVR|macro|USB_CLR_PMAOVR
DECL|USB_CLR_RESET|macro|USB_CLR_RESET
DECL|USB_CLR_SOF|macro|USB_CLR_SOF
DECL|USB_CLR_SUSP|macro|USB_CLR_SUSP
DECL|USB_CLR_WKUP|macro|USB_CLR_WKUP
DECL|USB_CNTR_CTRM|macro|USB_CNTR_CTRM
DECL|USB_CNTR_ERRM|macro|USB_CNTR_ERRM
DECL|USB_CNTR_ESOFM|macro|USB_CNTR_ESOFM
DECL|USB_CNTR_FRES|macro|USB_CNTR_FRES
DECL|USB_CNTR_FSUSP|macro|USB_CNTR_FSUSP
DECL|USB_CNTR_L1REQM|macro|USB_CNTR_L1REQM
DECL|USB_CNTR_L1RESUME|macro|USB_CNTR_L1RESUME
DECL|USB_CNTR_LPMODE|macro|USB_CNTR_LPMODE
DECL|USB_CNTR_PDWN|macro|USB_CNTR_PDWN
DECL|USB_CNTR_PMAOVRM|macro|USB_CNTR_PMAOVRM
DECL|USB_CNTR_RESETM|macro|USB_CNTR_RESETM
DECL|USB_CNTR_RESUME|macro|USB_CNTR_RESUME
DECL|USB_CNTR_SOFM|macro|USB_CNTR_SOFM
DECL|USB_CNTR_SUSPM|macro|USB_CNTR_SUSPM
DECL|USB_CNTR_WKUPM|macro|USB_CNTR_WKUPM
DECL|USB_CNTR|macro|USB_CNTR
DECL|USB_DADDR_ADD|macro|USB_DADDR_ADD
DECL|USB_DADDR_EF|macro|USB_DADDR_EF
DECL|USB_DADDR|macro|USB_DADDR
DECL|USB_EP0R|macro|USB_EP0R
DECL|USB_EP1R|macro|USB_EP1R
DECL|USB_EP2R|macro|USB_EP2R
DECL|USB_EP3R|macro|USB_EP3R
DECL|USB_EP4R|macro|USB_EP4R
DECL|USB_EP5R|macro|USB_EP5R
DECL|USB_EP6R|macro|USB_EP6R
DECL|USB_EP7R|macro|USB_EP7R
DECL|USB_EPADDR_FIELD|macro|USB_EPADDR_FIELD
DECL|USB_EPKIND_MASK|macro|USB_EPKIND_MASK
DECL|USB_EPREG_MASK|macro|USB_EPREG_MASK
DECL|USB_EPRX_DTOG1|macro|USB_EPRX_DTOG1
DECL|USB_EPRX_DTOG2|macro|USB_EPRX_DTOG2
DECL|USB_EPRX_DTOGMASK|macro|USB_EPRX_DTOGMASK
DECL|USB_EPRX_STAT|macro|USB_EPRX_STAT
DECL|USB_EPTX_DTOG1|macro|USB_EPTX_DTOG1
DECL|USB_EPTX_DTOG2|macro|USB_EPTX_DTOG2
DECL|USB_EPTX_DTOGMASK|macro|USB_EPTX_DTOGMASK
DECL|USB_EPTX_STAT|macro|USB_EPTX_STAT
DECL|USB_EP_BULK|macro|USB_EP_BULK
DECL|USB_EP_CONTROL|macro|USB_EP_CONTROL
DECL|USB_EP_CTR_RX|macro|USB_EP_CTR_RX
DECL|USB_EP_CTR_TX|macro|USB_EP_CTR_TX
DECL|USB_EP_DTOG_RX|macro|USB_EP_DTOG_RX
DECL|USB_EP_DTOG_TX|macro|USB_EP_DTOG_TX
DECL|USB_EP_INTERRUPT|macro|USB_EP_INTERRUPT
DECL|USB_EP_ISOCHRONOUS|macro|USB_EP_ISOCHRONOUS
DECL|USB_EP_KIND|macro|USB_EP_KIND
DECL|USB_EP_RX_DIS|macro|USB_EP_RX_DIS
DECL|USB_EP_RX_NAK|macro|USB_EP_RX_NAK
DECL|USB_EP_RX_STALL|macro|USB_EP_RX_STALL
DECL|USB_EP_RX_VALID|macro|USB_EP_RX_VALID
DECL|USB_EP_SETUP|macro|USB_EP_SETUP
DECL|USB_EP_TX_DIS|macro|USB_EP_TX_DIS
DECL|USB_EP_TX_NAK|macro|USB_EP_TX_NAK
DECL|USB_EP_TX_STALL|macro|USB_EP_TX_STALL
DECL|USB_EP_TX_VALID|macro|USB_EP_TX_VALID
DECL|USB_EP_TYPE_MASK|macro|USB_EP_TYPE_MASK
DECL|USB_EP_T_FIELD|macro|USB_EP_T_FIELD
DECL|USB_EP_T_MASK|macro|USB_EP_T_MASK
DECL|USB_FNR_FN|macro|USB_FNR_FN
DECL|USB_FNR_LCK|macro|USB_FNR_LCK
DECL|USB_FNR_LSOF|macro|USB_FNR_LSOF
DECL|USB_FNR_RXDM|macro|USB_FNR_RXDM
DECL|USB_FNR_RXDP|macro|USB_FNR_RXDP
DECL|USB_FNR|macro|USB_FNR
DECL|USB_IRQn|enumerator|USB_IRQn = 31, /*!< USB global Interrupt */
DECL|USB_ISTR_CTR|macro|USB_ISTR_CTR
DECL|USB_ISTR_DIR|macro|USB_ISTR_DIR
DECL|USB_ISTR_EP_ID|macro|USB_ISTR_EP_ID
DECL|USB_ISTR_ERR|macro|USB_ISTR_ERR
DECL|USB_ISTR_ESOF|macro|USB_ISTR_ESOF
DECL|USB_ISTR_L1REQ|macro|USB_ISTR_L1REQ
DECL|USB_ISTR_PMAOVR|macro|USB_ISTR_PMAOVR
DECL|USB_ISTR_RESET|macro|USB_ISTR_RESET
DECL|USB_ISTR_SOF|macro|USB_ISTR_SOF
DECL|USB_ISTR_SUSP|macro|USB_ISTR_SUSP
DECL|USB_ISTR_WKUP|macro|USB_ISTR_WKUP
DECL|USB_ISTR|macro|USB_ISTR
DECL|USB_LPMCSR_BESL|macro|USB_LPMCSR_BESL
DECL|USB_LPMCSR_LMPEN|macro|USB_LPMCSR_LMPEN
DECL|USB_LPMCSR_LPMACK|macro|USB_LPMCSR_LPMACK
DECL|USB_LPMCSR_REMWAKE|macro|USB_LPMCSR_REMWAKE
DECL|USB_LPMCSR|macro|USB_LPMCSR
DECL|USB_PMAADDR_Msk|macro|USB_PMAADDR_Msk
DECL|USB_PMAADDR_Pos|macro|USB_PMAADDR_Pos
DECL|USB_PMAADDR|macro|USB_PMAADDR
DECL|USB_TypeDef|typedef|} USB_TypeDef;
DECL|USB|macro|USB
DECL|USER|member|__IO uint32_t USER; /*!< user register, Address offset: 0x04 */
DECL|VDSL|member|__IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */
DECL|VDSSA|member|__IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */
DECL|WINR|member|__IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
DECL|WPR|member|__IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
DECL|WRP01|member|__IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */
DECL|WRPR|member|__IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */
DECL|WUTR|member|__IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI_Msk|macro|WWDG_CFR_EWI_Msk
DECL|WWDG_CFR_EWI_Pos|macro|WWDG_CFR_EWI_Pos
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_W0|macro|WWDG_CFR_W0
DECL|WWDG_CFR_W1|macro|WWDG_CFR_W1
DECL|WWDG_CFR_W2|macro|WWDG_CFR_W2
DECL|WWDG_CFR_W3|macro|WWDG_CFR_W3
DECL|WWDG_CFR_W4|macro|WWDG_CFR_W4
DECL|WWDG_CFR_W5|macro|WWDG_CFR_W5
DECL|WWDG_CFR_W6|macro|WWDG_CFR_W6
DECL|WWDG_CFR_WDGTB0|macro|WWDG_CFR_WDGTB0
DECL|WWDG_CFR_WDGTB1|macro|WWDG_CFR_WDGTB1
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB_Msk|macro|WWDG_CFR_WDGTB_Msk
DECL|WWDG_CFR_WDGTB_Pos|macro|WWDG_CFR_WDGTB_Pos
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W_Msk|macro|WWDG_CFR_W_Msk
DECL|WWDG_CFR_W_Pos|macro|WWDG_CFR_W_Pos
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T0|macro|WWDG_CR_T0
DECL|WWDG_CR_T1|macro|WWDG_CR_T1
DECL|WWDG_CR_T2|macro|WWDG_CR_T2
DECL|WWDG_CR_T3|macro|WWDG_CR_T3
DECL|WWDG_CR_T4|macro|WWDG_CR_T4
DECL|WWDG_CR_T5|macro|WWDG_CR_T5
DECL|WWDG_CR_T6|macro|WWDG_CR_T6
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T_Msk|macro|WWDG_CR_T_Msk
DECL|WWDG_CR_T_Pos|macro|WWDG_CR_T_Pos
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA_Msk|macro|WWDG_CR_WDGA_Msk
DECL|WWDG_CR_WDGA_Pos|macro|WWDG_CR_WDGA_Pos
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF_Msk|macro|WWDG_SR_EWIF_Msk
DECL|WWDG_SR_EWIF_Pos|macro|WWDG_SR_EWIF_Pos
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32L062xx_H|macro|__STM32L062xx_H
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
