import{A as e}from"./assets.uCYXkZRH.js";import{a as t}from"./skills.Db6HmqNr.js";const o=[{slug:"portfolio-website",color:"#5e95e3",description:"My own portfolio website built with SvelteKit, TypeScript, and Tailwind CSS. Credits to Riadh Adrani for the template, planning to expand on the template",shortDescription:"My own portfolio website built with SvelteKit, TypeScript, and Tailwind CSS.",links:[{to:"https://github.com/CheahHaoYi",label:"My GitHub"},{to:"https://github.com/CheahHaoYi/CheahHaoYi.github.io",label:"Repository"}],logo:e.Svelte,name:"Portfolio Website",period:{from:new Date(2024,12,10)},skills:t("svelte","ts","html","css"),type:"Website Template"},{slug:"CPU Design",color:"#0047ab",description:"Implementation of a RISC-V processor supporting 32 bit instructions. 			The processor is implemented in Verilog and tested on an FPGA board. 			The processor supports a subset of the RISC-V ISA and is capable of running simple programs. 			My project cannot be released publicly due to academic integrity reasons.",shortDescription:"Implementation of a RISC-V processor supporting 32 bit instructions.",links:[{to:"https://github.com/NUS-CG3207/labs",label:"Skeleton Code"}],logo:e.RISCV,name:"RISC-V CPU Design",period:{from:new Date(2024,8,1),to:new Date(2024,11,30)},skills:t("verilog","riscv","python"),type:"Website Template"}],i="Projects",r={title:i,items:o};export{r as P};
