{"vcs1":{"timestamp_begin":1680121062.640573614, "rt":0.45, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1680121063.153495897, "rt":0.41, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1680121063.611394510, "rt":0.18, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680121062.282314567}
{"VCS_COMP_START_TIME": 1680121062.282314567}
{"VCS_COMP_END_TIME": 1680121063.853725232}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339060}}
{"stitch_vcselab": {"peak_mem": 230988}}
