\hypertarget{clockreg_8h}{
\section{clockreg.h File Reference}
\label{clockreg_8h}\index{clockreg.h@{clockreg.h}}
}
{\ttfamily \#include \char`\"{}devreg.h\char`\"{}}\par
Include dependency graph for clockreg.h:\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{clockreg_8h_ad3cbe5e3db87d7d3e7ccecef2280f7be}{CDC\_\-INTERRUPTS\_\-ENABLED}~CTL\_\-IE
\item 
\#define \hyperlink{clockreg_8h_a1d7518f2f06463bee4f910c9327b7f1a}{CLOCK\_\-BASE}~0x01010000
\item 
\#define \hyperlink{clockreg_8h_a925aeaa7038c7bd8d2e60c7d4a5792f2}{CLOCK\_\-ADDR}~0xa1010000
\item 
\#define \hyperlink{clockreg_8h_a5a66894f2e604c90b7cbca68b0541c49}{REAL\_\-SECONDS}~0x00
\item 
\#define \hyperlink{clockreg_8h_a0404e03372adb60671390e71283a68c5}{REAL\_\-MICRO}~0x04
\item 
\#define \hyperlink{clockreg_8h_a5eaa7b570ccfacde732b914eab4fee6f}{SIM\_\-SECONDS}~0x08
\item 
\#define \hyperlink{clockreg_8h_afd3e50d646a67f9e2c7e8257779cb6f5}{SIM\_\-MICRO}~0x0C
\item 
\#define \hyperlink{clockreg_8h_a2b6410aebbea18d58ed14135b6fc001d}{CLOCKDEV\_\-CONTROL}~0x10
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{clockreg_8h_ad3cbe5e3db87d7d3e7ccecef2280f7be}{
\index{clockreg.h@{clockreg.h}!CDC\_\-INTERRUPTS\_\-ENABLED@{CDC\_\-INTERRUPTS\_\-ENABLED}}
\index{CDC\_\-INTERRUPTS\_\-ENABLED@{CDC\_\-INTERRUPTS\_\-ENABLED}!clockreg.h@{clockreg.h}}
\subsubsection[{CDC\_\-INTERRUPTS\_\-ENABLED}]{\setlength{\rightskip}{0pt plus 5cm}\#define CDC\_\-INTERRUPTS\_\-ENABLED~CTL\_\-IE}}
\label{clockreg_8h_ad3cbe5e3db87d7d3e7ccecef2280f7be}
\hypertarget{clockreg_8h_a925aeaa7038c7bd8d2e60c7d4a5792f2}{
\index{clockreg.h@{clockreg.h}!CLOCK\_\-ADDR@{CLOCK\_\-ADDR}}
\index{CLOCK\_\-ADDR@{CLOCK\_\-ADDR}!clockreg.h@{clockreg.h}}
\subsubsection[{CLOCK\_\-ADDR}]{\setlength{\rightskip}{0pt plus 5cm}\#define CLOCK\_\-ADDR~0xa1010000}}
\label{clockreg_8h_a925aeaa7038c7bd8d2e60c7d4a5792f2}
\hypertarget{clockreg_8h_a1d7518f2f06463bee4f910c9327b7f1a}{
\index{clockreg.h@{clockreg.h}!CLOCK\_\-BASE@{CLOCK\_\-BASE}}
\index{CLOCK\_\-BASE@{CLOCK\_\-BASE}!clockreg.h@{clockreg.h}}
\subsubsection[{CLOCK\_\-BASE}]{\setlength{\rightskip}{0pt plus 5cm}\#define CLOCK\_\-BASE~0x01010000}}
\label{clockreg_8h_a1d7518f2f06463bee4f910c9327b7f1a}
\hypertarget{clockreg_8h_a2b6410aebbea18d58ed14135b6fc001d}{
\index{clockreg.h@{clockreg.h}!CLOCKDEV\_\-CONTROL@{CLOCKDEV\_\-CONTROL}}
\index{CLOCKDEV\_\-CONTROL@{CLOCKDEV\_\-CONTROL}!clockreg.h@{clockreg.h}}
\subsubsection[{CLOCKDEV\_\-CONTROL}]{\setlength{\rightskip}{0pt plus 5cm}\#define CLOCKDEV\_\-CONTROL~0x10}}
\label{clockreg_8h_a2b6410aebbea18d58ed14135b6fc001d}
\hypertarget{clockreg_8h_a0404e03372adb60671390e71283a68c5}{
\index{clockreg.h@{clockreg.h}!REAL\_\-MICRO@{REAL\_\-MICRO}}
\index{REAL\_\-MICRO@{REAL\_\-MICRO}!clockreg.h@{clockreg.h}}
\subsubsection[{REAL\_\-MICRO}]{\setlength{\rightskip}{0pt plus 5cm}\#define REAL\_\-MICRO~0x04}}
\label{clockreg_8h_a0404e03372adb60671390e71283a68c5}
\hypertarget{clockreg_8h_a5a66894f2e604c90b7cbca68b0541c49}{
\index{clockreg.h@{clockreg.h}!REAL\_\-SECONDS@{REAL\_\-SECONDS}}
\index{REAL\_\-SECONDS@{REAL\_\-SECONDS}!clockreg.h@{clockreg.h}}
\subsubsection[{REAL\_\-SECONDS}]{\setlength{\rightskip}{0pt plus 5cm}\#define REAL\_\-SECONDS~0x00}}
\label{clockreg_8h_a5a66894f2e604c90b7cbca68b0541c49}
\hypertarget{clockreg_8h_afd3e50d646a67f9e2c7e8257779cb6f5}{
\index{clockreg.h@{clockreg.h}!SIM\_\-MICRO@{SIM\_\-MICRO}}
\index{SIM\_\-MICRO@{SIM\_\-MICRO}!clockreg.h@{clockreg.h}}
\subsubsection[{SIM\_\-MICRO}]{\setlength{\rightskip}{0pt plus 5cm}\#define SIM\_\-MICRO~0x0C}}
\label{clockreg_8h_afd3e50d646a67f9e2c7e8257779cb6f5}
\hypertarget{clockreg_8h_a5eaa7b570ccfacde732b914eab4fee6f}{
\index{clockreg.h@{clockreg.h}!SIM\_\-SECONDS@{SIM\_\-SECONDS}}
\index{SIM\_\-SECONDS@{SIM\_\-SECONDS}!clockreg.h@{clockreg.h}}
\subsubsection[{SIM\_\-SECONDS}]{\setlength{\rightskip}{0pt plus 5cm}\#define SIM\_\-SECONDS~0x08}}
\label{clockreg_8h_a5eaa7b570ccfacde732b914eab4fee6f}
