#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12be04cd0 .scope module, "tb_mips_top" "tb_mips_top" 2 1;
 .timescale 0 0;
v0x600002eef3c0_0 .net "DONT_USE", 31 0, L_0x600002de4fa0;  1 drivers
v0x600002eef450_0 .net "alu_out", 31 0, v0x600002ee9ef0_0;  1 drivers
v0x600002eef4e0_0 .var "clk", 0 0;
v0x600002eef570_0 .net "instr", 31 0, L_0x6000037e4380;  1 drivers
v0x600002eef600_0 .net "pc_current", 31 0, v0x600002eea910_0;  1 drivers
v0x600002eef690_0 .net "rd_dm", 31 0, L_0x6000037e43f0;  1 drivers
v0x600002eef720_0 .var "rst", 0 0;
v0x600002eef7b0_0 .net "wd_dm", 31 0, L_0x600002de4dc0;  1 drivers
v0x600002eef840_0 .net "we_dm", 0 0, L_0x600002de5ae0;  1 drivers
S_0x12be04e40 .scope module, "DUT" "mips_top" 2 13, 3 1 0, S_0x12be04cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "ra3";
    .port_info 3 /OUTPUT 1 "we_dm";
    .port_info 4 /OUTPUT 32 "pc_current";
    .port_info 5 /OUTPUT 32 "instr";
    .port_info 6 /OUTPUT 32 "alu_out";
    .port_info 7 /OUTPUT 32 "wd_dm";
    .port_info 8 /OUTPUT 32 "rd_dm";
    .port_info 9 /OUTPUT 32 "rd3";
v0x600002eeee20_0 .net "alu_out", 31 0, v0x600002ee9ef0_0;  alias, 1 drivers
v0x600002eeeeb0_0 .net "clk", 0 0, v0x600002eef4e0_0;  1 drivers
v0x600002eeef40_0 .net "instr", 31 0, L_0x6000037e4380;  alias, 1 drivers
v0x600002eeefd0_0 .net "pc_current", 31 0, v0x600002eea910_0;  alias, 1 drivers
L_0x130068520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x600002eef060_0 .net "ra3", 4 0, L_0x130068520;  1 drivers
v0x600002eef0f0_0 .net "rd3", 31 0, L_0x600002de4fa0;  alias, 1 drivers
v0x600002eef180_0 .net "rd_dm", 31 0, L_0x6000037e43f0;  alias, 1 drivers
v0x600002eef210_0 .net "rst", 0 0, v0x600002eef720_0;  1 drivers
v0x600002eef2a0_0 .net "wd_dm", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002eef330_0 .net "we_dm", 0 0, L_0x600002de5ae0;  alias, 1 drivers
L_0x600002de6080 .part v0x600002eea910_0, 2, 6;
L_0x600002de6260 .part v0x600002ee9ef0_0, 2, 6;
S_0x12be04fe0 .scope module, "dmem" "dmem" 3 34, 4 1 0, S_0x12be04e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "a";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
L_0x6000037e43f0 .functor BUFZ 32, L_0x600002de6120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002ee8000_0 .net *"_ivl_0", 31 0, L_0x600002de6120;  1 drivers
v0x600002ee8090_0 .net *"_ivl_2", 7 0, L_0x600002de61c0;  1 drivers
L_0x1300684d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ee8120_0 .net *"_ivl_5", 1 0, L_0x1300684d8;  1 drivers
v0x600002ee81b0_0 .net "a", 5 0, L_0x600002de6260;  1 drivers
v0x600002ee8240_0 .net "clk", 0 0, v0x600002eef4e0_0;  alias, 1 drivers
v0x600002ee82d0_0 .net "d", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002ee8360_0 .var/i "n", 31 0;
v0x600002ee83f0_0 .net "q", 31 0, L_0x6000037e43f0;  alias, 1 drivers
v0x600002ee8480 .array "ram", 63 0, 31 0;
v0x600002ee8510_0 .net "we", 0 0, L_0x600002de5ae0;  alias, 1 drivers
E_0x6000009e02c0 .event posedge, v0x600002ee8240_0;
L_0x600002de6120 .array/port v0x600002ee8480, L_0x600002de61c0;
L_0x600002de61c0 .concat [ 6 2 0 0], L_0x600002de6260, L_0x1300684d8;
S_0x12be05150 .scope module, "imem" "imem" 3 29, 5 1 0, S_0x12be04e40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x6000037e4380 .functor BUFZ 32, L_0x600002de5f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002ee85a0_0 .net *"_ivl_0", 31 0, L_0x600002de5f40;  1 drivers
v0x600002ee8630_0 .net *"_ivl_2", 7 0, L_0x600002de5fe0;  1 drivers
L_0x130068490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ee86c0_0 .net *"_ivl_5", 1 0, L_0x130068490;  1 drivers
v0x600002ee8750_0 .net "a", 5 0, L_0x600002de6080;  1 drivers
v0x600002ee87e0 .array "rom", 63 0, 31 0;
v0x600002ee8870_0 .net "y", 31 0, L_0x6000037e4380;  alias, 1 drivers
L_0x600002de5f40 .array/port v0x600002ee87e0, L_0x600002de5fe0;
L_0x600002de5fe0 .concat [ 6 2 0 0], L_0x600002de6080, L_0x130068490;
S_0x12be052c0 .scope module, "mips" "mips" 3 16, 6 1 0, S_0x12be04e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "ra3";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /INPUT 32 "rd_dm";
    .port_info 5 /OUTPUT 1 "we_dm";
    .port_info 6 /OUTPUT 32 "pc_current";
    .port_info 7 /OUTPUT 32 "alu_out";
    .port_info 8 /OUTPUT 32 "wd_dm";
    .port_info 9 /OUTPUT 32 "rd3";
v0x600002eee370_0 .net "alu_ctrl", 3 0, L_0x600002de5d60;  1 drivers
v0x600002eee400_0 .net "alu_out", 31 0, v0x600002ee9ef0_0;  alias, 1 drivers
v0x600002eee490_0 .net "alu_src", 0 0, L_0x600002de5a40;  1 drivers
v0x600002eee520_0 .net "branch", 0 0, L_0x600002de57c0;  1 drivers
v0x600002eee5b0_0 .net "clk", 0 0, v0x600002eef4e0_0;  alias, 1 drivers
v0x600002eee640_0 .net "dm2reg", 0 0, L_0x600002de5b80;  1 drivers
v0x600002eee6d0_0 .net "enable_register_jump", 0 0, L_0x600002de5cc0;  1 drivers
v0x600002eee760_0 .net "enable_write_return_addr", 0 0, L_0x600002de5720;  1 drivers
v0x600002eee7f0_0 .net "instr", 31 0, L_0x6000037e4380;  alias, 1 drivers
v0x600002eee880_0 .net "jump", 0 0, L_0x600002de5860;  1 drivers
v0x600002eee910_0 .net "pc_current", 31 0, v0x600002eea910_0;  alias, 1 drivers
v0x600002eee9a0_0 .net "ra3", 4 0, L_0x130068520;  alias, 1 drivers
v0x600002eeea30_0 .net "rd3", 31 0, L_0x600002de4fa0;  alias, 1 drivers
v0x600002eeeac0_0 .net "rd_dm", 31 0, L_0x6000037e43f0;  alias, 1 drivers
v0x600002eeeb50_0 .net "reg_dst", 0 0, L_0x600002de5900;  1 drivers
v0x600002eeebe0_0 .net "rst", 0 0, v0x600002eef720_0;  alias, 1 drivers
v0x600002eeec70_0 .net "wd_dm", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002eeed00_0 .net "we_dm", 0 0, L_0x600002de5ae0;  alias, 1 drivers
v0x600002eeed90_0 .net "we_reg", 0 0, L_0x600002de59a0;  1 drivers
L_0x600002de5e00 .part L_0x6000037e4380, 26, 6;
L_0x600002de5ea0 .part L_0x6000037e4380, 0, 6;
S_0x12be05430 .scope module, "cu" "controlunit" 6 47, 7 1 0, S_0x12be052c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "jump";
    .port_info 4 /OUTPUT 1 "reg_dst";
    .port_info 5 /OUTPUT 1 "we_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "we_dm";
    .port_info 8 /OUTPUT 1 "dm2reg";
    .port_info 9 /OUTPUT 4 "alu_ctrl";
    .port_info 10 /OUTPUT 1 "enable_write_return_addr";
    .port_info 11 /OUTPUT 1 "enable_register_jump";
v0x600002ee9320_0 .net "alu_ctrl", 3 0, L_0x600002de5d60;  alias, 1 drivers
v0x600002ee93b0_0 .net "alu_op", 1 0, L_0x600002de5c20;  1 drivers
v0x600002ee9440_0 .net "alu_src", 0 0, L_0x600002de5a40;  alias, 1 drivers
v0x600002ee94d0_0 .net "branch", 0 0, L_0x600002de57c0;  alias, 1 drivers
v0x600002ee9560_0 .net "dm2reg", 0 0, L_0x600002de5b80;  alias, 1 drivers
v0x600002ee95f0_0 .net "enable_register_jump", 0 0, L_0x600002de5cc0;  alias, 1 drivers
v0x600002ee9680_0 .net "enable_write_return_addr", 0 0, L_0x600002de5720;  alias, 1 drivers
v0x600002ee9710_0 .net "funct", 5 0, L_0x600002de5ea0;  1 drivers
v0x600002ee97a0_0 .net "jump", 0 0, L_0x600002de5860;  alias, 1 drivers
v0x600002ee9830_0 .net "opcode", 5 0, L_0x600002de5e00;  1 drivers
v0x600002ee98c0_0 .net "reg_dst", 0 0, L_0x600002de5900;  alias, 1 drivers
v0x600002ee9950_0 .net "we_dm", 0 0, L_0x600002de5ae0;  alias, 1 drivers
v0x600002ee99e0_0 .net "we_reg", 0 0, L_0x600002de59a0;  alias, 1 drivers
S_0x12be055a0 .scope module, "ad" "auxdec" 7 32, 8 1 0, S_0x12be05430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 1 "enable_register_jump";
v0x600002ee8900_0 .net *"_ivl_4", 4 0, v0x600002ee8ab0_0;  1 drivers
v0x600002ee8990_0 .net "alu_ctrl", 3 0, L_0x600002de5d60;  alias, 1 drivers
v0x600002ee8a20_0 .net "alu_op", 1 0, L_0x600002de5c20;  alias, 1 drivers
v0x600002ee8ab0_0 .var "ctrl", 4 0;
v0x600002ee8b40_0 .net "enable_register_jump", 0 0, L_0x600002de5cc0;  alias, 1 drivers
v0x600002ee8bd0_0 .net "funct", 5 0, L_0x600002de5ea0;  alias, 1 drivers
E_0x6000009e0340 .event anyedge, v0x600002ee8bd0_0, v0x600002ee8a20_0;
L_0x600002de5cc0 .part v0x600002ee8ab0_0, 4, 1;
L_0x600002de5d60 .part v0x600002ee8ab0_0, 0, 4;
S_0x12be05710 .scope module, "md" "maindec" 7 18, 9 1 0, S_0x12be05430;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "reg_dst";
    .port_info 4 /OUTPUT 1 "we_reg";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 1 "we_dm";
    .port_info 7 /OUTPUT 1 "dm2reg";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "enable_write_return_addr";
v0x600002ee8c60_0 .net *"_ivl_11", 9 0, v0x600002ee8ea0_0;  1 drivers
v0x600002ee8cf0_0 .net "alu_op", 1 0, L_0x600002de5c20;  alias, 1 drivers
v0x600002ee8d80_0 .net "alu_src", 0 0, L_0x600002de5a40;  alias, 1 drivers
v0x600002ee8e10_0 .net "branch", 0 0, L_0x600002de57c0;  alias, 1 drivers
v0x600002ee8ea0_0 .var "ctrl", 9 0;
v0x600002ee8f30_0 .net "dm2reg", 0 0, L_0x600002de5b80;  alias, 1 drivers
v0x600002ee8fc0_0 .net "enable_write_return_addr", 0 0, L_0x600002de5720;  alias, 1 drivers
v0x600002ee9050_0 .net "jump", 0 0, L_0x600002de5860;  alias, 1 drivers
v0x600002ee90e0_0 .net "opcode", 5 0, L_0x600002de5e00;  alias, 1 drivers
v0x600002ee9170_0 .net "reg_dst", 0 0, L_0x600002de5900;  alias, 1 drivers
v0x600002ee9200_0 .net "we_dm", 0 0, L_0x600002de5ae0;  alias, 1 drivers
v0x600002ee9290_0 .net "we_reg", 0 0, L_0x600002de59a0;  alias, 1 drivers
E_0x6000009e03c0 .event anyedge, v0x600002ee90e0_0;
L_0x600002de5720 .part v0x600002ee8ea0_0, 9, 1;
L_0x600002de57c0 .part v0x600002ee8ea0_0, 8, 1;
L_0x600002de5860 .part v0x600002ee8ea0_0, 7, 1;
L_0x600002de5900 .part v0x600002ee8ea0_0, 6, 1;
L_0x600002de59a0 .part v0x600002ee8ea0_0, 5, 1;
L_0x600002de5a40 .part v0x600002ee8ea0_0, 4, 1;
L_0x600002de5ae0 .part v0x600002ee8ea0_0, 3, 1;
L_0x600002de5b80 .part v0x600002ee8ea0_0, 2, 1;
L_0x600002de5c20 .part v0x600002ee8ea0_0, 0, 2;
S_0x12be05880 .scope module, "dp" "datapath" 6 25, 10 1 0, S_0x12be052c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "reg_dst";
    .port_info 5 /INPUT 1 "we_reg";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 1 "dm2reg";
    .port_info 8 /INPUT 1 "enable_write_return_addr";
    .port_info 9 /INPUT 1 "enable_register_jump";
    .port_info 10 /INPUT 4 "alu_ctrl";
    .port_info 11 /INPUT 5 "ra3";
    .port_info 12 /INPUT 32 "instr";
    .port_info 13 /INPUT 32 "rd_dm";
    .port_info 14 /OUTPUT 32 "pc_current";
    .port_info 15 /OUTPUT 32 "alu_out";
    .port_info 16 /OUTPUT 32 "wd_dm";
    .port_info 17 /OUTPUT 32 "rd3";
L_0x6000037e41c0 .functor AND 1, L_0x600002de57c0, L_0x600002de54a0, C4<1>, C4<1>;
L_0x130068130 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x600002eeccf0_0 .net "RETURN_ADDRESS_REGISTER", 4 0, L_0x130068130;  1 drivers
v0x600002eecd80_0 .net *"_ivl_11", 25 0, L_0x600002de41e0;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eece10_0 .net/2u *"_ivl_12", 1 0, L_0x130068058;  1 drivers
v0x600002eecea0_0 .net *"_ivl_3", 29 0, L_0x600002de4000;  1 drivers
L_0x130068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eecf30_0 .net/2u *"_ivl_4", 1 0, L_0x130068010;  1 drivers
v0x600002eecfc0_0 .net *"_ivl_9", 3 0, L_0x600002de4140;  1 drivers
v0x600002eed050_0 .net "alu_ctrl", 3 0, L_0x600002de5d60;  alias, 1 drivers
v0x600002eed0e0_0 .net "alu_out", 31 0, v0x600002ee9ef0_0;  alias, 1 drivers
v0x600002eed170_0 .net "alu_pa", 31 0, L_0x600002de4aa0;  1 drivers
v0x600002eed200_0 .net "alu_pb", 31 0, L_0x600002de5400;  1 drivers
v0x600002eed290_0 .net "alu_src", 0 0, L_0x600002de5a40;  alias, 1 drivers
v0x600002eed320_0 .net "ba", 31 0, L_0x600002de40a0;  1 drivers
v0x600002eed3b0_0 .net "branch", 0 0, L_0x600002de57c0;  alias, 1 drivers
v0x600002eed440_0 .net "bta", 31 0, L_0x600002de43c0;  1 drivers
v0x600002eed4d0_0 .net "clk", 0 0, v0x600002eef4e0_0;  alias, 1 drivers
v0x600002eed560_0 .net "dm2reg", 0 0, L_0x600002de5b80;  alias, 1 drivers
v0x600002eed5f0_0 .net "enable_register_jump", 0 0, L_0x600002de5cc0;  alias, 1 drivers
v0x600002eed680_0 .net "enable_write_return_addr", 0 0, L_0x600002de5720;  alias, 1 drivers
v0x600002eed710_0 .net "instr", 31 0, L_0x6000037e4380;  alias, 1 drivers
v0x600002eed7a0_0 .net "jta_from_instruction", 31 0, L_0x600002de4280;  1 drivers
v0x600002eed830_0 .net "jump", 0 0, L_0x600002de5860;  alias, 1 drivers
v0x600002eed8c0_0 .net "pc_current", 31 0, v0x600002eea910_0;  alias, 1 drivers
v0x600002eed950_0 .net "pc_next", 31 0, v0x600002eead90_0;  1 drivers
v0x600002eed9e0_0 .net "pc_plus4", 31 0, L_0x600002de4320;  1 drivers
v0x600002eeda70_0 .net "pc_pre", 31 0, L_0x600002de4460;  1 drivers
v0x600002eedb00_0 .net "pc_src", 0 0, L_0x6000037e41c0;  1 drivers
v0x600002eedb90_0 .net "ra3", 4 0, L_0x130068520;  alias, 1 drivers
v0x600002eedc20_0 .net "rd3", 31 0, L_0x600002de4fa0;  alias, 1 drivers
v0x600002eedcb0_0 .net "rd_dm", 31 0, L_0x6000037e43f0;  alias, 1 drivers
v0x600002eedd40_0 .net "reg_dst", 0 0, L_0x600002de5900;  alias, 1 drivers
v0x600002eeddd0_0 .net "rf_wa", 4 0, L_0x600002de4780;  1 drivers
v0x600002eede60_0 .net "rf_wa_intermediate", 4 0, L_0x600002de45a0;  1 drivers
v0x600002eedef0_0 .net "rst", 0 0, v0x600002eef720_0;  alias, 1 drivers
v0x600002eedf80_0 .net "sext_imm", 31 0, L_0x600002de52c0;  1 drivers
v0x600002eee010_0 .net "wd_dm", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002eee0a0_0 .net "wd_rf", 31 0, L_0x600002de5680;  1 drivers
v0x600002eee130_0 .net "wd_rf_intermediate", 31 0, L_0x600002de55e0;  1 drivers
v0x600002eee1c0_0 .net "we_reg", 0 0, L_0x600002de59a0;  alias, 1 drivers
v0x600002eee250_0 .net "zero", 0 0, L_0x600002de54a0;  1 drivers
L_0x600002de4000 .part L_0x600002de52c0, 0, 30;
L_0x600002de40a0 .concat [ 2 30 0 0], L_0x130068010, L_0x600002de4000;
L_0x600002de4140 .part L_0x600002de4320, 28, 4;
L_0x600002de41e0 .part L_0x6000037e4380, 0, 26;
L_0x600002de4280 .concat [ 2 26 4 0], L_0x130068058, L_0x600002de41e0, L_0x600002de4140;
L_0x600002de4500 .concat [ 1 1 0 0], L_0x600002de5860, L_0x600002de5cc0;
L_0x600002de4640 .part L_0x6000037e4380, 16, 5;
L_0x600002de46e0 .part L_0x6000037e4380, 11, 5;
L_0x600002de5040 .part L_0x6000037e4380, 21, 5;
L_0x600002de50e0 .part L_0x6000037e4380, 16, 5;
L_0x600002de5360 .part L_0x6000037e4380, 0, 16;
L_0x600002de5540 .part L_0x6000037e4380, 6, 5;
S_0x12be05ba0 .scope module, "alu" "alu" 10 124, 11 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 5 "shmt";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "y";
L_0x130068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ee9b90_0 .net/2u *"_ivl_0", 31 0, L_0x130068448;  1 drivers
v0x600002ee9c20_0 .net "a", 31 0, L_0x600002de4aa0;  alias, 1 drivers
v0x600002ee9cb0_0 .net "b", 31 0, L_0x600002de5400;  alias, 1 drivers
v0x600002ee9d40_0 .var "multiplier_register", 63 0;
v0x600002ee9dd0_0 .net "op", 3 0, L_0x600002de5d60;  alias, 1 drivers
v0x600002ee9e60_0 .net "shmt", 4 0, L_0x600002de5540;  1 drivers
v0x600002ee9ef0_0 .var "y", 31 0;
v0x600002ee9f80_0 .net "zero", 0 0, L_0x600002de54a0;  alias, 1 drivers
E_0x6000009e0480 .event anyedge, v0x600002ee9cb0_0, v0x600002ee9c20_0, v0x600002ee8990_0;
L_0x600002de54a0 .cmp/eq 32, v0x600002ee9ef0_0, L_0x130068448;
S_0x12be05d10 .scope module, "alu_pb_mux" "mux2" 10 117, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0x6000009e0540 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600002eea010_0 .net "a", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002eea0a0_0 .net "b", 31 0, L_0x600002de52c0;  alias, 1 drivers
v0x600002eea130_0 .net "sel", 0 0, L_0x600002de5a40;  alias, 1 drivers
v0x600002eea1c0_0 .net "y", 31 0, L_0x600002de5400;  alias, 1 drivers
L_0x600002de5400 .functor MUXZ 32, L_0x600002de4dc0, L_0x600002de52c0, L_0x600002de5a40, C4<>;
S_0x12be05e80 .scope module, "pc_branch_result_mux" "mux2" 10 62, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0x6000009e0600 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600002eea250_0 .net "a", 31 0, L_0x600002de4320;  alias, 1 drivers
v0x600002eea2e0_0 .net "b", 31 0, L_0x600002de43c0;  alias, 1 drivers
v0x600002eea370_0 .net "sel", 0 0, L_0x6000037e41c0;  alias, 1 drivers
v0x600002eea400_0 .net "y", 31 0, L_0x600002de4460;  alias, 1 drivers
L_0x600002de4460 .functor MUXZ 32, L_0x600002de4320, L_0x600002de43c0, L_0x6000037e41c0, C4<>;
S_0x12be05ff0 .scope module, "pc_plus_4" "adder" 10 49, 13 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x600002eea490_0 .net "a", 31 0, v0x600002eea910_0;  alias, 1 drivers
L_0x1300680a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002eea520_0 .net "b", 31 0, L_0x1300680a0;  1 drivers
v0x600002eea5b0_0 .net "y", 31 0, L_0x600002de4320;  alias, 1 drivers
L_0x600002de4320 .arith/sum 32, v0x600002eea910_0, L_0x1300680a0;
S_0x12be06160 .scope module, "pc_plus_br" "adder" 10 55, 13 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x600002eea640_0 .net "a", 31 0, L_0x600002de4320;  alias, 1 drivers
v0x600002eea6d0_0 .net "b", 31 0, L_0x600002de40a0;  alias, 1 drivers
v0x600002eea760_0 .net "y", 31 0, L_0x600002de43c0;  alias, 1 drivers
L_0x600002de43c0 .arith/sum 32, L_0x600002de4320, L_0x600002de40a0;
S_0x12be062d0 .scope module, "pc_reg" "dreg" 10 42, 14 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x6000009e0700 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x600002eea7f0_0 .net "clk", 0 0, v0x600002eef4e0_0;  alias, 1 drivers
v0x600002eea880_0 .net "d", 31 0, v0x600002eead90_0;  alias, 1 drivers
v0x600002eea910_0 .var "q", 31 0;
v0x600002eea9a0_0 .net "rst", 0 0, v0x600002eef720_0;  alias, 1 drivers
E_0x6000009e0780 .event posedge, v0x600002eea9a0_0, v0x600002ee8240_0;
S_0x12be06440 .scope module, "pc_src_mux" "mux4" 10 69, 15 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "y";
P_0x6000009e07c0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x600002eeaac0_0 .net "a", 31 0, L_0x600002de4460;  alias, 1 drivers
v0x600002eeab50_0 .net "b", 31 0, L_0x600002de4280;  alias, 1 drivers
v0x600002eeabe0_0 .net "c", 31 0, L_0x600002de4aa0;  alias, 1 drivers
L_0x1300680e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002eeac70_0 .net "d", 31 0, L_0x1300680e8;  1 drivers
v0x600002eead00_0 .net "sel", 1 0, L_0x600002de4500;  1 drivers
v0x600002eead90_0 .var "y", 31 0;
E_0x6000009e0840/0 .event anyedge, v0x600002eeac70_0, v0x600002ee9c20_0, v0x600002eeab50_0, v0x600002eea400_0;
E_0x6000009e0840/1 .event anyedge, v0x600002eead00_0;
E_0x6000009e0840 .event/or E_0x6000009e0840/0, E_0x6000009e0840/1;
S_0x12be065b0 .scope module, "rf" "regfile" 10 98, 16 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "ra3";
    .port_info 5 /INPUT 5 "wa";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
    .port_info 9 /OUTPUT 32 "rd3";
v0x600002eeae20_0 .net *"_ivl_0", 31 0, L_0x600002de4820;  1 drivers
v0x600002eeaeb0_0 .net *"_ivl_10", 31 0, L_0x600002de4960;  1 drivers
v0x600002eeaf40_0 .net *"_ivl_12", 6 0, L_0x600002de4a00;  1 drivers
L_0x130068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eeafd0_0 .net *"_ivl_15", 1 0, L_0x130068250;  1 drivers
v0x600002eeb060_0 .net *"_ivl_18", 31 0, L_0x600002de4b40;  1 drivers
L_0x130068298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb0f0_0 .net *"_ivl_21", 26 0, L_0x130068298;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb180_0 .net/2u *"_ivl_22", 31 0, L_0x1300682e0;  1 drivers
v0x600002eeb210_0 .net *"_ivl_24", 0 0, L_0x600002de4be0;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb2a0_0 .net/2u *"_ivl_26", 31 0, L_0x130068328;  1 drivers
v0x600002eeb330_0 .net *"_ivl_28", 31 0, L_0x600002de4c80;  1 drivers
L_0x130068178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb3c0_0 .net *"_ivl_3", 26 0, L_0x130068178;  1 drivers
v0x600002eeb450_0 .net *"_ivl_30", 6 0, L_0x600002de4d20;  1 drivers
L_0x130068370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002eeb4e0_0 .net *"_ivl_33", 1 0, L_0x130068370;  1 drivers
L_0x130068568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb570_0 .net *"_ivl_36", 31 0, L_0x130068568;  1 drivers
L_0x1300681c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb600_0 .net/2u *"_ivl_4", 31 0, L_0x1300681c0;  1 drivers
L_0x1300683b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb690_0 .net/2u *"_ivl_40", 31 0, L_0x1300683b8;  1 drivers
v0x600002eeb720_0 .net *"_ivl_42", 0 0, L_0x600002de4e60;  1 drivers
L_0x130068400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb7b0_0 .net/2u *"_ivl_44", 31 0, L_0x130068400;  1 drivers
v0x600002eeb840_0 .net *"_ivl_46", 31 0, L_0x600002de4f00;  1 drivers
L_0x1300685b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb8d0_0 .net *"_ivl_48", 6 0, L_0x1300685b0;  1 drivers
v0x600002eeb960_0 .net *"_ivl_6", 0 0, L_0x600002de48c0;  1 drivers
L_0x130068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002eeb9f0_0 .net/2u *"_ivl_8", 31 0, L_0x130068208;  1 drivers
v0x600002eeba80_0 .net "clk", 0 0, v0x600002eef4e0_0;  alias, 1 drivers
v0x600002eebb10_0 .var/i "n", 31 0;
v0x600002eebba0_0 .net "ra1", 4 0, L_0x600002de5040;  1 drivers
v0x600002eebc30_0 .net "ra2", 4 0, L_0x600002de50e0;  1 drivers
v0x600002eebcc0_0 .net "ra3", 4 0, L_0x130068520;  alias, 1 drivers
v0x600002eebd50_0 .net "rd1", 31 0, L_0x600002de4aa0;  alias, 1 drivers
v0x600002eebde0_0 .net "rd2", 31 0, L_0x600002de4dc0;  alias, 1 drivers
v0x600002eebe70_0 .net "rd3", 31 0, L_0x600002de4fa0;  alias, 1 drivers
v0x600002eebf00 .array "rf", 31 0, 31 0;
v0x600002eec000_0 .net "wa", 4 0, L_0x600002de4780;  alias, 1 drivers
v0x600002eec090_0 .net "wd", 31 0, L_0x600002de5680;  alias, 1 drivers
v0x600002eec120_0 .net "we", 0 0, L_0x600002de59a0;  alias, 1 drivers
L_0x600002de4820 .concat [ 5 27 0 0], L_0x600002de5040, L_0x130068178;
L_0x600002de48c0 .cmp/eq 32, L_0x600002de4820, L_0x1300681c0;
L_0x600002de4960 .array/port v0x600002eebf00, L_0x600002de4a00;
L_0x600002de4a00 .concat [ 5 2 0 0], L_0x600002de5040, L_0x130068250;
L_0x600002de4aa0 .functor MUXZ 32, L_0x600002de4960, L_0x130068208, L_0x600002de48c0, C4<>;
L_0x600002de4b40 .concat [ 5 27 0 0], L_0x600002de50e0, L_0x130068298;
L_0x600002de4be0 .cmp/eq 32, L_0x600002de4b40, L_0x1300682e0;
L_0x600002de4c80 .array/port v0x600002eebf00, L_0x600002de4d20;
L_0x600002de4d20 .concat [ 5 2 0 0], L_0x600002de50e0, L_0x130068370;
L_0x600002de4dc0 .functor MUXZ 32, L_0x600002de4c80, L_0x130068328, L_0x600002de4be0, C4<>;
L_0x600002de4e60 .cmp/eq 32, L_0x130068568, L_0x1300683b8;
L_0x600002de4f00 .array/port v0x600002eebf00, L_0x1300685b0;
L_0x600002de4fa0 .functor MUXZ 32, L_0x600002de4f00, L_0x130068400, L_0x600002de4e60, C4<>;
S_0x12be06920 .scope module, "rf_wa_intermediate_mux" "mux2" 10 80, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
P_0x6000009e0680 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000101>;
v0x600002eec1b0_0 .net "a", 4 0, L_0x600002de4640;  1 drivers
v0x600002eec240_0 .net "b", 4 0, L_0x600002de46e0;  1 drivers
v0x600002eec2d0_0 .net "sel", 0 0, L_0x600002de5900;  alias, 1 drivers
v0x600002eec360_0 .net "y", 4 0, L_0x600002de45a0;  alias, 1 drivers
L_0x600002de45a0 .functor MUXZ 5, L_0x600002de4640, L_0x600002de46e0, L_0x600002de5900, C4<>;
S_0x12be06a90 .scope module, "rf_wa_return_address_mux" "mux2" 10 90, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
P_0x6000009e0a40 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000101>;
v0x600002eec3f0_0 .net "a", 4 0, L_0x600002de45a0;  alias, 1 drivers
v0x600002eec480_0 .net "b", 4 0, L_0x130068130;  alias, 1 drivers
v0x600002eec510_0 .net "sel", 0 0, L_0x600002de5720;  alias, 1 drivers
v0x600002eec5a0_0 .net "y", 4 0, L_0x600002de4780;  alias, 1 drivers
L_0x600002de4780 .functor MUXZ 5, L_0x600002de45a0, L_0x130068130, L_0x600002de5720, C4<>;
S_0x12be06c00 .scope module, "rf_wd_intermediate_mux" "mux2" 10 136, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0x6000009e0b00 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600002eec630_0 .net "a", 31 0, v0x600002ee9ef0_0;  alias, 1 drivers
v0x600002eec6c0_0 .net "b", 31 0, L_0x6000037e43f0;  alias, 1 drivers
v0x600002eec750_0 .net "sel", 0 0, L_0x600002de5b80;  alias, 1 drivers
v0x600002eec7e0_0 .net "y", 31 0, L_0x600002de55e0;  alias, 1 drivers
L_0x600002de55e0 .functor MUXZ 32, v0x600002ee9ef0_0, L_0x6000037e43f0, L_0x600002de5b80, C4<>;
S_0x12be06d70 .scope module, "rf_wd_pc_return_address_mux" "mux2" 10 143, 12 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_0x6000009e0bc0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600002eec870_0 .net "a", 31 0, L_0x600002de55e0;  alias, 1 drivers
v0x600002eec900_0 .net "b", 31 0, L_0x600002de4320;  alias, 1 drivers
v0x600002eec990_0 .net "sel", 0 0, L_0x600002de5720;  alias, 1 drivers
v0x600002eeca20_0 .net "y", 31 0, L_0x600002de5680;  alias, 1 drivers
L_0x600002de5680 .functor MUXZ 32, L_0x600002de55e0, L_0x600002de4320, L_0x600002de5720, C4<>;
S_0x12be06ee0 .scope module, "se" "signext" 10 111, 17 1 0, S_0x12be05880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x600002eecab0_0 .net *"_ivl_1", 0 0, L_0x600002de5180;  1 drivers
v0x600002eecb40_0 .net *"_ivl_2", 15 0, L_0x600002de5220;  1 drivers
v0x600002eecbd0_0 .net "a", 15 0, L_0x600002de5360;  1 drivers
v0x600002eecc60_0 .net "y", 31 0, L_0x600002de52c0;  alias, 1 drivers
L_0x600002de5180 .part L_0x600002de5360, 15, 1;
LS_0x600002de5220_0_0 .concat [ 1 1 1 1], L_0x600002de5180, L_0x600002de5180, L_0x600002de5180, L_0x600002de5180;
LS_0x600002de5220_0_4 .concat [ 1 1 1 1], L_0x600002de5180, L_0x600002de5180, L_0x600002de5180, L_0x600002de5180;
LS_0x600002de5220_0_8 .concat [ 1 1 1 1], L_0x600002de5180, L_0x600002de5180, L_0x600002de5180, L_0x600002de5180;
LS_0x600002de5220_0_12 .concat [ 1 1 1 1], L_0x600002de5180, L_0x600002de5180, L_0x600002de5180, L_0x600002de5180;
L_0x600002de5220 .concat [ 4 4 4 4], LS_0x600002de5220_0_0, LS_0x600002de5220_0_4, LS_0x600002de5220_0_8, LS_0x600002de5220_0_12;
L_0x600002de52c0 .concat [ 16 16 0 0], L_0x600002de5360, L_0x600002de5220;
S_0x12be07250 .scope task, "reset" "reset" 2 33, 2 33 0, S_0x12be04cd0;
 .timescale 0 0;
TD_tb_mips_top.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eef720_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eef720_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eef720_0, 0, 1;
    %end;
S_0x12be073c0 .scope task, "tick" "tick" 2 26, 2 26 0, S_0x12be04cd0;
 .timescale 0 0;
TD_tb_mips_top.tick ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eef4e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eef4e0_0, 0, 1;
    %delay 5, 0;
    %end;
    .scope S_0x12be062d0;
T_2 ;
    %wait E_0x6000009e0780;
    %load/vec4 v0x600002eea9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002eea910_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002eea880_0;
    %assign/vec4 v0x600002eea910_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12be06440;
T_3 ;
    %wait E_0x6000009e0840;
    %load/vec4 v0x600002eead00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x600002eeaac0_0;
    %store/vec4 v0x600002eead90_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x600002eeab50_0;
    %store/vec4 v0x600002eead90_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x600002eeabe0_0;
    %store/vec4 v0x600002eead90_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x600002eeac70_0;
    %store/vec4 v0x600002eead90_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12be065b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eebb10_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x600002eebb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600002eebb10_0;
    %store/vec4a v0x600002eebf00, 4, 0;
    %load/vec4 v0x600002eebb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eebb10_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002eebf00, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x12be065b0;
T_5 ;
    %wait E_0x6000009e02c0;
    %load/vec4 v0x600002eec120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600002eec090_0;
    %load/vec4 v0x600002eec000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002eebf00, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12be065b0;
T_6 ;
    %vpi_call 16 33 "$dumpfile", "regs.vcd" {0 0 0};
    %vpi_call 16 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 7> {0 0 0};
    %vpi_call 16 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 8> {0 0 0};
    %vpi_call 16 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 3> {0 0 0};
    %vpi_call 16 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 31> {0 0 0};
    %vpi_call 16 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 16> {0 0 0};
    %vpi_call 16 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 4> {0 0 0};
    %vpi_call 16 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 2> {0 0 0};
    %vpi_call 16 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x600002eebf00, 29> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12be05ba0;
T_7 ;
    %wait E_0x6000009e0480;
    %load/vec4 v0x600002ee9dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0x600002ee9c20_0;
    %load/vec4 v0x600002ee9cb0_0;
    %and;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0x600002ee9c20_0;
    %load/vec4 v0x600002ee9cb0_0;
    %or;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0x600002ee9c20_0;
    %load/vec4 v0x600002ee9cb0_0;
    %add;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0x600002ee9c20_0;
    %load/vec4 v0x600002ee9cb0_0;
    %sub;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0x600002ee9c20_0;
    %load/vec4 v0x600002ee9cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0x600002ee9c20_0;
    %ix/getv 4, v0x600002ee9e60_0;
    %shiftl 4;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0x600002ee9c20_0;
    %ix/getv 4, v0x600002ee9e60_0;
    %shiftr 4;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0x600002ee9c20_0;
    %pad/u 64;
    %load/vec4 v0x600002ee9cb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x600002ee9d40_0, 0, 64;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x600002ee9d40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x600002ee9d40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x600002ee9c20_0;
    %store/vec4 v0x600002ee9ef0_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12be05710;
T_8 ;
    %wait E_0x6000009e03c0;
    %load/vec4 v0x600002ee90e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 98, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 48, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 257, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 24, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 52, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 672, 0, 10;
    %store/vec4 v0x600002ee8ea0_0, 0, 10;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12be055a0;
T_9 ;
    %wait E_0x6000009e0340;
    %load/vec4 v0x600002ee8a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x600002ee8bd0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.5 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.6 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.7 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.8 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.11 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.14 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600002ee8ab0_0, 0, 5;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12be05150;
T_10 ;
    %vpi_call 5 9 "$readmemh", "memfile.mem", v0x600002ee87e0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12be04fe0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ee8360_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x600002ee8360_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x600002ee8360_0;
    %store/vec4a v0x600002ee8480, 4, 0;
    %load/vec4 v0x600002ee8360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ee8360_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x12be04fe0;
T_12 ;
    %wait E_0x6000009e02c0;
    %load/vec4 v0x600002ee8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600002ee82d0_0;
    %load/vec4 v0x600002ee81b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ee8480, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12be04cd0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12be04cd0 {0 0 0};
    %fork TD_tb_mips_top.reset, S_0x12be07250;
    %join;
T_13.0 ;
    %load/vec4 v0x600002eef600_0;
    %cmpi/ne 136, 0, 32;
    %jmp/0xz T_13.1, 4;
    %fork TD_tb_mips_top.tick, S_0x12be073c0;
    %join;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench/tb_mips_top.v";
    "mips/mips_top.v";
    "memory/dmem.v";
    "memory/imem.v";
    "mips/mips.v";
    "control_unit/controlunit.v";
    "control_unit/auxdec.v";
    "control_unit/maindec.v";
    "datapath/datapath.v";
    "datapath/alu.v";
    "datapath/mux2.v";
    "datapath/adder.v";
    "datapath/dreg.v";
    "datapath/mux4.v";
    "datapath/regfile.v";
    "datapath/signext.v";
