<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28)." projectName="HLS" solutionName="solution1" date="2019-12-26T16:08:51.089+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28)." projectName="HLS" solutionName="solution1" date="2019-12-26T16:08:51.076+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:&#xA;In file included from ../mnist_AXI_Stream.cpp:8:&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~&#xA;/tools/Xilinx/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment&#xA;  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) &amp; ((~ (static_cast&lt;mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j &lt; (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);&#xA;                                                                                                                                                                                                                                                                                                                                                        ^~&#xA;                                                                                                                                                                                                                                                                                                                                                        =&#xA;1 warning generated." projectName="HLS" solutionName="solution1" date="2019-12-26T16:08:27.475+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set output_data_group [add_wave_group output_data(axis) -into $coutputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TDEST -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TID -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TLAST -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TUSER -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TSTRB -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TKEEP -into $output_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TREADY -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TVALID -into $output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/output_data_TDATA -into $output_data_group -radix hex&#xA;## set return__return_group [add_wave_group return__return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/interrupt -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BRESP -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RRESP -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RDATA -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARADDR -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WSTRB -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WDATA -into $return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWREADY -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWVALID -into $return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWADDR -into $return__return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set input_data_group [add_wave_group input_data(axis) -into $cinputgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TDEST -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TID -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TLAST -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TUSER -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TSTRB -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TKEEP -into $input_data_group -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TREADY -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TVALID -into $input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AESL_inst_network/input_data_TDATA -into $input_data_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_network_top/AESL_inst_network/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_network_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_input_data_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_output_data_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_network_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_output_data_group [add_wave_group output_data(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_network_top/output_data_TDEST -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TID -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TLAST -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TUSER -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TSTRB -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TKEEP -into $tb_output_data_group -radix hex&#xA;## add_wave /apatb_network_top/output_data_TREADY -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TVALID -into $tb_output_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/output_data_TDATA -into $tb_output_data_group -radix hex&#xA;## set tb_return__return_group [add_wave_group return__return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_network_top/AXILiteS_INTERRUPT -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BRESP -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_BVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RRESP -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RDATA -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_RVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_ARADDR -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WSTRB -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WDATA -into $tb_return__return_group -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_WVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWREADY -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWVALID -into $tb_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/AXILiteS_AWADDR -into $tb_return__return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_input_data_group [add_wave_group input_data(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_network_top/input_data_TDEST -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TID -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TLAST -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TUSER -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TSTRB -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TKEEP -into $tb_input_data_group -radix hex&#xA;## add_wave /apatb_network_top/input_data_TREADY -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TVALID -into $tb_input_data_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_network_top/input_data_TDATA -into $tb_input_data_group -radix hex&#xA;## save_wave_config network.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;150000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;39990000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 40070 ns : File &quot;/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v&quot; Line 495&#xA;## quit" projectName="HLS" solutionName="solution1" date="2019-12-26T16:09:55.720+0900" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="HLS" solutionName="solution1" date="2019-12-26T16:09:37.607+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-26T16:16:07.239+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:59.328+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 86e909de&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.484 ; gain = 1.004 ; free physical = 3435 ; free virtual = 9120&#xA;Post Restoration Checksum: NetGraph: 8595ceca NumContArr: 1533b14 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 86e909de&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2586.293 ; gain = 14.812 ; free physical = 3436 ; free virtual = 9121&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 86e909de&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2586.293 ; gain = 14.812 ; free physical = 3419 ; free virtual = 9104&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 86e909de&#xA;&#xA;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2586.293 ; gain = 14.812 ; free physical = 3419 ; free virtual = 9104&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: db7852d6&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2586.293 ; gain = 14.812 ; free physical = 3416 ; free virtual = 9101" projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:54.323+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.686+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.681+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.666+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.661+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.646+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.641+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.626+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.621+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.606+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.601+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.583+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.569+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.561+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.557+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.544+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.525+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.520+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.515+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tlast[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tlast[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.511+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;output_data_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;output_data_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.507+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.502+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.497+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.492+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.488+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.484+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.470+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.465+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.457+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.453+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.425+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.418+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.397+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.379+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.361+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.343+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.336+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.327+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.319+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:39.307+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-26T16:15:29.271+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2448.805 ; gain = 491.852 ; free physical = 4734 ; free virtual = 10415&#xA;Contents of report file './report/network_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date         : Thu Dec 26 16:14:58 2019&#xA;| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_timing_summary -file ./report/network_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 39 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 31 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      6.692        0.000                      0                  916        0.252        0.000                      0                  916        9.500        0.000                       0                   572  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 10.000}     20.000          50.000          &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              6.692        0.000                      0                  916        0.252        0.000                      0                  916        9.500        0.000                       0                   572  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             6.692ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[26]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]&#xA;                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        12.658ns  (logic 2.921ns (23.077%)  route 9.737ns (76.923%))&#xA;  Logic Levels:           18  (LUT3=1 LUT6=17)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=571, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[26]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[26]/Q&#xA;                         net (fo=12, unplaced)        0.789     2.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[25]&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.575 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058/O&#xA;                         net (fo=1, unplaced)         0.449     3.024    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1058_n_3&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     3.148 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049/O&#xA;                         net (fo=1, unplaced)         0.964     4.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049_n_3&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     4.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1040/O&#xA;                         net (fo=1, unplaced)         0.449     4.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1040_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     4.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O&#xA;                         net (fo=1, unplaced)         0.449     5.258    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     5.382 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O&#xA;                         net (fo=1, unplaced)         0.449     5.831    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O&#xA;                         net (fo=1, unplaced)         0.449     6.404    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     6.528 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O&#xA;                         net (fo=1, unplaced)         0.449     6.977    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     7.101 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O&#xA;                         net (fo=1, unplaced)         0.449     7.550    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     7.674 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O&#xA;                         net (fo=1, unplaced)         0.449     8.123    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     8.247 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O&#xA;                         net (fo=1, unplaced)         0.449     8.696    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     8.820 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O&#xA;                         net (fo=1, unplaced)         0.449     9.269    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     9.393 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O&#xA;                         net (fo=1, unplaced)         0.449     9.842    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     9.966 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O&#xA;                         net (fo=1, unplaced)         0.449    10.415    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124    10.539 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O&#xA;                         net (fo=1, unplaced)         0.449    10.988    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124    11.112 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O&#xA;                         net (fo=1, unplaced)         0.449    11.561    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124    11.685 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O&#xA;                         net (fo=1, unplaced)         0.449    12.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124    12.258 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O&#xA;                         net (fo=1, unplaced)         0.449    12.707    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124    12.831 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O&#xA;                         net (fo=8, unplaced)         0.800    13.631    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    20.000    20.000 r  &#xA;                                                      0.000    20.000 r  ap_clk (IN)&#xA;                         net (fo=571, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK&#xA;                         clock pessimism              0.000    20.924    &#xA;                         clock uncertainty           -0.035    20.889    &#xA;                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])&#xA;                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0&#xA;  -------------------------------------------------------------------&#xA;                         required time                         20.323    &#xA;                         arrival time                         -13.631    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  6.692    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT6=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=571, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[2]&#xA;                         LUT6 (Prop_lut6_I5_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[2]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[2]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=571, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 10.000 }&#xA;Period(ns):         20.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK&#xA;Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[172]/C&#xA;High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[172]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2448.805 ; gain = 0.000 ; free physical = 4734 ; free virtual = 10415" projectName="HLS" solutionName="solution1" date="2019-12-26T16:14:58.664+0900" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="HLS" solutionName="solution1" date="2019-12-26T16:14:46.720+0900" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.223 ; gain = 279.043 ; free physical = 4688 ; free virtual = 10372&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1942.223 ; gain = 299.043 ; free physical = 4564 ; free virtual = 10248&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1942.223 ; gain = 299.043 ; free physical = 4564 ; free virtual = 10248&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1952.238 ; gain = 309.059 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    68|&#xA;|2     |  bd_0_i |bd_0   |    68|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.082 ; gain = 324.902 ; free physical = 4563 ; free virtual = 10247&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1968.082 ; gain = 262.199 ; free physical = 4620 ; free virtual = 10304&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1968.090 ; gain = 324.902 ; free physical = 4620 ; free virtual = 10304" projectName="HLS" solutionName="solution1" date="2019-12-26T16:14:45.972+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
