#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024f42a03e60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024f42a82960_0 .net "PC", 31 0, v0000024f42a7adc0_0;  1 drivers
v0000024f42a83040_0 .var "clk", 0 0;
v0000024f42a830e0_0 .net "clkout", 0 0, L_0000024f42acbb70;  1 drivers
v0000024f42a82be0_0 .net "cycles_consumed", 31 0, v0000024f42a803c0_0;  1 drivers
v0000024f42a81b00_0 .var "rst", 0 0;
S_0000024f42a23bb0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024f42a03e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024f42a22960 .param/l "RType" 0 4 2, C4<000000>;
P_0000024f42a22998 .param/l "add" 0 4 5, C4<100000>;
P_0000024f42a229d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024f42a22a08 .param/l "addu" 0 4 5, C4<100001>;
P_0000024f42a22a40 .param/l "and_" 0 4 5, C4<100100>;
P_0000024f42a22a78 .param/l "andi" 0 4 8, C4<001100>;
P_0000024f42a22ab0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024f42a22ae8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024f42a22b20 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000024f42a22b58 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024f42a22b90 .param/l "j" 0 4 12, C4<000010>;
P_0000024f42a22bc8 .param/l "jal" 0 4 12, C4<000011>;
P_0000024f42a22c00 .param/l "jr" 0 4 6, C4<001000>;
P_0000024f42a22c38 .param/l "lw" 0 4 8, C4<100011>;
P_0000024f42a22c70 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024f42a22ca8 .param/l "or_" 0 4 5, C4<100101>;
P_0000024f42a22ce0 .param/l "ori" 0 4 8, C4<001101>;
P_0000024f42a22d18 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024f42a22d50 .param/l "sll" 0 4 6, C4<000000>;
P_0000024f42a22d88 .param/l "slt" 0 4 5, C4<101010>;
P_0000024f42a22dc0 .param/l "slti" 0 4 8, C4<101010>;
P_0000024f42a22df8 .param/l "srl" 0 4 6, C4<000010>;
P_0000024f42a22e30 .param/l "sub" 0 4 5, C4<100010>;
P_0000024f42a22e68 .param/l "subu" 0 4 5, C4<100011>;
P_0000024f42a22ea0 .param/l "sw" 0 4 8, C4<101011>;
P_0000024f42a22ed8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024f42a22f10 .param/l "xori" 0 4 8, C4<001110>;
L_0000024f429e6860 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acc200 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acb4e0 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbd30 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acb9b0 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbfd0 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbf60 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbe80 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbb70 .functor OR 1, v0000024f42a83040_0, v0000024f42a06800_0, C4<0>, C4<0>;
L_0000024f42acc040 .functor OR 1, L_0000024f42a81880, L_0000024f42a81920, C4<0>, C4<0>;
L_0000024f42acbcc0 .functor AND 1, L_0000024f42a82640, L_0000024f42a821e0, C4<1>, C4<1>;
L_0000024f42acb710 .functor NOT 1, v0000024f42a81b00_0, C4<0>, C4<0>, C4<0>;
L_0000024f42acbef0 .functor OR 1, L_0000024f42ae1b90, L_0000024f42ae0d30, C4<0>, C4<0>;
L_0000024f42acb550 .functor OR 1, L_0000024f42acbef0, L_0000024f42ae0a10, C4<0>, C4<0>;
L_0000024f42acbc50 .functor OR 1, L_0000024f42ae0bf0, L_0000024f42ae1050, C4<0>, C4<0>;
L_0000024f42acc0b0 .functor AND 1, L_0000024f42ae1190, L_0000024f42acbc50, C4<1>, C4<1>;
L_0000024f42acbb00 .functor OR 1, L_0000024f42ae1690, L_0000024f42ae1cd0, C4<0>, C4<0>;
L_0000024f42acc120 .functor AND 1, L_0000024f42ae10f0, L_0000024f42acbb00, C4<1>, C4<1>;
L_0000024f42acc190 .functor NOT 1, L_0000024f42acbb70, C4<0>, C4<0>, C4<0>;
v0000024f42a7b900_0 .net "ALUOp", 3 0, v0000024f42a07a20_0;  1 drivers
v0000024f42a7c1c0_0 .net "ALUResult", 31 0, v0000024f42a3a340_0;  1 drivers
v0000024f42a7bb80_0 .net "ALUSrc", 0 0, v0000024f42a072a0_0;  1 drivers
v0000024f42a7b860_0 .net "ALUin2", 31 0, L_0000024f42ae2310;  1 drivers
v0000024f42a7b0e0_0 .net "MemReadEn", 0 0, v0000024f42a07480_0;  1 drivers
v0000024f42a7ac80_0 .net "MemWriteEn", 0 0, v0000024f42a07520_0;  1 drivers
v0000024f42a7c440_0 .net "MemtoReg", 0 0, v0000024f42a075c0_0;  1 drivers
v0000024f42a7b400_0 .net "PC", 31 0, v0000024f42a7adc0_0;  alias, 1 drivers
v0000024f42a7cb20_0 .net "PCPlus1", 31 0, L_0000024f42a82e60;  1 drivers
v0000024f42a7b2c0_0 .net "PCsrc", 1 0, v0000024f42a3be20_0;  1 drivers
v0000024f42a7ad20_0 .net "RegDst", 0 0, v0000024f42a06760_0;  1 drivers
v0000024f42a7b9a0_0 .net "RegWriteEn", 0 0, v0000024f42a08600_0;  1 drivers
v0000024f42a7ca80_0 .net "WriteRegister", 4 0, L_0000024f42ae0b50;  1 drivers
v0000024f42a7bcc0_0 .net *"_ivl_0", 0 0, L_0000024f429e6860;  1 drivers
L_0000024f42a834d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c300_0 .net/2u *"_ivl_10", 4 0, L_0000024f42a834d0;  1 drivers
L_0000024f42a838c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c9e0_0 .net *"_ivl_101", 15 0, L_0000024f42a838c0;  1 drivers
v0000024f42a7ae60_0 .net *"_ivl_102", 31 0, L_0000024f42a81ce0;  1 drivers
L_0000024f42a83908 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7af00_0 .net *"_ivl_105", 25 0, L_0000024f42a83908;  1 drivers
L_0000024f42a83950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c620_0 .net/2u *"_ivl_106", 31 0, L_0000024f42a83950;  1 drivers
v0000024f42a7c6c0_0 .net *"_ivl_108", 0 0, L_0000024f42a82640;  1 drivers
L_0000024f42a83998 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c080_0 .net/2u *"_ivl_110", 5 0, L_0000024f42a83998;  1 drivers
v0000024f42a7b4a0_0 .net *"_ivl_112", 0 0, L_0000024f42a821e0;  1 drivers
v0000024f42a7b180_0 .net *"_ivl_115", 0 0, L_0000024f42acbcc0;  1 drivers
v0000024f42a7c800_0 .net *"_ivl_116", 47 0, L_0000024f42a81e20;  1 drivers
L_0000024f42a839e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c8a0_0 .net *"_ivl_119", 15 0, L_0000024f42a839e0;  1 drivers
L_0000024f42a83518 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024f42a7b720_0 .net/2u *"_ivl_12", 5 0, L_0000024f42a83518;  1 drivers
v0000024f42a7b7c0_0 .net *"_ivl_120", 47 0, L_0000024f42a826e0;  1 drivers
L_0000024f42a83a28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7bf40_0 .net *"_ivl_123", 15 0, L_0000024f42a83a28;  1 drivers
v0000024f42a7ba40_0 .net *"_ivl_125", 0 0, L_0000024f42a82f00;  1 drivers
v0000024f42a7bd60_0 .net *"_ivl_126", 31 0, L_0000024f42a82460;  1 drivers
v0000024f42a7b040_0 .net *"_ivl_128", 47 0, L_0000024f42a81f60;  1 drivers
v0000024f42a7be00_0 .net *"_ivl_130", 47 0, L_0000024f42a82fa0;  1 drivers
v0000024f42a7b680_0 .net *"_ivl_132", 47 0, L_0000024f42a82140;  1 drivers
v0000024f42a7b220_0 .net *"_ivl_134", 47 0, L_0000024f42a82280;  1 drivers
L_0000024f42a83a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024f42a7afa0_0 .net/2u *"_ivl_138", 1 0, L_0000024f42a83a70;  1 drivers
v0000024f42a7bea0_0 .net *"_ivl_14", 0 0, L_0000024f42a816a0;  1 drivers
v0000024f42a7bfe0_0 .net *"_ivl_140", 0 0, L_0000024f42a83180;  1 drivers
L_0000024f42a83ab8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c260_0 .net/2u *"_ivl_142", 1 0, L_0000024f42a83ab8;  1 drivers
v0000024f42a7c4e0_0 .net *"_ivl_144", 0 0, L_0000024f42a83220;  1 drivers
L_0000024f42a83b00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c3a0_0 .net/2u *"_ivl_146", 1 0, L_0000024f42a83b00;  1 drivers
v0000024f42a7c580_0 .net *"_ivl_148", 0 0, L_0000024f42ae0830;  1 drivers
L_0000024f42a83b48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7b360_0 .net/2u *"_ivl_150", 31 0, L_0000024f42a83b48;  1 drivers
L_0000024f42a83b90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7c940_0 .net/2u *"_ivl_152", 31 0, L_0000024f42a83b90;  1 drivers
v0000024f42a7b540_0 .net *"_ivl_154", 31 0, L_0000024f42ae08d0;  1 drivers
v0000024f42a7b5e0_0 .net *"_ivl_156", 31 0, L_0000024f42ae0970;  1 drivers
L_0000024f42a83560 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024f42a7df50_0 .net/2u *"_ivl_16", 4 0, L_0000024f42a83560;  1 drivers
v0000024f42a7db90_0 .net *"_ivl_160", 0 0, L_0000024f42acb710;  1 drivers
L_0000024f42a83c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d5f0_0 .net/2u *"_ivl_162", 31 0, L_0000024f42a83c20;  1 drivers
L_0000024f42a83cf8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d9b0_0 .net/2u *"_ivl_166", 5 0, L_0000024f42a83cf8;  1 drivers
v0000024f42a7d410_0 .net *"_ivl_168", 0 0, L_0000024f42ae1b90;  1 drivers
L_0000024f42a83d40 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024f42a7dd70_0 .net/2u *"_ivl_170", 5 0, L_0000024f42a83d40;  1 drivers
v0000024f42a7dc30_0 .net *"_ivl_172", 0 0, L_0000024f42ae0d30;  1 drivers
v0000024f42a7d050_0 .net *"_ivl_175", 0 0, L_0000024f42acbef0;  1 drivers
L_0000024f42a83d88 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d4b0_0 .net/2u *"_ivl_176", 5 0, L_0000024f42a83d88;  1 drivers
v0000024f42a7d190_0 .net *"_ivl_178", 0 0, L_0000024f42ae0a10;  1 drivers
v0000024f42a7cf10_0 .net *"_ivl_181", 0 0, L_0000024f42acb550;  1 drivers
L_0000024f42a83dd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d690_0 .net/2u *"_ivl_182", 15 0, L_0000024f42a83dd0;  1 drivers
v0000024f42a7d550_0 .net *"_ivl_184", 31 0, L_0000024f42ae2090;  1 drivers
v0000024f42a7d230_0 .net *"_ivl_187", 0 0, L_0000024f42ae1410;  1 drivers
v0000024f42a7e090_0 .net *"_ivl_188", 15 0, L_0000024f42ae0ab0;  1 drivers
v0000024f42a7d2d0_0 .net *"_ivl_19", 4 0, L_0000024f42a819c0;  1 drivers
v0000024f42a7e130_0 .net *"_ivl_190", 31 0, L_0000024f42ae0dd0;  1 drivers
v0000024f42a7ea90_0 .net *"_ivl_194", 31 0, L_0000024f42ae1370;  1 drivers
L_0000024f42a83e18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7ce70_0 .net *"_ivl_197", 25 0, L_0000024f42a83e18;  1 drivers
L_0000024f42a83e60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d370_0 .net/2u *"_ivl_198", 31 0, L_0000024f42a83e60;  1 drivers
L_0000024f42a83488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7e1d0_0 .net/2u *"_ivl_2", 5 0, L_0000024f42a83488;  1 drivers
v0000024f42a7dcd0_0 .net *"_ivl_20", 4 0, L_0000024f42a82820;  1 drivers
v0000024f42a7d730_0 .net *"_ivl_200", 0 0, L_0000024f42ae1190;  1 drivers
L_0000024f42a83ea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7cfb0_0 .net/2u *"_ivl_202", 5 0, L_0000024f42a83ea8;  1 drivers
v0000024f42a7e3b0_0 .net *"_ivl_204", 0 0, L_0000024f42ae0bf0;  1 drivers
L_0000024f42a83ef0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024f42a7e270_0 .net/2u *"_ivl_206", 5 0, L_0000024f42a83ef0;  1 drivers
v0000024f42a7daf0_0 .net *"_ivl_208", 0 0, L_0000024f42ae1050;  1 drivers
v0000024f42a7e310_0 .net *"_ivl_211", 0 0, L_0000024f42acbc50;  1 drivers
v0000024f42a7cdd0_0 .net *"_ivl_213", 0 0, L_0000024f42acc0b0;  1 drivers
L_0000024f42a83f38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024f42a7cc90_0 .net/2u *"_ivl_214", 5 0, L_0000024f42a83f38;  1 drivers
v0000024f42a7d7d0_0 .net *"_ivl_216", 0 0, L_0000024f42ae2270;  1 drivers
L_0000024f42a83f80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024f42a7e810_0 .net/2u *"_ivl_218", 31 0, L_0000024f42a83f80;  1 drivers
v0000024f42a7e450_0 .net *"_ivl_220", 31 0, L_0000024f42ae1e10;  1 drivers
v0000024f42a7da50_0 .net *"_ivl_224", 31 0, L_0000024f42ae23b0;  1 drivers
L_0000024f42a83fc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d870_0 .net *"_ivl_227", 25 0, L_0000024f42a83fc8;  1 drivers
L_0000024f42a84010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7de10_0 .net/2u *"_ivl_228", 31 0, L_0000024f42a84010;  1 drivers
v0000024f42a7deb0_0 .net *"_ivl_230", 0 0, L_0000024f42ae10f0;  1 drivers
L_0000024f42a84058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d910_0 .net/2u *"_ivl_232", 5 0, L_0000024f42a84058;  1 drivers
v0000024f42a7dff0_0 .net *"_ivl_234", 0 0, L_0000024f42ae1690;  1 drivers
L_0000024f42a840a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024f42a7d0f0_0 .net/2u *"_ivl_236", 5 0, L_0000024f42a840a0;  1 drivers
v0000024f42a7e4f0_0 .net *"_ivl_238", 0 0, L_0000024f42ae1cd0;  1 drivers
v0000024f42a7e630_0 .net *"_ivl_24", 0 0, L_0000024f42acb4e0;  1 drivers
v0000024f42a7e590_0 .net *"_ivl_241", 0 0, L_0000024f42acbb00;  1 drivers
v0000024f42a7e6d0_0 .net *"_ivl_243", 0 0, L_0000024f42acc120;  1 drivers
L_0000024f42a840e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024f42a7e770_0 .net/2u *"_ivl_244", 5 0, L_0000024f42a840e8;  1 drivers
v0000024f42a7e8b0_0 .net *"_ivl_246", 0 0, L_0000024f42ae14b0;  1 drivers
v0000024f42a7e950_0 .net *"_ivl_248", 31 0, L_0000024f42ae1d70;  1 drivers
L_0000024f42a835a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7e9f0_0 .net/2u *"_ivl_26", 4 0, L_0000024f42a835a8;  1 drivers
v0000024f42a7eb30_0 .net *"_ivl_29", 4 0, L_0000024f42a82d20;  1 drivers
v0000024f42a7cd30_0 .net *"_ivl_32", 0 0, L_0000024f42acbd30;  1 drivers
L_0000024f42a835f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024f42a80000_0 .net/2u *"_ivl_34", 4 0, L_0000024f42a835f0;  1 drivers
v0000024f42a7fa60_0 .net *"_ivl_37", 4 0, L_0000024f42a81d80;  1 drivers
v0000024f42a80820_0 .net *"_ivl_40", 0 0, L_0000024f42acb9b0;  1 drivers
L_0000024f42a83638 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7fd80_0 .net/2u *"_ivl_42", 15 0, L_0000024f42a83638;  1 drivers
v0000024f42a7fba0_0 .net *"_ivl_45", 15 0, L_0000024f42a81c40;  1 drivers
v0000024f42a7fc40_0 .net *"_ivl_48", 0 0, L_0000024f42acbfd0;  1 drivers
v0000024f42a7fce0_0 .net *"_ivl_5", 5 0, L_0000024f42a83360;  1 drivers
L_0000024f42a83680 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7ef20_0 .net/2u *"_ivl_50", 36 0, L_0000024f42a83680;  1 drivers
L_0000024f42a836c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a80320_0 .net/2u *"_ivl_52", 31 0, L_0000024f42a836c8;  1 drivers
v0000024f42a7f6a0_0 .net *"_ivl_55", 4 0, L_0000024f42a82a00;  1 drivers
v0000024f42a7fec0_0 .net *"_ivl_56", 36 0, L_0000024f42a81ba0;  1 drivers
v0000024f42a7f100_0 .net *"_ivl_58", 36 0, L_0000024f42a82c80;  1 drivers
v0000024f42a7fb00_0 .net *"_ivl_62", 0 0, L_0000024f42acbf60;  1 drivers
L_0000024f42a83710 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7f740_0 .net/2u *"_ivl_64", 5 0, L_0000024f42a83710;  1 drivers
v0000024f42a7f920_0 .net *"_ivl_67", 5 0, L_0000024f42a82dc0;  1 drivers
v0000024f42a7efc0_0 .net *"_ivl_70", 0 0, L_0000024f42acbe80;  1 drivers
L_0000024f42a83758 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a80aa0_0 .net/2u *"_ivl_72", 57 0, L_0000024f42a83758;  1 drivers
L_0000024f42a837a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a7f060_0 .net/2u *"_ivl_74", 31 0, L_0000024f42a837a0;  1 drivers
v0000024f42a7fe20_0 .net *"_ivl_77", 25 0, L_0000024f42a82500;  1 drivers
v0000024f42a7f600_0 .net *"_ivl_78", 57 0, L_0000024f42a82320;  1 drivers
v0000024f42a7f9c0_0 .net *"_ivl_8", 0 0, L_0000024f42acc200;  1 drivers
v0000024f42a800a0_0 .net *"_ivl_80", 57 0, L_0000024f42a814c0;  1 drivers
L_0000024f42a837e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024f42a7ff60_0 .net/2u *"_ivl_84", 31 0, L_0000024f42a837e8;  1 drivers
L_0000024f42a83830 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024f42a7f7e0_0 .net/2u *"_ivl_88", 5 0, L_0000024f42a83830;  1 drivers
v0000024f42a7eca0_0 .net *"_ivl_90", 0 0, L_0000024f42a81880;  1 drivers
L_0000024f42a83878 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024f42a80140_0 .net/2u *"_ivl_92", 5 0, L_0000024f42a83878;  1 drivers
v0000024f42a808c0_0 .net *"_ivl_94", 0 0, L_0000024f42a81920;  1 drivers
v0000024f42a7f880_0 .net *"_ivl_97", 0 0, L_0000024f42acc040;  1 drivers
v0000024f42a801e0_0 .net *"_ivl_98", 47 0, L_0000024f42a81a60;  1 drivers
v0000024f42a7f240_0 .net "adderResult", 31 0, L_0000024f42a825a0;  1 drivers
v0000024f42a80280_0 .net "address", 31 0, L_0000024f42a817e0;  1 drivers
v0000024f42a80780_0 .net "clk", 0 0, L_0000024f42acbb70;  alias, 1 drivers
v0000024f42a803c0_0 .var "cycles_consumed", 31 0;
o0000024f42a41048 .functor BUFZ 1, C4<z>; HiZ drive
v0000024f42a7f1a0_0 .net "excep_flag", 0 0, o0000024f42a41048;  0 drivers
v0000024f42a7f380_0 .net "extImm", 31 0, L_0000024f42ae1730;  1 drivers
v0000024f42a80460_0 .net "funct", 5 0, L_0000024f42a82aa0;  1 drivers
v0000024f42a80640_0 .net "hlt", 0 0, v0000024f42a06800_0;  1 drivers
v0000024f42a80500_0 .net "imm", 15 0, L_0000024f42a82b40;  1 drivers
v0000024f42a7f420_0 .net "immediate", 31 0, L_0000024f42ae1ff0;  1 drivers
v0000024f42a7f2e0_0 .net "input_clk", 0 0, v0000024f42a83040_0;  1 drivers
v0000024f42a805a0_0 .net "instruction", 31 0, L_0000024f42ae0e70;  1 drivers
v0000024f42a806e0_0 .net "memoryReadData", 31 0, v0000024f42a3aca0_0;  1 drivers
v0000024f42a80960_0 .net "nextPC", 31 0, L_0000024f42ae0c90;  1 drivers
v0000024f42a80a00_0 .net "opcode", 5 0, L_0000024f42a81600;  1 drivers
v0000024f42a7f4c0_0 .net "rd", 4 0, L_0000024f42a81740;  1 drivers
v0000024f42a80b40_0 .net "readData1", 31 0, L_0000024f42acbe10;  1 drivers
v0000024f42a7ed40_0 .net "readData1_w", 31 0, L_0000024f42ae1550;  1 drivers
v0000024f42a7ede0_0 .net "readData2", 31 0, L_0000024f42acc270;  1 drivers
v0000024f42a7f560_0 .net "rs", 4 0, L_0000024f42a820a0;  1 drivers
v0000024f42a7ee80_0 .net "rst", 0 0, v0000024f42a81b00_0;  1 drivers
v0000024f42a81560_0 .net "rt", 4 0, L_0000024f42a82780;  1 drivers
v0000024f42a832c0_0 .net "shamt", 31 0, L_0000024f42a81ec0;  1 drivers
v0000024f42a823c0_0 .net "wire_instruction", 31 0, L_0000024f42acbbe0;  1 drivers
v0000024f42a828c0_0 .net "writeData", 31 0, L_0000024f42ae1230;  1 drivers
v0000024f42a82000_0 .net "zero", 0 0, L_0000024f42ae19b0;  1 drivers
L_0000024f42a83360 .part L_0000024f42ae0e70, 26, 6;
L_0000024f42a81600 .functor MUXZ 6, L_0000024f42a83360, L_0000024f42a83488, L_0000024f429e6860, C4<>;
L_0000024f42a816a0 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83518;
L_0000024f42a819c0 .part L_0000024f42ae0e70, 11, 5;
L_0000024f42a82820 .functor MUXZ 5, L_0000024f42a819c0, L_0000024f42a83560, L_0000024f42a816a0, C4<>;
L_0000024f42a81740 .functor MUXZ 5, L_0000024f42a82820, L_0000024f42a834d0, L_0000024f42acc200, C4<>;
L_0000024f42a82d20 .part L_0000024f42ae0e70, 21, 5;
L_0000024f42a820a0 .functor MUXZ 5, L_0000024f42a82d20, L_0000024f42a835a8, L_0000024f42acb4e0, C4<>;
L_0000024f42a81d80 .part L_0000024f42ae0e70, 16, 5;
L_0000024f42a82780 .functor MUXZ 5, L_0000024f42a81d80, L_0000024f42a835f0, L_0000024f42acbd30, C4<>;
L_0000024f42a81c40 .part L_0000024f42ae0e70, 0, 16;
L_0000024f42a82b40 .functor MUXZ 16, L_0000024f42a81c40, L_0000024f42a83638, L_0000024f42acb9b0, C4<>;
L_0000024f42a82a00 .part L_0000024f42ae0e70, 6, 5;
L_0000024f42a81ba0 .concat [ 5 32 0 0], L_0000024f42a82a00, L_0000024f42a836c8;
L_0000024f42a82c80 .functor MUXZ 37, L_0000024f42a81ba0, L_0000024f42a83680, L_0000024f42acbfd0, C4<>;
L_0000024f42a81ec0 .part L_0000024f42a82c80, 0, 32;
L_0000024f42a82dc0 .part L_0000024f42ae0e70, 0, 6;
L_0000024f42a82aa0 .functor MUXZ 6, L_0000024f42a82dc0, L_0000024f42a83710, L_0000024f42acbf60, C4<>;
L_0000024f42a82500 .part L_0000024f42ae0e70, 0, 26;
L_0000024f42a82320 .concat [ 26 32 0 0], L_0000024f42a82500, L_0000024f42a837a0;
L_0000024f42a814c0 .functor MUXZ 58, L_0000024f42a82320, L_0000024f42a83758, L_0000024f42acbe80, C4<>;
L_0000024f42a817e0 .part L_0000024f42a814c0, 0, 32;
L_0000024f42a82e60 .arith/sum 32, v0000024f42a7adc0_0, L_0000024f42a837e8;
L_0000024f42a81880 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83830;
L_0000024f42a81920 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83878;
L_0000024f42a81a60 .concat [ 32 16 0 0], L_0000024f42a817e0, L_0000024f42a838c0;
L_0000024f42a81ce0 .concat [ 6 26 0 0], L_0000024f42a81600, L_0000024f42a83908;
L_0000024f42a82640 .cmp/eq 32, L_0000024f42a81ce0, L_0000024f42a83950;
L_0000024f42a821e0 .cmp/eq 6, L_0000024f42a82aa0, L_0000024f42a83998;
L_0000024f42a81e20 .concat [ 32 16 0 0], L_0000024f42acbe10, L_0000024f42a839e0;
L_0000024f42a826e0 .concat [ 32 16 0 0], v0000024f42a7adc0_0, L_0000024f42a83a28;
L_0000024f42a82f00 .part L_0000024f42a82b40, 15, 1;
LS_0000024f42a82460_0_0 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_4 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_8 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_12 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_16 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_20 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_24 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_0_28 .concat [ 1 1 1 1], L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00, L_0000024f42a82f00;
LS_0000024f42a82460_1_0 .concat [ 4 4 4 4], LS_0000024f42a82460_0_0, LS_0000024f42a82460_0_4, LS_0000024f42a82460_0_8, LS_0000024f42a82460_0_12;
LS_0000024f42a82460_1_4 .concat [ 4 4 4 4], LS_0000024f42a82460_0_16, LS_0000024f42a82460_0_20, LS_0000024f42a82460_0_24, LS_0000024f42a82460_0_28;
L_0000024f42a82460 .concat [ 16 16 0 0], LS_0000024f42a82460_1_0, LS_0000024f42a82460_1_4;
L_0000024f42a81f60 .concat [ 16 32 0 0], L_0000024f42a82b40, L_0000024f42a82460;
L_0000024f42a82fa0 .arith/sum 48, L_0000024f42a826e0, L_0000024f42a81f60;
L_0000024f42a82140 .functor MUXZ 48, L_0000024f42a82fa0, L_0000024f42a81e20, L_0000024f42acbcc0, C4<>;
L_0000024f42a82280 .functor MUXZ 48, L_0000024f42a82140, L_0000024f42a81a60, L_0000024f42acc040, C4<>;
L_0000024f42a825a0 .part L_0000024f42a82280, 0, 32;
L_0000024f42a83180 .cmp/eq 2, v0000024f42a3be20_0, L_0000024f42a83a70;
L_0000024f42a83220 .cmp/eq 2, v0000024f42a3be20_0, L_0000024f42a83ab8;
L_0000024f42ae0830 .cmp/eq 2, v0000024f42a3be20_0, L_0000024f42a83b00;
L_0000024f42ae08d0 .functor MUXZ 32, L_0000024f42a83b90, L_0000024f42a83b48, L_0000024f42ae0830, C4<>;
L_0000024f42ae0970 .functor MUXZ 32, L_0000024f42ae08d0, L_0000024f42a825a0, L_0000024f42a83220, C4<>;
L_0000024f42ae0c90 .functor MUXZ 32, L_0000024f42ae0970, L_0000024f42a82e60, L_0000024f42a83180, C4<>;
L_0000024f42ae0e70 .functor MUXZ 32, L_0000024f42acbbe0, L_0000024f42a83c20, L_0000024f42acb710, C4<>;
L_0000024f42ae1b90 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83cf8;
L_0000024f42ae0d30 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83d40;
L_0000024f42ae0a10 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83d88;
L_0000024f42ae2090 .concat [ 16 16 0 0], L_0000024f42a82b40, L_0000024f42a83dd0;
L_0000024f42ae1410 .part L_0000024f42a82b40, 15, 1;
LS_0000024f42ae0ab0_0_0 .concat [ 1 1 1 1], L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410;
LS_0000024f42ae0ab0_0_4 .concat [ 1 1 1 1], L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410;
LS_0000024f42ae0ab0_0_8 .concat [ 1 1 1 1], L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410;
LS_0000024f42ae0ab0_0_12 .concat [ 1 1 1 1], L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410, L_0000024f42ae1410;
L_0000024f42ae0ab0 .concat [ 4 4 4 4], LS_0000024f42ae0ab0_0_0, LS_0000024f42ae0ab0_0_4, LS_0000024f42ae0ab0_0_8, LS_0000024f42ae0ab0_0_12;
L_0000024f42ae0dd0 .concat [ 16 16 0 0], L_0000024f42a82b40, L_0000024f42ae0ab0;
L_0000024f42ae1730 .functor MUXZ 32, L_0000024f42ae0dd0, L_0000024f42ae2090, L_0000024f42acb550, C4<>;
L_0000024f42ae1370 .concat [ 6 26 0 0], L_0000024f42a81600, L_0000024f42a83e18;
L_0000024f42ae1190 .cmp/eq 32, L_0000024f42ae1370, L_0000024f42a83e60;
L_0000024f42ae0bf0 .cmp/eq 6, L_0000024f42a82aa0, L_0000024f42a83ea8;
L_0000024f42ae1050 .cmp/eq 6, L_0000024f42a82aa0, L_0000024f42a83ef0;
L_0000024f42ae2270 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a83f38;
L_0000024f42ae1e10 .functor MUXZ 32, L_0000024f42ae1730, L_0000024f42a83f80, L_0000024f42ae2270, C4<>;
L_0000024f42ae1ff0 .functor MUXZ 32, L_0000024f42ae1e10, L_0000024f42a81ec0, L_0000024f42acc0b0, C4<>;
L_0000024f42ae23b0 .concat [ 6 26 0 0], L_0000024f42a81600, L_0000024f42a83fc8;
L_0000024f42ae10f0 .cmp/eq 32, L_0000024f42ae23b0, L_0000024f42a84010;
L_0000024f42ae1690 .cmp/eq 6, L_0000024f42a82aa0, L_0000024f42a84058;
L_0000024f42ae1cd0 .cmp/eq 6, L_0000024f42a82aa0, L_0000024f42a840a0;
L_0000024f42ae14b0 .cmp/eq 6, L_0000024f42a81600, L_0000024f42a840e8;
L_0000024f42ae1d70 .functor MUXZ 32, L_0000024f42acbe10, v0000024f42a7adc0_0, L_0000024f42ae14b0, C4<>;
L_0000024f42ae1550 .functor MUXZ 32, L_0000024f42ae1d70, L_0000024f42acc270, L_0000024f42acc120, C4<>;
S_0000024f42a23d40 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024f42a18d60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024f42acb5c0 .functor NOT 1, v0000024f42a072a0_0, C4<0>, C4<0>, C4<0>;
v0000024f42a07ac0_0 .net *"_ivl_0", 0 0, L_0000024f42acb5c0;  1 drivers
v0000024f42a07b60_0 .net "in1", 31 0, L_0000024f42acc270;  alias, 1 drivers
v0000024f42a07de0_0 .net "in2", 31 0, L_0000024f42ae1ff0;  alias, 1 drivers
v0000024f42a08420_0 .net "out", 31 0, L_0000024f42ae2310;  alias, 1 drivers
v0000024f42a07200_0 .net "s", 0 0, v0000024f42a072a0_0;  alias, 1 drivers
L_0000024f42ae2310 .functor MUXZ 32, L_0000024f42ae1ff0, L_0000024f42acc270, L_0000024f42acb5c0, C4<>;
S_0000024f429a6490 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024f42a780a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024f42a780d8 .param/l "add" 0 4 5, C4<100000>;
P_0000024f42a78110 .param/l "addi" 0 4 8, C4<001000>;
P_0000024f42a78148 .param/l "addu" 0 4 5, C4<100001>;
P_0000024f42a78180 .param/l "and_" 0 4 5, C4<100100>;
P_0000024f42a781b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024f42a781f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024f42a78228 .param/l "bne" 0 4 10, C4<000101>;
P_0000024f42a78260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024f42a78298 .param/l "j" 0 4 12, C4<000010>;
P_0000024f42a782d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024f42a78308 .param/l "jr" 0 4 6, C4<001000>;
P_0000024f42a78340 .param/l "lw" 0 4 8, C4<100011>;
P_0000024f42a78378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024f42a783b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024f42a783e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024f42a78420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024f42a78458 .param/l "sll" 0 4 6, C4<000000>;
P_0000024f42a78490 .param/l "slt" 0 4 5, C4<101010>;
P_0000024f42a784c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024f42a78500 .param/l "srl" 0 4 6, C4<000010>;
P_0000024f42a78538 .param/l "sub" 0 4 5, C4<100010>;
P_0000024f42a78570 .param/l "subu" 0 4 5, C4<100011>;
P_0000024f42a785a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024f42a785e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024f42a78618 .param/l "xori" 0 4 8, C4<001110>;
v0000024f42a07a20_0 .var "ALUOp", 3 0;
v0000024f42a072a0_0 .var "ALUSrc", 0 0;
v0000024f42a07480_0 .var "MemReadEn", 0 0;
v0000024f42a07520_0 .var "MemWriteEn", 0 0;
v0000024f42a075c0_0 .var "MemtoReg", 0 0;
v0000024f42a06760_0 .var "RegDst", 0 0;
v0000024f42a08600_0 .var "RegWriteEn", 0 0;
v0000024f42a07840_0 .net "funct", 5 0, L_0000024f42a82aa0;  alias, 1 drivers
v0000024f42a06800_0 .var "hlt", 0 0;
v0000024f42a07e80_0 .net "opcode", 5 0, L_0000024f42a81600;  alias, 1 drivers
v0000024f42a078e0_0 .net "rst", 0 0, v0000024f42a81b00_0;  alias, 1 drivers
E_0000024f42a18da0 .event anyedge, v0000024f42a078e0_0, v0000024f42a07e80_0, v0000024f42a07840_0;
S_0000024f429a6620 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024f42a18de0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024f42acbbe0 .functor BUFZ 32, L_0000024f42ae1910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f42a07c00_0 .net "Data_Out", 31 0, L_0000024f42acbbe0;  alias, 1 drivers
v0000024f42a08380 .array "InstMem", 0 1023, 31 0;
v0000024f42a084c0_0 .net *"_ivl_0", 31 0, L_0000024f42ae1910;  1 drivers
v0000024f42a07f20_0 .net *"_ivl_3", 9 0, L_0000024f42ae12d0;  1 drivers
v0000024f42a08060_0 .net *"_ivl_4", 11 0, L_0000024f42ae0f10;  1 drivers
L_0000024f42a83bd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024f429e5730_0 .net *"_ivl_7", 1 0, L_0000024f42a83bd8;  1 drivers
v0000024f429e5af0_0 .net "addr", 31 0, v0000024f42a7adc0_0;  alias, 1 drivers
v0000024f42a3b880_0 .var/i "i", 31 0;
L_0000024f42ae1910 .array/port v0000024f42a08380, L_0000024f42ae0f10;
L_0000024f42ae12d0 .part v0000024f42a7adc0_0, 0, 10;
L_0000024f42ae0f10 .concat [ 10 2 0 0], L_0000024f42ae12d0, L_0000024f42a83bd8;
S_0000024f429a4b40 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024f42acbe10 .functor BUFZ 32, L_0000024f42ae0fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f42acc270 .functor BUFZ 32, L_0000024f42ae21d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f42a3bb00_0 .net *"_ivl_0", 31 0, L_0000024f42ae0fb0;  1 drivers
v0000024f42a3a020_0 .net *"_ivl_10", 6 0, L_0000024f42ae15f0;  1 drivers
L_0000024f42a83cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024f42a3b420_0 .net *"_ivl_13", 1 0, L_0000024f42a83cb0;  1 drivers
v0000024f42a3ac00_0 .net *"_ivl_2", 6 0, L_0000024f42ae1c30;  1 drivers
L_0000024f42a83c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024f42a3b4c0_0 .net *"_ivl_5", 1 0, L_0000024f42a83c68;  1 drivers
v0000024f42a3b560_0 .net *"_ivl_8", 31 0, L_0000024f42ae21d0;  1 drivers
v0000024f42a3bba0_0 .net "clk", 0 0, L_0000024f42acbb70;  alias, 1 drivers
v0000024f42a3a160_0 .var/i "i", 31 0;
v0000024f42a3ae80_0 .net "readData1", 31 0, L_0000024f42acbe10;  alias, 1 drivers
v0000024f42a3b600_0 .net "readData2", 31 0, L_0000024f42acc270;  alias, 1 drivers
v0000024f42a3b6a0_0 .net "readRegister1", 4 0, L_0000024f42a820a0;  alias, 1 drivers
v0000024f42a3bd80_0 .net "readRegister2", 4 0, L_0000024f42a82780;  alias, 1 drivers
v0000024f42a3b7e0 .array "registers", 31 0, 31 0;
v0000024f42a3af20_0 .net "rst", 0 0, v0000024f42a81b00_0;  alias, 1 drivers
v0000024f42a3ade0_0 .net "we", 0 0, v0000024f42a08600_0;  alias, 1 drivers
v0000024f42a3b920_0 .net "writeData", 31 0, L_0000024f42ae1230;  alias, 1 drivers
v0000024f42a3a700_0 .net "writeRegister", 4 0, L_0000024f42ae0b50;  alias, 1 drivers
E_0000024f42a18820/0 .event negedge, v0000024f42a078e0_0;
E_0000024f42a18820/1 .event posedge, v0000024f42a3bba0_0;
E_0000024f42a18820 .event/or E_0000024f42a18820/0, E_0000024f42a18820/1;
L_0000024f42ae0fb0 .array/port v0000024f42a3b7e0, L_0000024f42ae1c30;
L_0000024f42ae1c30 .concat [ 5 2 0 0], L_0000024f42a820a0, L_0000024f42a83c68;
L_0000024f42ae21d0 .array/port v0000024f42a3b7e0, L_0000024f42ae15f0;
L_0000024f42ae15f0 .concat [ 5 2 0 0], L_0000024f42a82780, L_0000024f42a83cb0;
S_0000024f429a4cd0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024f429a4b40;
 .timescale 0 0;
v0000024f42a3a840_0 .var/i "i", 31 0;
S_0000024f4298ddc0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024f42a18e60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024f42acbda0 .functor NOT 1, v0000024f42a06760_0, C4<0>, C4<0>, C4<0>;
v0000024f42a3afc0_0 .net *"_ivl_0", 0 0, L_0000024f42acbda0;  1 drivers
v0000024f42a3bce0_0 .net "in1", 4 0, L_0000024f42a82780;  alias, 1 drivers
v0000024f42a39f80_0 .net "in2", 4 0, L_0000024f42a81740;  alias, 1 drivers
v0000024f42a3a0c0_0 .net "out", 4 0, L_0000024f42ae0b50;  alias, 1 drivers
v0000024f42a3ba60_0 .net "s", 0 0, v0000024f42a06760_0;  alias, 1 drivers
L_0000024f42ae0b50 .functor MUXZ 5, L_0000024f42a81740, L_0000024f42a82780, L_0000024f42acbda0, C4<>;
S_0000024f4298df50 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024f42a18ea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024f42acb630 .functor NOT 1, v0000024f42a075c0_0, C4<0>, C4<0>, C4<0>;
v0000024f42a3a980_0 .net *"_ivl_0", 0 0, L_0000024f42acb630;  1 drivers
v0000024f42a3a200_0 .net "in1", 31 0, v0000024f42a3a340_0;  alias, 1 drivers
v0000024f42a3b2e0_0 .net "in2", 31 0, v0000024f42a3aca0_0;  alias, 1 drivers
v0000024f42a3b060_0 .net "out", 31 0, L_0000024f42ae1230;  alias, 1 drivers
v0000024f42a3aa20_0 .net "s", 0 0, v0000024f42a075c0_0;  alias, 1 drivers
L_0000024f42ae1230 .functor MUXZ 32, v0000024f42a3aca0_0, v0000024f42a3a340_0, L_0000024f42acb630, C4<>;
S_0000024f429d5a00 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024f429d5b90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024f429d5bc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000024f429d5c00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024f429d5c38 .param/l "OR" 0 9 12, C4<0011>;
P_0000024f429d5c70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024f429d5ca8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024f429d5ce0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024f429d5d18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024f429d5d50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024f429d5d88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024f429d5dc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024f429d5df8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024f42a84130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f42a3b9c0_0 .net/2u *"_ivl_0", 31 0, L_0000024f42a84130;  1 drivers
v0000024f42a3a3e0_0 .net "opSel", 3 0, v0000024f42a07a20_0;  alias, 1 drivers
v0000024f42a3bc40_0 .net "operand1", 31 0, L_0000024f42ae1550;  alias, 1 drivers
v0000024f42a3b100_0 .net "operand2", 31 0, L_0000024f42ae2310;  alias, 1 drivers
v0000024f42a3a340_0 .var "result", 31 0;
v0000024f42a3b740_0 .net "zero", 0 0, L_0000024f42ae19b0;  alias, 1 drivers
E_0000024f42a18ee0 .event anyedge, v0000024f42a07a20_0, v0000024f42a3bc40_0, v0000024f42a08420_0;
L_0000024f42ae19b0 .cmp/eq 32, v0000024f42a3a340_0, L_0000024f42a84130;
S_0000024f429c0030 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000024f42a7a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000024f42a7a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000024f42a7a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024f42a7a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000024f42a7a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000024f42a7a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000024f42a7a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024f42a7a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024f42a7a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024f42a7a868 .param/l "j" 0 4 12, C4<000010>;
P_0000024f42a7a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024f42a7a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024f42a7a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000024f42a7a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024f42a7a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000024f42a7a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024f42a7a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024f42a7aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000024f42a7aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000024f42a7aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000024f42a7aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024f42a7ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000024f42a7ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000024f42a7ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000024f42a7abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024f42a7abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000024f42a3be20_0 .var "PCsrc", 1 0;
v0000024f42a3aac0_0 .net "excep_flag", 0 0, o0000024f42a41048;  alias, 0 drivers
v0000024f42a3a2a0_0 .net "funct", 5 0, L_0000024f42a82aa0;  alias, 1 drivers
v0000024f42a3a480_0 .net "opcode", 5 0, L_0000024f42a81600;  alias, 1 drivers
v0000024f42a3b1a0_0 .net "operand1", 31 0, L_0000024f42acbe10;  alias, 1 drivers
v0000024f42a3a520_0 .net "operand2", 31 0, L_0000024f42ae2310;  alias, 1 drivers
v0000024f42a3a5c0_0 .net "rst", 0 0, v0000024f42a81b00_0;  alias, 1 drivers
E_0000024f42a18fa0/0 .event anyedge, v0000024f42a078e0_0, v0000024f42a3aac0_0, v0000024f42a07e80_0, v0000024f42a3ae80_0;
E_0000024f42a18fa0/1 .event anyedge, v0000024f42a08420_0, v0000024f42a07840_0;
E_0000024f42a18fa0 .event/or E_0000024f42a18fa0/0, E_0000024f42a18fa0/1;
S_0000024f429c01c0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024f42a3b240 .array "DataMem", 0 1023, 31 0;
v0000024f42a3a660_0 .net "address", 31 0, v0000024f42a3a340_0;  alias, 1 drivers
v0000024f42a3a7a0_0 .net "clock", 0 0, L_0000024f42acc190;  1 drivers
v0000024f42a3a8e0_0 .net "data", 31 0, L_0000024f42acc270;  alias, 1 drivers
v0000024f42a3ab60_0 .var/i "i", 31 0;
v0000024f42a3aca0_0 .var "q", 31 0;
v0000024f42a3ad40_0 .net "rden", 0 0, v0000024f42a07480_0;  alias, 1 drivers
v0000024f42a7c120_0 .net "wren", 0 0, v0000024f42a07520_0;  alias, 1 drivers
E_0000024f42a194e0 .event posedge, v0000024f42a3a7a0_0;
S_0000024f42986ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000024f42a23bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024f42a19220 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024f42a7bae0_0 .net "PCin", 31 0, L_0000024f42ae0c90;  alias, 1 drivers
v0000024f42a7adc0_0 .var "PCout", 31 0;
v0000024f42a7bc20_0 .net "clk", 0 0, L_0000024f42acbb70;  alias, 1 drivers
v0000024f42a7c760_0 .net "rst", 0 0, v0000024f42a81b00_0;  alias, 1 drivers
    .scope S_0000024f429c0030;
T_0 ;
    %wait E_0000024f42a18fa0;
    %load/vec4 v0000024f42a3a5c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024f42a3be20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024f42a3aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024f42a3be20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024f42a3a480_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024f42a3b1a0_0;
    %load/vec4 v0000024f42a3a520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000024f42a3a480_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000024f42a3b1a0_0;
    %load/vec4 v0000024f42a3a520_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000024f42a3a480_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024f42a3a480_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024f42a3a480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000024f42a3a2a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024f42a3be20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024f42a3be20_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024f42986ab0;
T_1 ;
    %wait E_0000024f42a18820;
    %load/vec4 v0000024f42a7c760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024f42a7adc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024f42a7bae0_0;
    %assign/vec4 v0000024f42a7adc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024f429a6620;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f42a3b880_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024f42a3b880_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f42a3b880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %load/vec4 v0000024f42a3b880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f42a3b880_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a08380, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024f429a6490;
T_3 ;
    %wait E_0000024f42a18da0;
    %load/vec4 v0000024f42a078e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024f42a06800_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f42a07520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f42a075c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f42a07480_0, 0;
    %assign/vec4 v0000024f42a06760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024f42a06800_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024f42a07a20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024f42a072a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024f42a08600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024f42a07520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024f42a075c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024f42a07480_0, 0, 1;
    %store/vec4 v0000024f42a06760_0, 0, 1;
    %load/vec4 v0000024f42a07e80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a06800_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a06760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %load/vec4 v0000024f42a07840_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a06760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f42a06760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a07480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a08600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a075c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a07520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f42a072a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f42a07a20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024f429a4b40;
T_4 ;
    %wait E_0000024f42a18820;
    %fork t_1, S_0000024f429a4cd0;
    %jmp t_0;
    .scope S_0000024f429a4cd0;
t_1 ;
    %load/vec4 v0000024f42a3af20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f42a3a840_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024f42a3a840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f42a3a840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b7e0, 0, 4;
    %load/vec4 v0000024f42a3a840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f42a3a840_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024f42a3ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024f42a3b920_0;
    %load/vec4 v0000024f42a3a700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b7e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b7e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024f429a4b40;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024f429a4b40;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f42a3a160_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024f42a3a160_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024f42a3a160_0;
    %ix/getv/s 4, v0000024f42a3a160_0;
    %load/vec4a v0000024f42a3b7e0, 4;
    %ix/getv/s 4, v0000024f42a3a160_0;
    %load/vec4a v0000024f42a3b7e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024f42a3a160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f42a3a160_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024f429d5a00;
T_6 ;
    %wait E_0000024f42a18ee0;
    %load/vec4 v0000024f42a3a3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %add;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %sub;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %and;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %or;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %xor;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %or;
    %inv;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024f42a3bc40_0;
    %load/vec4 v0000024f42a3b100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024f42a3b100_0;
    %load/vec4 v0000024f42a3bc40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024f42a3bc40_0;
    %ix/getv 4, v0000024f42a3b100_0;
    %shiftl 4;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024f42a3bc40_0;
    %ix/getv 4, v0000024f42a3b100_0;
    %shiftr 4;
    %assign/vec4 v0000024f42a3a340_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024f429c01c0;
T_7 ;
    %wait E_0000024f42a194e0;
    %load/vec4 v0000024f42a3ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024f42a3a660_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024f42a3b240, 4;
    %assign/vec4 v0000024f42a3aca0_0, 0;
T_7.0 ;
    %load/vec4 v0000024f42a7c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024f42a3a8e0_0;
    %ix/getv 3, v0000024f42a3a660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024f429c01c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f42a3ab60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024f42a3ab60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f42a3ab60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %load/vec4 v0000024f42a3ab60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f42a3ab60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f42a3b240, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000024f429c01c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f42a3ab60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024f42a3ab60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024f42a3ab60_0;
    %load/vec4a v0000024f42a3b240, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024f42a3ab60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024f42a3ab60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f42a3ab60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024f42a23bb0;
T_10 ;
    %wait E_0000024f42a18820;
    %load/vec4 v0000024f42a7ee80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024f42a803c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024f42a803c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024f42a803c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024f42a03e60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f42a83040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f42a81b00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024f42a03e60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024f42a83040_0;
    %inv;
    %assign/vec4 v0000024f42a83040_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024f42a03e60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f42a81b00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f42a81b00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024f42a82be0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
