set ::env(DESIGN_NAME) inv
set ::env(VERILOG_FILES) [glob ./src/*.v]
set ::env(CLOCK_PERIOD) 20
set ::env(FP_CORE_UTIL) 10
