{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543748021803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748021804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:23:41 2018 " "Processing started: Sun Dec  2 16:23:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748021804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748021804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748021805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543748022178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543748022179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_null.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_null.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_null-behave " "Found design unit 1: branch_null-behave" {  } { { "branch_null.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041100 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_null " "Found entity 1: branch_null" {  } { { "branch_null.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaveReg " "Found design unit 1: RegisterBank-behaveReg" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041101 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behave " "Found design unit 1: PC-behave" {  } { { "PC.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041102 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstrFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstrFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrFetch-behave " "Found design unit 1: InstrFetch-behave" {  } { { "InstrFetch.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041103 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrFetch " "Found entity 1: InstrFetch" {  } { { "InstrFetch.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem1-mem_prototype " "Found design unit 1: mem1-mem_prototype" {  } { { "mem1.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041104 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ir-behave " "Found design unit 1: and_ir-behave" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041105 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ir " "Found entity 1: and_ir" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 penc-behave " "Found design unit 1: penc-behave" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041107 ""} { "Info" "ISGN_ENTITY_NAME" "1 penc " "Found entity 1: penc" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i3reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i3reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i3reg-behave " "Found design unit 1: i3reg-behave" {  } { { "i3reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041108 ""} { "Info" "ISGN_ENTITY_NAME" "1 i3reg " "Found entity 1: i3reg" {  } { { "i3reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zp-behave " "Found design unit 1: zp-behave" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041109 ""} { "Info" "ISGN_ENTITY_NAME" "1 zp " "Found entity 1: zp" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stall_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stall_control-behave " "Found design unit 1: stall_control-behave" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041110 ""} { "Info" "ISGN_ENTITY_NAME" "1 stall_control " "Found entity 1: stall_control" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-behave " "Found design unit 1: SE10-behave" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041111 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-behave " "Found design unit 1: SE7-behave" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041112 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem2-mem_prototype " "Found design unit 1: mem2-mem_prototype" {  } { { "mem2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041113 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i4reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i4reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i4reg-behave " "Found design unit 1: i4reg-behave" {  } { { "i4reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041114 ""} { "Info" "ISGN_ENTITY_NAME" "1 i4reg " "Found entity 1: i4reg" {  } { { "i4reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2reg-behave " "Found design unit 1: i2reg-behave" {  } { { "i2reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041115 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2reg " "Found entity 1: i2reg" {  } { { "i2reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i1reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i1reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i1reg-behave " "Found design unit 1: i1reg-behave" {  } { { "i1reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041116 ""} { "Info" "ISGN_ENTITY_NAME" "1 i1reg " "Found entity 1: i1reg" {  } { { "i1reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forward_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_forward_control-behave " "Found design unit 1: data_forward_control-behave" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041117 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_forward_control " "Found entity 1: data_forward_control" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-mockingjay " "Found design unit 1: alu2-mockingjay" {  } { { "alu2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041118 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beq_comp-katniss " "Found design unit 1: beq_comp-katniss" {  } { { "beq_comp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041120 ""} { "Info" "ISGN_ENTITY_NAME" "1 beq_comp " "Found entity 1: beq_comp" {  } { { "beq_comp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i5reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i5reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i5reg-crucio " "Found design unit 1: i5reg-crucio" {  } { { "i5reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041121 ""} { "Info" "ISGN_ENTITY_NAME" "1 i5reg " "Found entity 1: i5reg" {  } { { "i5reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-katniss " "Found design unit 1: inst_dec-katniss" {  } { { "inst_dec.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041122 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-behave " "Found design unit 1: DUT-behave" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041124 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748041124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748041124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543748041238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_direct_out1 DUT.vhd(433) " "Verilog HDL or VHDL warning at DUT.vhd(433): object \"pc_direct_out1\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r0_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r1_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r2_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r3_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r4_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041243 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r5_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041244 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r6_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748041244 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 mem1:a0 " "Elaborating entity \"mem1\" for hierarchy \"mem1:a0\"" {  } { { "DUT.vhd" "a0" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:a1 " "Elaborating entity \"PC\" for hierarchy \"PC:a1\"" {  } { { "DUT.vhd" "a1" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrFetch InstrFetch:a2 " "Elaborating entity \"InstrFetch\" for hierarchy \"InstrFetch:a2\"" {  } { { "DUT.vhd" "a2" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i1reg i1reg:a3 " "Elaborating entity \"i1reg\" for hierarchy \"i1reg:a3\"" {  } { { "DUT.vhd" "a3" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ir and_ir:a4 " "Elaborating entity \"and_ir\" for hierarchy \"and_ir:a4\"" {  } { { "DUT.vhd" "a4" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "penc penc:a5 " "Elaborating entity \"penc\" for hierarchy \"penc:a5\"" {  } { { "DUT.vhd" "a5" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_dec inst_dec:a6 " "Elaborating entity \"inst_dec\" for hierarchy \"inst_dec:a6\"" {  } { { "DUT.vhd" "a6" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2reg i2reg:a7 " "Elaborating entity \"i2reg\" for hierarchy \"i2reg:a7\"" {  } { { "DUT.vhd" "a7" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:a8 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:a8\"" {  } { { "DUT.vhd" "a8" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 SE7:a9 " "Elaborating entity \"SE7\" for hierarchy \"SE7:a9\"" {  } { { "DUT.vhd" "a9" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 SE10:a10 " "Elaborating entity \"SE10\" for hierarchy \"SE10:a10\"" {  } { { "DUT.vhd" "a10" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3reg i3reg:a11 " "Elaborating entity \"i3reg\" for hierarchy \"i3reg:a11\"" {  } { { "DUT.vhd" "a11" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:a12 " "Elaborating entity \"alu2\" for hierarchy \"alu2:a12\"" {  } { { "DUT.vhd" "a12" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zp zp:a14 " "Elaborating entity \"zp\" for hierarchy \"zp:a14\"" {  } { { "DUT.vhd" "a14" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beq_comp beq_comp:a15 " "Elaborating entity \"beq_comp\" for hierarchy \"beq_comp:a15\"" {  } { { "DUT.vhd" "a15" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_null branch_null:a16 " "Elaborating entity \"branch_null\" for hierarchy \"branch_null:a16\"" {  } { { "DUT.vhd" "a16" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_control stall_control:a18 " "Elaborating entity \"stall_control\" for hierarchy \"stall_control:a18\"" {  } { { "DUT.vhd" "a18" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a1 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a2 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_i3 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a3_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041301 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041302 "|DUT|stall_control:a18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_forward_control data_forward_control:a19 " "Elaborating entity \"data_forward_control\" for hierarchy \"data_forward_control:a19\"" {  } { { "DUT.vhd" "a19" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041302 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041303 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041303 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041303 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041303 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041303 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_dest data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"i5_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i5 data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"rf_d3_i5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_valid data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"i5_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041304 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_dest data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"i5_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i5 data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"rf_d3_i5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_valid data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"i5_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748041305 "|DUT|data_forward_control:a19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i4reg i4reg:a20 " "Elaborating entity \"i4reg\" for hierarchy \"i4reg:a20\"" {  } { { "DUT.vhd" "a20" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2 mem2:a21 " "Elaborating entity \"mem2\" for hierarchy \"mem2:a21\"" {  } { { "DUT.vhd" "a21" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i5reg i5reg:a22 " "Elaborating entity \"i5reg\" for hierarchy \"i5reg:a22\"" {  } { { "DUT.vhd" "a22" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748041310 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem2:a21\|mem2_rtl_0 " "Inferred RAM node \"mem2:a21\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543748041910 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem1:a0\|mem " "RAM logic \"mem1:a0\|mem\" is uninferred due to inappropriate RAM size" {  } { { "mem1.vhd" "mem" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543748041912 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543748041912 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem2:a21\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem2:a21\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu2.ram0_mem2_392d20.hdl.mif " "Parameter INIT_FILE set to db/alu2.ram0_mem2_392d20.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748042203 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543748042203 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543748042203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem2:a21\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"mem2:a21\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748042386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem2:a21\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"mem2:a21\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu2.ram0_mem2_392d20.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu2.ram0_mem2_392d20.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748042387 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543748042387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43g1 " "Found entity 1: altsyncram_43g1" {  } { { "db/altsyncram_43g1.tdf" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/db/altsyncram_43g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748042461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748042461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543748043405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543748044883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543748045106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748045106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543748045242 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543748045242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543748045242 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543748045242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543748045242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1306 " "Peak virtual memory: 1306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748045276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:24:05 2018 " "Processing ended: Sun Dec  2 16:24:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748045276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748045276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748045276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748045276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543748079512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748079513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:24:38 2018 " "Processing started: Sun Dec  2 16:24:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748079513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543748079513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu2 -c alu2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543748079513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543748079586 ""}
{ "Info" "0" "" "Project  = alu2" {  } {  } 0 0 "Project  = alu2" 0 0 "Fitter" 0 0 1543748079588 ""}
{ "Info" "0" "" "Revision = alu2" {  } {  } 0 0 "Revision = alu2" 0 0 "Fitter" 0 0 1543748079588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543748079790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543748079790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"alu2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543748079803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543748079905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543748079905 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543748080186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543748080194 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543748080319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543748080319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543748080319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543748080319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1288 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543748080327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1290 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543748080327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1292 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543748080327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1294 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543748080327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shubhang/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1296 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543748080327 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543748080327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543748080329 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543748080389 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu2.sdc " "Synopsys Design Constraints File file not found: 'alu2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543748081321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543748081322 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543748081335 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543748081335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543748081336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543748081512 ""}  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 0 { 0 ""} 0 1282 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543748081512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543748081893 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543748081895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543748081895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543748081899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543748081902 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543748081906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543748081906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543748081908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543748081966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543748081968 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543748081968 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543748082056 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543748082063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543748083428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543748083729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543748083767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543748085935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543748085935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543748086386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/shubhang/Microprocessors/project2/Micro-Project 2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543748088473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543748088473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543748090286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543748090286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543748090289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543748090514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543748090530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543748090931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543748090933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543748091279 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543748092069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1472 " "Peak virtual memory: 1472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748093127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:24:53 2018 " "Processing ended: Sun Dec  2 16:24:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748093127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748093127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748093127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543748093127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543748129264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748129265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:25:29 2018 " "Processing started: Sun Dec  2 16:25:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748129265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543748129265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu2 -c alu2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543748129265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543748129800 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543748130906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543748130954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748131152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:25:31 2018 " "Processing ended: Sun Dec  2 16:25:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748131152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748131152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748131152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543748131152 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543748164052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543748165172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748165173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:26:04 2018 " "Processing started: Sun Dec  2 16:26:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748165173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu2 -c alu2 " "Command: quartus_sta alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1543748165291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu2.sdc " "Synopsys Design Constraints File file not found: 'alu2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543748165993 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748165993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166000 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543748166001 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543748166008 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543748166058 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.707 " "Worst-case setup slack is -4.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.707            -619.386 clk  " "   -4.707            -619.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk  " "    0.323               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -335.696 clk  " "   -3.000            -335.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166067 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543748166106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543748166974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.154 " "Worst-case setup slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154            -528.805 clk  " "   -4.154            -528.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -335.696 clk  " "   -3.000            -335.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748166988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748166988 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543748167037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543748167174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.164 " "Worst-case setup slack is -2.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164            -227.841 clk  " "   -2.164            -227.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -350.156 clk  " "   -3.000            -350.156 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543748167190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748167897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:26:07 2018 " "Processing ended: Sun Dec  2 16:26:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748167897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748167897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748167897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748167897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543748202154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748202155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:26:41 2018 " "Processing started: Sun Dec  2 16:26:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748202155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543748202155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu2 -c alu2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543748202155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543748202617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_6_1200mv_85c_slow.vho /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_6_1200mv_85c_slow.vho in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748202979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_6_1200mv_0c_slow.vho /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_6_1200mv_0c_slow.vho in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_min_1200mv_0c_fast.vho /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_min_1200mv_0c_fast.vho in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2.vho /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2.vho in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_6_1200mv_85c_vhd_slow.sdo /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_6_1200mv_85c_vhd_slow.sdo in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_6_1200mv_0c_vhd_slow.sdo /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_6_1200mv_0c_vhd_slow.sdo in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_min_1200mv_0c_vhd_fast.sdo /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_min_1200mv_0c_vhd_fast.sdo in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu2_vhd.sdo /home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/ simulation " "Generated file alu2_vhd.sdo in folder \"/home/shubhang/Microprocessors/project2/Micro-Project 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543748203870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1350 " "Peak virtual memory: 1350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748203952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:26:43 2018 " "Processing ended: Sun Dec  2 16:26:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748203952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748203952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748203952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543748203952 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543748236786 ""}
