Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 24 12:32:25 2021
| Host         : DESKTOP-5JKUPM9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_UART_timing_summary_routed.rpt -rpx CPU_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_UART
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: scan_0/clkout1_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 771 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.911    -1985.343                    703                 3185        0.097        0.000                      0                 3185        3.000        0.000                       0                  1388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
c/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.667}       43.333          23.077          
  clk_out2_cpuclk  {0.000 5.000}        10.000          100.000         
  clk_out3_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_cpuclk       -1.833      -87.131                     83                 2691        0.396        0.000                      0                 2691       21.167        0.000                       0                  1161  
  clk_out2_cpuclk        5.685        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    51  
  clk_out3_cpuclk       95.169        0.000                      0                  301        0.097        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_cpuclk  clk_out1_cpuclk       -4.504    -1540.914                    651                  656        0.125        0.000                      0                  656  
clk_out1_cpuclk  clk_out2_cpuclk      -17.911     -423.822                     32                   32        0.376        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c/inst/clk_in1
  To Clock:  c/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           83  Failing Endpoints,  Worst Slack       -1.833ns,  Total Violation      -87.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.055ns  (logic 5.164ns (23.414%)  route 16.891ns (76.586%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 20.157 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          1.402    17.560    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.124    17.684 r  uprgrom/ram_i_85/O
                         net (fo=1, routed)           0.623    18.307    uprgrom/ram_i_85_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.150    18.457 r  uprgrom/ram_i_53/O
                         net (fo=1, routed)           0.577    19.033    uprgrom/MemOrIO_0_write_data[31]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.359 r  uprgrom/ram_i_17/O
                         net (fo=4, routed)           1.378    20.737    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.286    20.157    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.578    
                         clock uncertainty           -0.100    19.478    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    18.904    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -20.737    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.096ns  (logic 5.166ns (23.380%)  route 16.930ns (76.620%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 20.271 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.559    16.717    uprgrom/control32_0/MemWrite0__2
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.841 r  uprgrom/ram_i_88/O
                         net (fo=1, routed)           1.106    17.947    uprgrom/ram_i_88_n_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.152    18.099 r  uprgrom/ram_i_55/O
                         net (fo=1, routed)           0.944    19.043    uprgrom/MemOrIO_0_write_data[29]
    SLICE_X53Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.369 r  uprgrom/ram_i_19/O
                         net (fo=4, routed)           1.409    20.778    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.400    20.271    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.692    
                         clock uncertainty           -0.100    19.593    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574    19.019    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -20.778    
  -------------------------------------------------------------------
                         slack                                 -1.759    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.068ns  (logic 5.164ns (23.401%)  route 16.904ns (76.599%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 20.271 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          1.402    17.560    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.124    17.684 r  uprgrom/ram_i_85/O
                         net (fo=1, routed)           0.623    18.307    uprgrom/ram_i_85_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.150    18.457 r  uprgrom/ram_i_53/O
                         net (fo=1, routed)           0.577    19.033    uprgrom/MemOrIO_0_write_data[31]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.359 r  uprgrom/ram_i_17/O
                         net (fo=4, routed)           1.390    20.750    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.400    20.271    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.692    
                         clock uncertainty           -0.100    19.593    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    19.019    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -20.750    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.878ns  (logic 5.164ns (22.572%)  route 17.714ns (77.428%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 21.105 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.948    17.106    uprgrom/control32_0/MemWrite0__2
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.230 r  uprgrom/ram_i_98/O
                         net (fo=1, routed)           0.643    17.873    uprgrom/ram_i_98_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.150    18.023 r  uprgrom/ram_i_65/O
                         net (fo=1, routed)           0.999    19.023    uprgrom/MemOrIO_0_write_data[19]
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.326    19.349 r  uprgrom/ram_i_29/O
                         net (fo=4, routed)           2.211    21.560    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          2.234    21.105    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.526    
                         clock uncertainty           -0.100    20.426    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.574    19.852    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.852    
                         arrival time                         -21.560    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.901ns  (logic 4.936ns (22.538%)  route 16.965ns (77.462%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 20.157 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.989    17.147    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.271 r  uprgrom/ram_i_87/O
                         net (fo=1, routed)           0.946    18.218    uprgrom/ram_i_87_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124    18.342 r  uprgrom/ram_i_54/O
                         net (fo=1, routed)           0.992    19.334    uprgrom/MemOrIO_0_write_data[30]
    SLICE_X50Y66         LUT4 (Prop_lut4_I0_O)        0.124    19.458 r  uprgrom/ram_i_18/O
                         net (fo=4, routed)           1.125    20.583    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.286    20.157    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.578    
                         clock uncertainty           -0.100    19.478    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.574    18.904    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.013ns  (logic 4.936ns (22.423%)  route 17.077ns (77.577%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 20.271 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.989    17.147    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.271 r  uprgrom/ram_i_87/O
                         net (fo=1, routed)           0.946    18.218    uprgrom/ram_i_87_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124    18.342 r  uprgrom/ram_i_54/O
                         net (fo=1, routed)           0.992    19.334    uprgrom/MemOrIO_0_write_data[30]
    SLICE_X50Y66         LUT4 (Prop_lut4_I0_O)        0.124    19.458 r  uprgrom/ram_i_18/O
                         net (fo=4, routed)           1.237    20.695    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.400    20.271    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.692    
                         clock uncertainty           -0.100    19.593    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.574    19.019    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -20.695    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.877ns  (logic 5.166ns (23.614%)  route 16.711ns (76.386%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 20.157 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.559    16.717    uprgrom/control32_0/MemWrite0__2
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124    16.841 r  uprgrom/ram_i_88/O
                         net (fo=1, routed)           1.106    17.947    uprgrom/ram_i_88_n_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.152    18.099 r  uprgrom/ram_i_55/O
                         net (fo=1, routed)           0.944    19.043    uprgrom/MemOrIO_0_write_data[29]
    SLICE_X53Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.369 r  uprgrom/ram_i_19/O
                         net (fo=4, routed)           1.190    20.559    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.286    20.157    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.578    
                         clock uncertainty           -0.100    19.478    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574    18.904    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -20.559    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.773ns  (logic 4.936ns (22.670%)  route 16.837ns (77.330%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 20.063 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          0.989    17.147    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.271 r  uprgrom/ram_i_87/O
                         net (fo=1, routed)           0.946    18.218    uprgrom/ram_i_87_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124    18.342 r  uprgrom/ram_i_54/O
                         net (fo=1, routed)           0.992    19.334    uprgrom/MemOrIO_0_write_data[30]
    SLICE_X50Y66         LUT4 (Prop_lut4_I0_O)        0.124    19.458 r  uprgrom/ram_i_18/O
                         net (fo=4, routed)           0.997    20.455    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.192    20.063    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.485    
                         clock uncertainty           -0.100    19.385    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.574    18.811    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -20.455    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.793ns  (logic 5.164ns (23.696%)  route 16.629ns (76.304%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 20.086 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          1.402    17.560    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.124    17.684 r  uprgrom/ram_i_85/O
                         net (fo=1, routed)           0.623    18.307    uprgrom/ram_i_85_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.150    18.457 r  uprgrom/ram_i_53/O
                         net (fo=1, routed)           0.577    19.033    uprgrom/MemOrIO_0_write_data[31]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.359 r  uprgrom/ram_i_17/O
                         net (fo=4, routed)           1.116    20.475    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.215    20.086    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.507    
                         clock uncertainty           -0.100    19.407    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    18.833    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                         -20.475    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.723ns  (logic 5.164ns (23.772%)  route 16.559ns (76.228%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 20.063 - 21.667 ) 
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    -3.235    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    -3.081 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    -1.318    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657     1.339 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168     3.507    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370     5.001    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.125 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000     5.125    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.370 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151     6.521    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     6.819 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176     7.996    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.120 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066     9.186    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.837    10.146    Idecode32_0/register_reg[0][27]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.270 r  Idecode32_0/register[0][27]_i_24/O
                         net (fo=2, routed)           1.131    11.401    Idecode32_0/register[0][27]_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.525 r  Idecode32_0/register[0][27]_i_11/O
                         net (fo=1, routed)           0.598    12.123    uprgrom/register_reg[27][0]_25
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.247 f  uprgrom/register[0][27]_i_4/O
                         net (fo=1, routed)           0.872    13.119    uprgrom/register[0][27]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.243 f  uprgrom/register[0][27]_i_2/O
                         net (fo=3, routed)           0.425    13.668    uprgrom/Executs32_0_ALU_Result[27]
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.792 f  uprgrom/store_scanwdata[15]_i_6/O
                         net (fo=3, routed)           0.970    14.763    uprgrom/store_scanwdata[15]_i_6_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.887 f  uprgrom/register[0][31]_i_23/O
                         net (fo=3, routed)           1.147    16.034    uprgrom/register[0][31]_i_23_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.158 r  uprgrom/ram_i_51/O
                         net (fo=17, routed)          1.402    17.560    uprgrom/control32_0/MemWrite0__2
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.124    17.684 r  uprgrom/ram_i_85/O
                         net (fo=1, routed)           0.623    18.307    uprgrom/ram_i_85_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.150    18.457 r  uprgrom/ram_i_53/O
                         net (fo=1, routed)           0.577    19.033    uprgrom/MemOrIO_0_write_data[31]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.326    19.359 r  uprgrom/ram_i_17/O
                         net (fo=4, routed)           1.046    20.405    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040    18.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122    18.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.192    20.063    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.485    
                         clock uncertainty           -0.100    19.385    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    18.811    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -20.405    
  -------------------------------------------------------------------
                         slack                                 -1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.757ns  (logic 0.444ns (58.659%)  route 0.313ns (41.341%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 20.907 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.868 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.868    Ifetc32_0/clk_out1
    SLICE_X49Y54         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.146    21.014 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.119    21.133    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    21.323 r  Ifetc32_0/PC_reg[4]_i_3/O[2]
                         net (fo=3, routed)           0.194    21.517    uprgrom/Ifetc32_0_branch_base_addr[1]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.108    21.625 r  uprgrom/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    21.625    Ifetc32_0/D[2]
    SLICE_X52Y54         FDCE                                         r  Ifetc32_0/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.832    20.907    Ifetc32_0/clk_out1
    SLICE_X52Y54         FDCE                                         r  Ifetc32_0/PC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.131    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.098    21.229    Ifetc32_0/PC_reg[3]
  -------------------------------------------------------------------
                         required time                        -21.229    
                         arrival time                          21.625    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.808ns  (logic 0.534ns (66.127%)  route 0.274ns (33.873%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 20.907 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.868 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.868    Ifetc32_0/clk_out1
    SLICE_X49Y54         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.146    21.014 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.119    21.133    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.323 r  Ifetc32_0/PC_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.323    Ifetc32_0/PC_reg[4]_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.363 r  Ifetc32_0/PC_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.363    Ifetc32_0/PC_reg[8]_i_3_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.416 r  Ifetc32_0/PC_reg[12]_i_3/O[0]
                         net (fo=3, routed)           0.155    21.570    uprgrom/Ifetc32_0_branch_base_addr[7]
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.105    21.675 r  uprgrom/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    21.675    Ifetc32_0/D[8]
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.832    20.907    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.131    
    SLICE_X52Y56         FDCE (Hold_fdce_C_D)         0.099    21.230    Ifetc32_0/PC_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.230    
                         arrival time                          21.675    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.828ns  (logic 0.444ns (53.642%)  route 0.384ns (46.358%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.910 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[9]/Q
                         net (fo=3, routed)           0.148    21.160    Ifetc32_0/rom_adr_o[7]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    21.350 r  Ifetc32_0/PC_reg[12]_i_3/O[2]
                         net (fo=3, routed)           0.236    21.586    uprgrom/Ifetc32_0_branch_base_addr[9]
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.108    21.694 r  uprgrom/PC[11]_i_1/O
                         net (fo=1, routed)           0.000    21.694    Ifetc32_0/D[10]
    SLICE_X47Y54         FDCE                                         r  Ifetc32_0/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.910    Ifetc32_0/clk_out1
    SLICE_X47Y54         FDCE                                         r  Ifetc32_0/PC_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.134    
    SLICE_X47Y54         FDCE (Hold_fdce_C_D)         0.098    21.232    Ifetc32_0/PC_reg[11]
  -------------------------------------------------------------------
                         required time                        -21.232    
                         arrival time                          21.694    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.876ns  (logic 0.534ns (60.944%)  route 0.342ns (39.056%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.910 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[9]/Q
                         net (fo=3, routed)           0.148    21.160    Ifetc32_0/rom_adr_o[7]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.350 r  Ifetc32_0/PC_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.350    Ifetc32_0/PC_reg[12]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    21.390 r  Ifetc32_0/PC_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.390    Ifetc32_0/PC_reg[16]_i_3_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.443 r  Ifetc32_0/PC_reg[20]_i_3/O[0]
                         net (fo=3, routed)           0.194    21.637    uprgrom/Ifetc32_0_branch_base_addr[15]
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.105    21.742 r  uprgrom/PC[17]_i_1/O
                         net (fo=1, routed)           0.000    21.742    Ifetc32_0/D[16]
    SLICE_X49Y56         FDCE                                         r  Ifetc32_0/PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.910    Ifetc32_0/clk_out1
    SLICE_X49Y56         FDCE                                         r  Ifetc32_0/PC_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.134    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.099    21.233    Ifetc32_0/PC_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.233    
                         arrival time                          21.742    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.889ns  (logic 0.467ns (52.540%)  route 0.422ns (47.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.910 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[9]/Q
                         net (fo=3, routed)           0.148    21.160    Ifetc32_0/rom_adr_o[7]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210    21.370 r  Ifetc32_0/PC_reg[12]_i_3/O[3]
                         net (fo=3, routed)           0.274    21.644    uprgrom/Ifetc32_0_branch_base_addr[10]
    SLICE_X49Y55         LUT6 (Prop_lut6_I4_O)        0.111    21.755 r  uprgrom/PC[12]_i_1/O
                         net (fo=1, routed)           0.000    21.755    Ifetc32_0/D[11]
    SLICE_X49Y55         FDCE                                         r  Ifetc32_0/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.910    Ifetc32_0/clk_out1
    SLICE_X49Y55         FDCE                                         r  Ifetc32_0/PC_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.134    
    SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.098    21.232    Ifetc32_0/PC_reg[12]
  -------------------------------------------------------------------
                         required time                        -21.232    
                         arrival time                          21.755    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.898ns  (logic 0.510ns (56.769%)  route 0.388ns (43.231%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 20.907 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.868 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.868    Ifetc32_0/clk_out1
    SLICE_X49Y54         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.146    21.014 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.119    21.133    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.323 r  Ifetc32_0/PC_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.323    Ifetc32_0/PC_reg[4]_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    21.389 r  Ifetc32_0/PC_reg[8]_i_3/O[2]
                         net (fo=3, routed)           0.269    21.658    uprgrom/Ifetc32_0_branch_base_addr[5]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.108    21.766 r  uprgrom/PC[7]_i_1/O
                         net (fo=1, routed)           0.000    21.766    Ifetc32_0/D[6]
    SLICE_X52Y54         FDCE                                         r  Ifetc32_0/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.832    20.907    Ifetc32_0/clk_out1
    SLICE_X52Y54         FDCE                                         r  Ifetc32_0/PC_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.131    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.099    21.230    Ifetc32_0/PC_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.230    
                         arrival time                          21.766    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.937ns  (logic 0.404ns (43.130%)  route 0.533ns (56.870%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 20.908 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X53Y54         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=3, routed)           0.229    21.241    Ifetc32_0/rom_adr_o[3]
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.391 r  Ifetc32_0/PC_reg[8]_i_3/O[1]
                         net (fo=3, routed)           0.304    21.695    uprgrom/Ifetc32_0_branch_base_addr[4]
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.108    21.803 r  uprgrom/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    21.803    Ifetc32_0/D[5]
    SLICE_X50Y53         FDCE                                         r  Ifetc32_0/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.833    20.908    Ifetc32_0/clk_out1
    SLICE_X50Y53         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.132    
    SLICE_X50Y53         FDCE (Hold_fdce_C_D)         0.125    21.257    Ifetc32_0/PC_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.257    
                         arrival time                          21.803    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.936ns  (logic 0.494ns (52.776%)  route 0.442ns (47.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.910 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[9]/Q
                         net (fo=3, routed)           0.148    21.160    Ifetc32_0/rom_adr_o[7]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.350 r  Ifetc32_0/PC_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.350    Ifetc32_0/PC_reg[12]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.403 r  Ifetc32_0/PC_reg[16]_i_3/O[0]
                         net (fo=3, routed)           0.294    21.697    uprgrom/Ifetc32_0_branch_base_addr[11]
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.105    21.802 r  uprgrom/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    21.802    Ifetc32_0/D[12]
    SLICE_X47Y55         FDCE                                         r  Ifetc32_0/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.910    Ifetc32_0/clk_out1
    SLICE_X47Y55         FDCE                                         r  Ifetc32_0/PC_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.134    
    SLICE_X47Y55         FDCE (Hold_fdce_C_D)         0.098    21.232    Ifetc32_0/PC_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.232    
                         arrival time                          21.802    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.945ns  (logic 0.403ns (42.661%)  route 0.542ns (57.339%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 20.910 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 20.866 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.562    20.866    Ifetc32_0/clk_out1
    SLICE_X52Y56         FDCE                                         r  Ifetc32_0/PC_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.146    21.012 r  Ifetc32_0/PC_reg[15]/Q
                         net (fo=3, routed)           0.231    21.242    Ifetc32_0/rom_adr_o[13]
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    21.388 r  Ifetc32_0/PC_reg[16]_i_3/O[3]
                         net (fo=3, routed)           0.311    21.700    uprgrom/Ifetc32_0_branch_base_addr[14]
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.111    21.811 r  uprgrom/PC[16]_i_1/O
                         net (fo=1, routed)           0.000    21.811    Ifetc32_0/D[15]
    SLICE_X49Y56         FDCE                                         r  Ifetc32_0/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.835    20.910    Ifetc32_0/clk_out1
    SLICE_X49Y56         FDCE                                         r  Ifetc32_0/PC_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.134    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.098    21.232    Ifetc32_0/PC_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.232    
                         arrival time                          21.811    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            Ifetc32_0/PC_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk fall@21.667ns)
  Data Path Delay:        0.948ns  (logic 0.494ns (52.103%)  route 0.454ns (47.897%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 20.907 - 21.667 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 20.868 - 21.667 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.107    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.768 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.278    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.304 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.564    20.868    Ifetc32_0/clk_out1
    SLICE_X49Y54         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.146    21.014 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.119    21.133    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.323 r  Ifetc32_0/PC_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.323    Ifetc32_0/PC_reg[4]_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.376 r  Ifetc32_0/PC_reg[8]_i_3/O[0]
                         net (fo=3, routed)           0.335    21.711    uprgrom/Ifetc32_0_branch_base_addr[3]
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.105    21.816 r  uprgrom/PC[5]_i_1/O
                         net (fo=1, routed)           0.000    21.816    Ifetc32_0/D[4]
    SLICE_X53Y54         FDCE                                         r  Ifetc32_0/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                  IBUF                         0.000    21.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.148    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.491 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.046    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.075 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.832    20.907    Ifetc32_0/clk_out1
    SLICE_X53Y54         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.131    
    SLICE_X53Y54         FDCE (Hold_fdce_C_D)         0.098    21.229    Ifetc32_0/PC_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.229    
                         arrival time                          21.816    
  -------------------------------------------------------------------
                         slack                                  0.587    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.667 }
Period(ns):         43.333
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y13    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y13    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y13    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y13    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y16    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y16    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y6     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y6     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X0Y12    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X0Y12    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.333      116.667    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y41    Idecode32_0/register_reg[10][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y41    Idecode32_0/register_reg[10][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y41    Idecode32_0/register_reg[10][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X48Y48    Idecode32_0/register_reg[10][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X30Y45    Idecode32_0/register_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X30Y45    Idecode32_0/register_reg[10][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y44    Idecode32_0/register_reg[10][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X33Y39    Idecode32_0/register_reg[9][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X33Y46    Idecode32_0/register_reg[9][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X35Y43    Idecode32_0/register_reg[9][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X31Y46    Idecode32_0/register_reg[9][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X42Y51    Idecode32_0/register_reg[9][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X33Y45    Idecode32_0/register_reg[9][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.667      21.167     SLICE_X31Y86    leds_0/ledout_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.499%)  route 3.418ns (80.501%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.801     0.207    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.331 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.331    scan_0/cnt1_4[27]
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.031     6.016    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.828ns (20.049%)  route 3.302ns (79.951%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.684     0.090    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.214 r  scan_0/cnt1[28]_i_1/O
                         net (fo=1, routed)           0.000     0.214    scan_0/cnt1_4[28]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[28]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029     6.014    scan_0/cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.040%)  route 3.304ns (79.960%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.686     0.092    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.216 r  scan_0/cnt1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.216    scan_0/cnt1_4[30]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[30]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     6.016    scan_0/cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.828ns (20.164%)  route 3.278ns (79.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.661     0.067    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.124     0.191 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000     0.191    scan_0/clkout1_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X53Y93         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.029     6.014    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.828ns (20.299%)  route 3.251ns (79.701%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 6.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.913ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -3.913    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.456    -3.457 r  scan_0/cnt1_reg[31]/Q
                         net (fo=2, routed)           0.875    -2.582    scan_0/cnt1[31]
    SLICE_X55Y94         LUT4 (Prop_lut4_I2_O)        0.124    -2.458 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.629    -1.829    scan_0/cnt1[31]_i_9_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.124    -1.705 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          1.747     0.042    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I2_O)        0.124     0.166 r  scan_0/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.166    scan_0/cnt1_4[2]
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.498     6.541    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[2]/C
                         clock pessimism             -0.482     6.059    
                         clock uncertainty           -0.077     5.982    
    SLICE_X55Y88         FDCE (Setup_fdce_C_D)        0.029     6.011    scan_0/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.304%)  route 3.250ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 6.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.913ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -3.913    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.456    -3.457 r  scan_0/cnt1_reg[31]/Q
                         net (fo=2, routed)           0.875    -2.582    scan_0/cnt1[31]
    SLICE_X55Y94         LUT4 (Prop_lut4_I2_O)        0.124    -2.458 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.629    -1.829    scan_0/cnt1[31]_i_9_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.124    -1.705 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          1.746     0.041    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I2_O)        0.124     0.165 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.165    scan_0/cnt1_4[3]
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.498     6.541    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.482     6.059    
                         clock uncertainty           -0.077     5.982    
    SLICE_X55Y88         FDCE (Setup_fdce_C_D)        0.031     6.013    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.625%)  route 3.186ns (79.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.569    -0.025    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     0.099 r  scan_0/cnt1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.099    scan_0/cnt1_4[23]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[23]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.031     6.016    scan_0/cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.526    -0.068    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124     0.056 r  scan_0/cnt1[22]_i_1/O
                         net (fo=1, routed)           0.000     0.056    scan_0/cnt1_4[22]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[22]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.029     6.014    scan_0/cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.884%)  route 3.137ns (79.116%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.519    -0.075    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.049 r  scan_0/cnt1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.049    scan_0/cnt1_4[31]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[31]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031     6.016    scan_0/cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.828ns (20.979%)  route 3.119ns (79.021%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 6.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.620    -3.916    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.456    -3.460 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.820    -2.640    scan_0/cnt1[4]
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    -2.516 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798    -1.718    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124    -1.594 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.501    -0.093    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.124     0.031 r  scan_0/cnt1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.031    scan_0/cnt1_4[26]
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                  IBUF                         0.000    10.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    11.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     3.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     4.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.042 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     6.544    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[26]/C
                         clock pessimism             -0.482     6.062    
                         clock uncertainty           -0.077     5.985    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.031     6.016    scan_0/cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  5.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scan_0/clkout1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.801    scan_0/CLK
    SLICE_X53Y93         FDCE                                         r  scan_0/clkout1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  scan_0/clkout1_reg/Q
                         net (fo=2, routed)           0.168    -0.492    scan_0/clkout1
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.447 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000    -0.447    scan_0/clkout1_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.760    scan_0/CLK
    SLICE_X53Y93         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism             -0.041    -0.801    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.091    -0.710    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.802    scan_0/CLK
    SLICE_X56Y88         FDCE                                         r  scan_0/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.638 f  scan_0/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.463    scan_0/cnt1[0]
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.418 r  scan_0/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.418    scan_0/cnt1_4[0]
    SLICE_X56Y88         FDCE                                         r  scan_0/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.761    scan_0/CLK
    SLICE_X56Y88         FDCE                                         r  scan_0/cnt1_reg[0]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X56Y88         FDCE (Hold_fdce_C_D)         0.120    -0.682    scan_0/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.652%)  route 0.225ns (49.348%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    -0.803    scan_0/CLK
    SLICE_X53Y88         FDCE                                         r  scan_0/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.662 f  scan_0/cnt1_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.555    scan_0/cnt1[1]
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.510 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.118    -0.392    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.347 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    scan_0/cnt1_4[4]
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.830    -0.762    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism             -0.025    -0.787    
    SLICE_X55Y88         FDCE (Hold_fdce_C_D)         0.092    -0.695    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.231ns (47.797%)  route 0.252ns (52.203%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.801    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  scan_0/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.535    scan_0/cnt1[27]
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.490 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.128    -0.363    scan_0/cnt1[31]_i_4_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    scan_0/cnt1_4[27]
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.760    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism             -0.041    -0.801    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.092    -0.709    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.323%)  route 0.302ns (56.677%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.801    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  scan_0/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.535    scan_0/cnt1[27]
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.490 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.178    -0.313    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  scan_0/cnt1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    scan_0/cnt1_4[30]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.760    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[30]/C
                         clock pessimism             -0.025    -0.785    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.092    -0.693    scan_0/cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.242%)  route 0.303ns (56.758%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.801    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  scan_0/cnt1_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.535    scan_0/cnt1[27]
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.490 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.179    -0.312    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.267 r  scan_0/cnt1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    scan_0/cnt1_4[28]
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.760    scan_0/CLK
    SLICE_X55Y94         FDCE                                         r  scan_0/cnt1_reg[28]/C
                         clock pessimism             -0.025    -0.785    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.091    -0.694    scan_0/cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.237%)  route 0.343ns (59.763%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    -0.803    scan_0/CLK
    SLICE_X53Y88         FDCE                                         r  scan_0/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.662 f  scan_0/cnt1_reg[1]/Q
                         net (fo=2, routed)           0.107    -0.555    scan_0/cnt1[1]
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.510 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.236    -0.274    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.229 r  scan_0/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    scan_0/cnt1_4[7]
    SLICE_X53Y89         FDCE                                         r  scan_0/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.830    -0.762    scan_0/CLK
    SLICE_X53Y89         FDCE                                         r  scan_0/cnt1_reg[7]/C
                         clock pessimism             -0.025    -0.787    
    SLICE_X53Y89         FDCE (Hold_fdce_C_D)         0.091    -0.696    scan_0/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    -0.803    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.065    -0.597    scan_0/cnt1[3]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.487 r  scan_0/cnt1_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.326    scan_0/data0[3]
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.108    -0.218 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    scan_0/cnt1_4[3]
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.830    -0.762    scan_0/CLK
    SLICE_X55Y88         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.041    -0.803    
    SLICE_X55Y88         FDCE (Hold_fdce_C_D)         0.092    -0.711    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.801    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  scan_0/cnt1_reg[23]/Q
                         net (fo=2, routed)           0.066    -0.594    scan_0/cnt1[23]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.484 r  scan_0/cnt1_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.322    scan_0/data0[23]
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.108    -0.214 r  scan_0/cnt1[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    scan_0/cnt1_4[23]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.760    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[23]/C
                         clock pessimism             -0.041    -0.801    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.092    -0.709    scan_0/cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.231ns (37.847%)  route 0.379ns (62.153%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.802    scan_0/CLK
    SLICE_X53Y92         FDCE                                         r  scan_0/cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  scan_0/cnt1_reg[17]/Q
                         net (fo=2, routed)           0.104    -0.557    scan_0/cnt1[17]
    SLICE_X55Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.512 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          0.275    -0.236    scan_0/cnt1[31]_i_5_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  scan_0/cnt1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    scan_0/cnt1_4[20]
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.761    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[20]/C
                         clock pessimism             -0.025    -0.786    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.091    -0.695    scan_0/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   c/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y93    scan_0/clkout1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X56Y88    scan_0/cnt1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y90    scan_0/cnt1_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y90    scan_0/cnt1_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y90    scan_0/cnt1_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y91    scan_0/cnt1_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y91    scan_0/cnt1_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y91    scan_0/cnt1_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y92    scan_0/cnt1_reg[17]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y92    scan_0/cnt1_reg[18]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y92    scan_0/cnt1_reg[19]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y92    scan_0/cnt1_reg[20]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y92    scan_0/cnt1_reg[21]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y93    scan_0/clkout1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X56Y88    scan_0/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y90    scan_0/cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y90    scan_0/cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y90    scan_0/cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y91    scan_0/cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y92    scan_0/cnt1_reg[17]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y92    scan_0/cnt1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       95.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.169ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.250ns (27.712%)  route 3.261ns (72.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.423    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    -0.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.889     0.590    uart/inst/upg_inst/s_axi_wdata
    SLICE_X46Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.499    96.043    
                         clock uncertainty           -0.115    95.928    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.169    95.759    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.759    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 95.169    

Slack (MET) :             95.169ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.250ns (27.712%)  route 3.261ns (72.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.423    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    -0.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.889     0.590    uart/inst/upg_inst/s_axi_wdata
    SLICE_X46Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.499    96.043    
                         clock uncertainty           -0.115    95.928    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.169    95.759    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.759    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 95.169    

Slack (MET) :             95.216ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.126ns (25.409%)  route 3.305ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 r  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 r  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 r  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.109    -0.447    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.323 r  uart/inst/upg_inst/upg_done_o_i_1/O
                         net (fo=1, routed)           0.834     0.511    uart/inst/upg_inst/upg_done_o_i_1_n_0
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503    96.546    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism             -0.499    96.047    
                         clock uncertainty           -0.115    95.932    
    SLICE_X51Y63         FDCE (Setup_fdce_C_CE)      -0.205    95.727    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 95.216    

Slack (MET) :             95.228ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.257ns (26.932%)  route 3.410ns (73.068%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.478    -3.443 r  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.203    -2.240    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.324    -1.916 f  uart/inst/upg_inst/s_axi_wdata[1]_i_4/O
                         net (fo=7, routed)           1.153    -0.763    uart/inst/upg_inst/s_axi_wdata[1]_i_4_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I0_O)        0.331    -0.432 f  uart/inst/upg_inst/s_axi_wdata[4]_i_4/O
                         net (fo=7, routed)           1.054     0.622    uart/inst/upg_inst/s_axi_wdata[4]_i_4_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  uart/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.746    uart/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.483    96.060    
                         clock uncertainty           -0.115    95.945    
    SLICE_X44Y71         FDRE (Setup_fdre_C_D)        0.029    95.974    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.974    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 95.228    

Slack (MET) :             95.272ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.250ns (28.496%)  route 3.137ns (71.504%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.432    -0.424    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.300 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.766     0.466    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X44Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.483    96.058    
                         clock uncertainty           -0.115    95.943    
    SLICE_X44Y72         FDCE (Setup_fdce_C_CE)      -0.205    95.738    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.738    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 95.272    

Slack (MET) :             95.277ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.257ns (27.234%)  route 3.358ns (72.766%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.478    -3.443 r  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.203    -2.240    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.324    -1.916 f  uart/inst/upg_inst/s_axi_wdata[1]_i_4/O
                         net (fo=7, routed)           1.153    -0.763    uart/inst/upg_inst/s_axi_wdata[1]_i_4_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I0_O)        0.331    -0.432 f  uart/inst/upg_inst/s_axi_wdata[4]_i_4/O
                         net (fo=7, routed)           1.003     0.571    uart/inst/upg_inst/s_axi_wdata[4]_i_4_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124     0.695 r  uart/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.695    uart/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.483    96.058    
                         clock uncertainty           -0.115    95.943    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.029    95.972    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.972    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 95.277    

Slack (MET) :             95.280ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.257ns (27.240%)  route 3.357ns (72.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.478    -3.443 r  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.203    -2.240    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.324    -1.916 f  uart/inst/upg_inst/s_axi_wdata[1]_i_4/O
                         net (fo=7, routed)           1.153    -0.763    uart/inst/upg_inst/s_axi_wdata[1]_i_4_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I0_O)        0.331    -0.432 f  uart/inst/upg_inst/s_axi_wdata[4]_i_4/O
                         net (fo=7, routed)           1.002     0.570    uart/inst/upg_inst/s_axi_wdata[4]_i_4_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124     0.694 r  uart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.694    uart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.483    96.058    
                         clock uncertainty           -0.115    95.943    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.031    95.974    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.974    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 95.280    

Slack (MET) :             95.330ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.250ns (28.862%)  route 3.081ns (71.138%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.423    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    -0.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.709     0.410    uart/inst/upg_inst/s_axi_wdata
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.483    96.060    
                         clock uncertainty           -0.115    95.945    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    95.740    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 95.330    

Slack (MET) :             95.330ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.250ns (28.862%)  route 3.081ns (71.138%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.423    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    -0.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.709     0.410    uart/inst/upg_inst/s_axi_wdata
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    96.543    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.483    96.060    
                         clock uncertainty           -0.115    95.945    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    95.740    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 95.330    

Slack (MET) :             95.459ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.250ns (29.762%)  route 2.950ns (70.238%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -7.337 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.615    -3.921    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518    -3.403 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.833    -2.570    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.152    -2.418 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.530    -1.889    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.332    -1.557 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.577    -0.980    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.124    -0.856 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433    -0.423    uart/inst/upg_inst/uart_wen5_out
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    -0.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.578     0.279    uart/inst/upg_inst/s_axi_wdata
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    93.326 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    96.541    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.483    96.058    
                         clock uncertainty           -0.115    95.943    
    SLICE_X45Y72         FDRE (Setup_fdre_C_CE)      -0.205    95.738    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.738    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                 95.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.395%)  route 0.241ns (53.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.810    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X50Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=2, routed)           0.241    -0.404    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.359 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X52Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.772    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.224    -0.548    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.091    -0.457    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.127%)  route 0.278ns (59.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.808    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X48Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.278    -0.389    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/tx_Buffer_Full
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[4]
    SLICE_X52Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.772    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.224    -0.548    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.092    -0.456    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.863%)  route 0.252ns (64.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.252    -0.418    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.775    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.224    -0.551    
    SLICE_X50Y74         FDRE (Hold_fdre_C_R)         0.009    -0.542    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.863%)  route 0.252ns (64.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.252    -0.418    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.775    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism              0.224    -0.551    
    SLICE_X50Y74         FDRE (Hold_fdre_C_R)         0.009    -0.542    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.260    -0.410    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.774    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.224    -0.550    
    SLICE_X50Y73         FDRE (Hold_fdre_C_R)         0.009    -0.541    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.260    -0.410    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.774    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.224    -0.550    
    SLICE_X50Y73         FDRE (Hold_fdre_C_R)         0.009    -0.541    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.260    -0.410    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.774    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.224    -0.550    
    SLICE_X50Y73         FDRE (Hold_fdre_C_R)         0.009    -0.541    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=16, routed)          0.260    -0.410    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.774    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                         clock pessimism              0.224    -0.550    
    SLICE_X50Y73         FDRE (Hold_fdre_C_R)         0.009    -0.541    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.604    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.773    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.038    -0.811    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.075    -0.736    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.810    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.669 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/Q
                         net (fo=4, routed)           0.080    -0.588    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.543 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1/O
                         net (fo=1, routed)           0.000    -0.543    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1_n_0
    SLICE_X54Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                         clock pessimism             -0.026    -0.797    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.120    -0.677    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y72    uart/inst/upg_inst/s_axi_wdata_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X45Y72    uart/inst/upg_inst/s_axi_wdata_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y70    uart/inst/upg_inst/s_axi_wdata_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X44Y71    uart/inst/upg_inst/s_axi_wdata_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X45Y72    uart/inst/upg_inst/s_axi_wdata_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y70    uart/inst/upg_inst/s_axi_wdata_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X44Y71    uart/inst/upg_inst/s_axi_wdata_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X51Y72    uart/inst/upg_inst/statReg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y69    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y69    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X46Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          651  Failing Endpoints,  Worst Slack       -4.504ns,  Total Violation    -1540.914ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        7.393ns  (logic 0.704ns (9.523%)  route 6.689ns (90.477%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 800.157 - 801.667 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 796.089 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   792.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   796.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   796.545 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.283   800.828    uprgrom/upg_done_o
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.124   800.952 f  uprgrom/ram_i_4/O
                         net (fo=8, routed)           1.459   802.411    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.124   802.535 r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           0.947   803.482    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                  IBUF                         0.000   801.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   802.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   794.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   796.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   796.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   798.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122   798.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.286   800.157    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   799.494    
                         clock uncertainty           -0.235   799.258    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   798.978    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        798.978    
                         arrival time                        -803.482    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        7.618ns  (logic 0.704ns (9.241%)  route 6.914ns (90.759%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 800.545 - 801.667 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 796.089 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   792.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   796.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   796.545 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.283   800.828    uprgrom/upg_done_o
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.124   800.952 f  uprgrom/ram_i_4/O
                         net (fo=8, routed)           1.459   802.411    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.124   802.535 r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.172   803.707    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                  IBUF                         0.000   801.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   802.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   794.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   796.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   796.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   798.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122   798.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.673   800.545    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   799.882    
                         clock uncertainty           -0.235   799.646    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   799.366    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        799.366    
                         arrival time                        -803.707    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.217ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.776ns  (logic 0.572ns (6.518%)  route 8.204ns (93.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 302.322 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.196   300.741    uprgrom/upg_done_o
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.116   300.857 r  uprgrom/instmem_i_22/O
                         net (fo=4, routed)           4.008   304.865    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.775   302.322    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.659    
                         clock uncertainty           -0.235   301.424    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.776   300.648    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.648    
                         arrival time                        -304.865    
  -------------------------------------------------------------------
                         slack                                 -4.217    

Slack (VIOLATED) :        -4.120ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        7.363ns  (logic 0.580ns (7.878%)  route 6.783ns (92.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 800.633 - 801.667 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 796.089 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   792.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   796.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   796.545 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.283   800.828    uprgrom/upg_done_o
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.124   800.952 r  uprgrom/ram_i_4/O
                         net (fo=8, routed)           2.499   803.452    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                  IBUF                         0.000   801.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   802.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   794.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   796.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   796.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   798.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122   798.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.762   800.633    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   799.970    
                         clock uncertainty           -0.235   799.735    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.403   799.332    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        799.332    
                         arrival time                        -803.452    
  -------------------------------------------------------------------
                         slack                                 -4.120    

Slack (VIOLATED) :        -4.107ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.449ns  (logic 0.574ns (6.793%)  route 7.875ns (93.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 302.104 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.146   300.691    uprgrom/upg_done_o
    SLICE_X53Y57         LUT3 (Prop_lut3_I1_O)        0.118   300.809 r  uprgrom/instmem_i_42/O
                         net (fo=4, routed)           3.730   304.539    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y10         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.556   302.104    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.440    
                         clock uncertainty           -0.235   301.205    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.774   300.431    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.431    
                         arrival time                        -304.539    
  -------------------------------------------------------------------
                         slack                                 -4.107    

Slack (VIOLATED) :        -4.088ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.414ns  (logic 0.572ns (6.798%)  route 7.842ns (93.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 302.089 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.196   300.741    uprgrom/upg_done_o
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.116   300.857 r  uprgrom/instmem_i_22/O
                         net (fo=4, routed)           3.646   304.503    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.542   302.089    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.426    
                         clock uncertainty           -0.235   301.191    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.776   300.415    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.415    
                         arrival time                        -304.503    
  -------------------------------------------------------------------
                         slack                                 -4.088    

Slack (VIOLATED) :        -4.083ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.341ns  (logic 0.572ns (6.858%)  route 7.769ns (93.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 302.021 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.196   300.741    uprgrom/upg_done_o
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.116   300.857 r  uprgrom/instmem_i_22/O
                         net (fo=4, routed)           3.573   304.430    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.474   302.022    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.358    
                         clock uncertainty           -0.235   301.123    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.776   300.347    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.347    
                         arrival time                        -304.430    
  -------------------------------------------------------------------
                         slack                                 -4.083    

Slack (VIOLATED) :        -4.024ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.402ns  (logic 0.574ns (6.831%)  route 7.828ns (93.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 302.140 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.146   300.691    uprgrom/upg_done_o
    SLICE_X53Y57         LUT3 (Prop_lut3_I1_O)        0.118   300.809 r  uprgrom/instmem_i_42/O
                         net (fo=4, routed)           3.683   304.492    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.592   302.140    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.477    
                         clock uncertainty           -0.235   301.242    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.774   300.468    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.468    
                         arrival time                        -304.492    
  -------------------------------------------------------------------
                         slack                                 -4.024    

Slack (VIOLATED) :        -4.011ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        6.807ns  (logic 0.704ns (10.343%)  route 6.103ns (89.657%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 800.063 - 801.667 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 796.089 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   792.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   796.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   796.545 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.114   800.659    uprgrom/upg_done_o
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.124   800.783 r  uprgrom/ram_i_3/O
                         net (fo=8, routed)           0.984   801.767    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124   801.891 r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.005   802.896    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                  IBUF                         0.000   801.667 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   802.848    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   794.993 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   796.618    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   796.709 f  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.040   798.749    dmemory32_0/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.122   798.871 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.192   800.064    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   799.400    
                         clock uncertainty           -0.235   799.165    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280   798.885    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        798.885    
                         arrival time                        -802.896    
  -------------------------------------------------------------------
                         slack                                 -4.011    

Slack (VIOLATED) :        -4.001ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        8.649ns  (logic 0.604ns (6.984%)  route 8.045ns (93.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 302.411 - 303.333 ) 
    Source Clock Delay      (SCD):    -3.911ns = ( 296.089 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   292.663 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625   296.089    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.456   296.545 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          4.008   300.553    uprgrom/upg_done_o
    SLICE_X54Y61         LUT3 (Prop_lut3_I1_O)        0.148   300.701 r  uprgrom/instmem_i_29/O
                         net (fo=4, routed)           4.037   304.738    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                  IBUF                         0.000   303.333 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   304.514    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   296.660 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   298.285    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   298.376 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.048   300.424    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124   300.548 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.863   302.411    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.748    
                         clock uncertainty           -0.235   301.513    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.776   300.737    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.737    
                         arrival time                        -304.738    
  -------------------------------------------------------------------
                         slack                                 -4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.185ns (6.935%)  route 2.483ns (93.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.864     0.201    uprgrom/upg_done_o
    SLICE_X55Y65         LUT3 (Prop_lut3_I1_O)        0.044     0.245 r  uprgrom/instmem_i_23/O
                         net (fo=4, routed)           1.619     1.864    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.331     0.911    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.189    
                         clock uncertainty            0.235     1.424    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.315     1.739    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.186ns (7.495%)  route 2.296ns (92.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.954     0.291    Ifetc32_0/upg_done_o
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          1.342     1.678    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.195     0.775    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.052    
                         clock uncertainty            0.235     1.288    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.264     1.552    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.186ns (7.890%)  route 2.172ns (92.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.954     0.291    Ifetc32_0/upg_done_o
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          1.218     1.554    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.038     0.618    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.896    
                         clock uncertainty            0.235     1.131    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.264     1.395    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.189ns (6.985%)  route 2.517ns (93.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.504    -0.158    uprgrom/upg_done_o
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.048    -0.110 r  uprgrom/instmem_i_24/O
                         net (fo=4, routed)           2.012     1.902    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.331     0.911    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.189    
                         clock uncertainty            0.235     1.424    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.304     1.728    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.186ns (7.710%)  route 2.227ns (92.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.089     0.426    Ifetc32_0/upg_done_o
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.471 r  Ifetc32_0/instmem_i_13/O
                         net (fo=15, routed)          1.138     1.609    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.038     0.618    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.896    
                         clock uncertainty            0.235     1.131    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.264     1.395    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.185ns (7.389%)  route 2.319ns (92.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.915     0.252    Ifetc32_0/upg_done_o
    SLICE_X46Y59         LUT4 (Prop_lut4_I2_O)        0.044     0.296 r  Ifetc32_0/instmem_i_16/O
                         net (fo=15, routed)          1.404     1.700    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.195     0.775    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.052    
                         clock uncertainty            0.235     1.288    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.198     1.486    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.186ns (6.862%)  route 2.524ns (93.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.089     0.426    Ifetc32_0/upg_done_o
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.471 r  Ifetc32_0/instmem_i_13/O
                         net (fo=15, routed)          1.436     1.907    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.331     0.911    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.189    
                         clock uncertainty            0.235     1.424    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.264     1.688    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.186ns (6.861%)  route 2.525ns (93.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.097     0.435    Ifetc32_0/upg_done_o
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.480 r  Ifetc32_0/instmem_i_10/O
                         net (fo=15, routed)          1.427     1.907    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.331     0.911    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.189    
                         clock uncertainty            0.235     1.424    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.264     1.688    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.186ns (7.643%)  route 2.248ns (92.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.117     0.454    Ifetc32_0/upg_done_o
    SLICE_X53Y56         LUT4 (Prop_lut4_I2_O)        0.045     0.499 r  Ifetc32_0/instmem_i_6/O
                         net (fo=15, routed)          1.131     1.630    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.038     0.618    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.896    
                         clock uncertainty            0.235     1.131    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.264     1.395    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.186ns (8.881%)  route 1.908ns (91.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.274ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.804    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y63         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.954     0.291    Ifetc32_0/upg_done_o
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          0.955     1.291    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116    -0.475    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.055    -0.420 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          0.694     0.274    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     0.552    
                         clock uncertainty            0.235     0.787    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.264     1.051    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :           32  Failing Endpoints,  Worst Slack      -17.911ns,  Total Violation     -423.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        18.034ns  (logic 4.688ns (25.995%)  route 13.346ns (74.005%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.403   103.383    scan_0/E[0]
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[3]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.383    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        18.034ns  (logic 4.688ns (25.995%)  route 13.346ns (74.005%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.403   103.383    scan_0/E[0]
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[9]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[9]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.383    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[10]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[10]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[11]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[14]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X32Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[14]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[15]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[15]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X32Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    

Slack (VIOLATED) :        -17.870ns  (required time - arrival time)
  Source:                 uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_cpuclk rise@90.000ns - clk_out1_cpuclk rise@86.667ns)
  Data Path Delay:        17.994ns  (logic 4.688ns (26.053%)  route 13.306ns (73.947%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.440ns = ( 86.560 - 90.000 ) 
    Source Clock Delay      (SCD):    -1.318ns = ( 85.349 - 86.667 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     86.667    86.667 r  
    Y18                  IBUF                         0.000    86.667 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253    87.920    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    79.330 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    81.034    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.130 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.301    83.431    uprgrom/clk_out1
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.154    83.585 r  uprgrom/instmem_i_1/O
                         net (fo=32, routed)          1.763    85.349    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.657    88.006 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.168    90.174    uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.124    90.298 r  uprgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=257, routed)         1.370    91.668    Idecode32_0/douta[19]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    91.792 r  Idecode32_0/PC[11]_i_15/O
                         net (fo=1, routed)           0.000    91.792    Idecode32_0/PC[11]_i_15_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    92.037 r  Idecode32_0/PC_reg[11]_i_7/O
                         net (fo=2, routed)           1.151    93.188    Idecode32_0/PC_reg[11]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298    93.486 r  Idecode32_0/PC[11]_i_2/O
                         net (fo=9, routed)           1.176    94.662    Idecode32_0/Idecode32_0_read_data_1[9]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124    94.786 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=14, routed)          1.066    95.852    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    95.976 r  Idecode32_0/register[0][30]_i_46/O
                         net (fo=39, routed)          0.530    96.506    Idecode32_0/register_reg[0][27]_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    96.630 f  Idecode32_0/register[0][2]_i_22/O
                         net (fo=2, routed)           0.994    97.624    Idecode32_0/register[0][2]_i_22_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    97.748 r  Idecode32_0/register[0][3]_i_37/O
                         net (fo=1, routed)           0.796    98.545    Idecode32_0/register[0][3]_i_37_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    98.669 r  Idecode32_0/register[0][3]_i_23/O
                         net (fo=2, routed)           1.028    99.697    Idecode32_0/register[0][3]_i_23_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    99.821 r  Idecode32_0/register[0][1]_i_14/O
                         net (fo=2, routed)           0.682   100.502    uprgrom/register_reg[27][0]_18
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124   100.626 f  uprgrom/switchrdata[15]_i_4/O
                         net (fo=1, routed)           0.658   101.284    uprgrom/switchrdata[15]_i_4_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.124   101.408 f  uprgrom/switchrdata[15]_i_3/O
                         net (fo=18, routed)          0.303   101.712    uprgrom/switchrdata[15]_i_3_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124   101.836 r  uprgrom/store_scanwdata[15]_i_3/O
                         net (fo=1, routed)           1.021   102.856    uprgrom/store_scanwdata[15]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124   102.980 r  uprgrom/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.362   103.343    scan_0/E[0]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                  IBUF                         0.000    90.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    91.181    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    83.326 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    84.951    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    85.043 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.517    86.560    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism             -0.663    85.897    
                         clock uncertainty           -0.220    85.677    
    SLICE_X32Y55         FDRE (Setup_fdre_C_CE)      -0.205    85.472    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                         85.472    
                         arrival time                        -103.343    
  -------------------------------------------------------------------
                         slack                                -17.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.379ns (41.610%)  route 0.532ns (58.390%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.636    -0.726    Idecode32_0/CLK
    SLICE_X34Y47         FDRE                                         r  Idecode32_0/register_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  Idecode32_0/register_reg[0][13]/Q
                         net (fo=2, routed)           0.178    -0.384    Idecode32_0/register_reg[0]_0[13]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  Idecode32_0/ledout[13]_i_12/O
                         net (fo=1, routed)           0.000    -0.339    Idecode32_0/ledout[13]_i_12_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.277 r  Idecode32_0/ledout_reg[13]_i_5/O
                         net (fo=1, routed)           0.141    -0.136    Idecode32_0/ledout_reg[13]_i_5_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.108    -0.028 r  Idecode32_0/ledout[13]_i_1/O
                         net (fo=8, routed)           0.212     0.185    scan_0/Idecode32_0_read_data_2[13]
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.753    scan_0/CLK
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[13]/C
                         clock pessimism              0.278    -0.475    
                         clock uncertainty            0.220    -0.255    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.064    -0.191    scan_0/store_scanwdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[14][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.381ns (36.894%)  route 0.652ns (63.106%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.636    -0.726    Idecode32_0/CLK
    SLICE_X34Y48         FDRE                                         r  Idecode32_0/register_reg[14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  Idecode32_0/register_reg[14][12]/Q
                         net (fo=2, routed)           0.237    -0.325    Idecode32_0/register_reg[14]_14[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  Idecode32_0/ledout[12]_i_11/O
                         net (fo=1, routed)           0.000    -0.280    Idecode32_0/ledout[12]_i_11_n_0
    SLICE_X34Y48         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.216 r  Idecode32_0/ledout_reg[12]_i_4/O
                         net (fo=1, routed)           0.200    -0.016    Idecode32_0/ledout_reg[12]_i_4_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.108     0.092 r  Idecode32_0/ledout[12]_i_1/O
                         net (fo=8, routed)           0.214     0.306    scan_0/Idecode32_0_read_data_2[12]
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.753    scan_0/CLK
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[12]/C
                         clock pessimism              0.278    -0.475    
                         clock uncertainty            0.220    -0.255    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.064    -0.191    scan_0/store_scanwdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.425%)  route 0.661ns (63.575%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.636    -0.726    Idecode32_0/CLK
    SLICE_X30Y45         FDRE                                         r  Idecode32_0/register_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  Idecode32_0/register_reg[10][0]/Q
                         net (fo=2, routed)           0.097    -0.466    Idecode32_0/register_reg[10]_10[0]
    SLICE_X31Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.421 r  Idecode32_0/ledout[16]_i_10/O
                         net (fo=1, routed)           0.000    -0.421    Idecode32_0/ledout[16]_i_10_n_0
    SLICE_X31Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.359 r  Idecode32_0/ledout_reg[16]_i_4/O
                         net (fo=1, routed)           0.224    -0.134    Idecode32_0/ledout_reg[16]_i_4_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.108    -0.026 r  Idecode32_0/ledout[16]_i_1/O
                         net (fo=8, routed)           0.340     0.314    scan_0/Idecode32_0_read_data_2[0]
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.753    scan_0/CLK
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[0]/C
                         clock pessimism              0.278    -0.475    
                         clock uncertainty            0.220    -0.255    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.053    -0.202    scan_0/store_scanwdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.359ns (31.761%)  route 0.771ns (68.239%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.634    -0.728    Idecode32_0/CLK
    SLICE_X31Y38         FDRE                                         r  Idecode32_0/register_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  Idecode32_0/register_reg[7][1]/Q
                         net (fo=2, routed)           0.156    -0.431    Idecode32_0/register_reg[7]_7[1]
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.386 r  Idecode32_0/ledout[17]_i_13/O
                         net (fo=1, routed)           0.000    -0.386    Idecode32_0/ledout[17]_i_13_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.321 r  Idecode32_0/ledout_reg[17]_i_5/O
                         net (fo=1, routed)           0.241    -0.081    Idecode32_0/ledout_reg[17]_i_5_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.108     0.027 r  Idecode32_0/ledout[17]_i_1/O
                         net (fo=9, routed)           0.375     0.402    scan_0/Idecode32_0_read_data_2[1]
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.753    scan_0/CLK
    SLICE_X34Y54         FDRE                                         r  scan_0/store_scanwdata_reg[1]/C
                         clock pessimism              0.278    -0.475    
                         clock uncertainty            0.220    -0.255    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.060    -0.195    scan_0/store_scanwdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.356ns (30.563%)  route 0.809ns (69.437%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.631    -0.731    Idecode32_0/CLK
    SLICE_X39Y42         FDRE                                         r  Idecode32_0/register_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  Idecode32_0/register_reg[19][6]/Q
                         net (fo=2, routed)           0.193    -0.397    Idecode32_0/register_reg[19]_19[6]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.352 r  Idecode32_0/ledout[22]_i_8/O
                         net (fo=1, routed)           0.000    -0.352    Idecode32_0/ledout[22]_i_8_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.290 r  Idecode32_0/ledout_reg[22]_i_3/O
                         net (fo=1, routed)           0.140    -0.149    Idecode32_0/ledout_reg[22]_i_3_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.108    -0.041 r  Idecode32_0/ledout[22]_i_1/O
                         net (fo=8, routed)           0.475     0.434    scan_0/Idecode32_0_read_data_2[6]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.070    -0.184    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.459%)  route 0.820ns (69.541%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.635    -0.727    Idecode32_0/CLK
    SLICE_X33Y41         FDRE                                         r  Idecode32_0/register_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  Idecode32_0/register_reg[22][2]/Q
                         net (fo=2, routed)           0.071    -0.516    Idecode32_0/register_reg[22]_22[2]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.471 r  Idecode32_0/ledout[18]_i_9/O
                         net (fo=1, routed)           0.000    -0.471    Idecode32_0/ledout[18]_i_9_n_0
    SLICE_X32Y41         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.406 r  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.223    -0.182    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.108    -0.074 r  Idecode32_0/ledout[18]_i_1/O
                         net (fo=8, routed)           0.526     0.451    scan_0/Idecode32_0_read_data_2[2]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.076    -0.178    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.396ns (33.595%)  route 0.783ns (66.405%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.629    -0.733    Idecode32_0/CLK
    SLICE_X48Y41         FDRE                                         r  Idecode32_0/register_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.605 r  Idecode32_0/register_reg[10][3]/Q
                         net (fo=2, routed)           0.117    -0.489    Idecode32_0/register_reg[10]_10[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I1_O)        0.098    -0.391 r  Idecode32_0/ledout[19]_i_10/O
                         net (fo=1, routed)           0.000    -0.391    Idecode32_0/ledout[19]_i_10_n_0
    SLICE_X48Y41         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.329 r  Idecode32_0/ledout_reg[19]_i_4/O
                         net (fo=1, routed)           0.208    -0.121    Idecode32_0/ledout_reg[19]_i_4_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.108    -0.013 r  Idecode32_0/ledout[19]_i_1/O
                         net (fo=7, routed)           0.458     0.446    scan_0/Idecode32_0_read_data_2[3]
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X32Y54         FDRE                                         r  scan_0/store_scanwdata_reg[3]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.070    -0.184    scan_0/store_scanwdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.396ns (32.982%)  route 0.805ns (67.018%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.634    -0.728    Idecode32_0/CLK
    SLICE_X35Y42         FDRE                                         r  Idecode32_0/register_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.600 r  Idecode32_0/register_reg[1][7]/Q
                         net (fo=2, routed)           0.157    -0.444    Idecode32_0/register_reg[1]_1[7]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.098    -0.346 r  Idecode32_0/ledout[23]_i_26/O
                         net (fo=1, routed)           0.000    -0.346    Idecode32_0/ledout[23]_i_26_n_0
    SLICE_X35Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.284 r  Idecode32_0/ledout_reg[23]_i_11/O
                         net (fo=1, routed)           0.193    -0.090    Idecode32_0/ledout_reg[23]_i_11_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.108     0.018 r  Idecode32_0/ledout[23]_i_2/O
                         net (fo=8, routed)           0.455     0.472    scan_0/Idecode32_0_read_data_2[7]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[7]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.072    -0.182    scan_0/store_scanwdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.356ns (29.541%)  route 0.849ns (70.459%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.634    -0.728    Idecode32_0/CLK
    SLICE_X35Y42         FDRE                                         r  Idecode32_0/register_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  Idecode32_0/register_reg[1][10]/Q
                         net (fo=2, routed)           0.280    -0.307    Idecode32_0/register_reg[1]_1[10]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  Idecode32_0/ledout[10]_i_12/O
                         net (fo=1, routed)           0.000    -0.262    Idecode32_0/ledout[10]_i_12_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.200 r  Idecode32_0/ledout_reg[10]_i_5/O
                         net (fo=1, routed)           0.122    -0.078    Idecode32_0/ledout_reg[10]_i_5_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.108     0.030 r  Idecode32_0/ledout[10]_i_1/O
                         net (fo=11, routed)          0.447     0.477    scan_0/Idecode32_0_read_data_2[10]
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X33Y55         FDRE                                         r  scan_0/store_scanwdata_reg[10]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.071    -0.183    scan_0/store_scanwdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            scan_0/store_scanwdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.368ns (28.998%)  route 0.901ns (71.002%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  c/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.635    -0.727    Idecode32_0/CLK
    SLICE_X28Y40         FDRE                                         r  Idecode32_0/register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.586 r  Idecode32_0/register_reg[7][4]/Q
                         net (fo=2, routed)           0.184    -0.402    Idecode32_0/register_reg[7]_7[4]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  Idecode32_0/ledout[20]_i_13/O
                         net (fo=1, routed)           0.000    -0.357    Idecode32_0/ledout[20]_i_13_n_0
    SLICE_X28Y41         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.283 r  Idecode32_0/ledout_reg[20]_i_5/O
                         net (fo=1, routed)           0.159    -0.124    Idecode32_0/ledout_reg[20]_i_5_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.108    -0.016 r  Idecode32_0/ledout[20]_i_1/O
                         net (fo=7, routed)           0.558     0.542    scan_0/Idecode32_0_read_data_2[4]
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    c/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.840    -0.752    scan_0/CLK
    SLICE_X32Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism              0.278    -0.474    
                         clock uncertainty            0.220    -0.254    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.066    -0.188    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.730    





