from __future__ import annotations
import ctypes, time
from typing import Literal
from tinygrad.runtime.support.pci import pci_set_master
from tinygrad.runtime.autogen.am import am, gc_11_0_0, smu_v13_0_0
from tinygrad.helpers import to_mv, data64

class AM_IP:
  def __init__(self, adev): self.adev = adev
  def init(self): raise NotImplementedError("IP block init must be implemeted")

class AM_SOC21(AM_IP):
  def init(self):
    self.adev.regRCC_DEV0_EPF2_STRAP2.update(strap_no_soft_reset_dev0_f2=0x0)
    self.adev.regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN.write(0x1)

class AM_GMC(AM_IP):
  def __init__(self, adev):
    super().__init__(adev)

    # Memory controller aperture
    self.mc_base = self.adev.regMMMC_VM_FB_LOCATION_BASE.read() << 24
    self.mc_end = self.mc_base + self.adev.mm.vram_size - 1

    # VM aperture
    self.vm_base = self.adev.mm.va_allocator.base
    self.vm_end = self.vm_base + self.adev.mm.va_allocator.size - 1

    self.memscratch_pm = self.adev.mm.palloc(0x1000)
    self.dummy_page_pm = self.adev.mm.palloc(0x1000)
    self.hub_initted = {"MM": False, "GC": False}

  def init(self): self.init_hub("MM")

  def flush_hdp(self): self.adev.regBIF_BX_PF0_GPU_HDP_FLUSH_REQ.write(0xffffffff)
  def flush_tlb(self, ip:Literal["MM", "GC"], vmid, flush_type=0):
    self.flush_hdp()

    # Can't issue TLB invalidation if the hub isn't initialized.
    if not self.hub_initted[ip]: return

    if ip == "MM": x = self.adev.wait_reg(self.adev.regMMVM_INVALIDATE_ENG17_SEM, mask=0x1, value=0x1)

    self.adev.reg(f"reg{ip}VM_INVALIDATE_ENG17_REQ").write(flush_type=flush_type, per_vmid_invalidate_req=(1 << vmid), invalidate_l2_ptes=1,
      invalidate_l2_pde0=1, invalidate_l2_pde1=1, invalidate_l2_pde2=1, invalidate_l1_ptes=1, clear_protection_fault_status_addr=0)

    self.adev.wait_reg(self.adev.reg(f"reg{ip}VM_INVALIDATE_ENG17_ACK"), mask=(1 << vmid), value=(1 << vmid))

    if ip == "MM":
      self.adev.regMMVM_INVALIDATE_ENG17_SEM.write(0x0)
      self.adev.regMMVM_L2_BANK_SELECT_RESERVED_CID2.update(reserved_cache_private_invalidation=1)

      # Read back the register to ensure the invalidation is complete
      self.adev.regMMVM_L2_BANK_SELECT_RESERVED_CID2.read()

  def enable_vm_addressing(self, page_table, ip:Literal["MM", "GC"], vmid):
    self.adev.wreg_pair(f"reg{ip}VM_CONTEXT{vmid}_PAGE_TABLE_BASE_ADDR", "_LO32", "_HI32", page_table.pm.paddr | 1)
    self.adev.reg(f"reg{ip}VM_CONTEXT{vmid}_CNTL").write(0x1fffe00, enable_context=1, page_table_depth=(3 - page_table.lv))

  def init_hub(self, ip:Literal["MM", "GC"]):
    # Init system apertures
    self.adev.wreg_pair(f"reg{ip}VM_CONTEXT0_PAGE_TABLE_START_ADDR", "_LO32", "_HI32", self.vm_base >> 12)
    self.adev.wreg_pair(f"reg{ip}VM_CONTEXT0_PAGE_TABLE_END_ADDR", "_LO32", "_HI32", self.vm_end >> 12)

    self.adev.reg(f"reg{ip}MC_VM_AGP_BASE").write(0)
    self.adev.reg(f"reg{ip}MC_VM_AGP_BOT").write(0xffffffffffff >> 24) # disable AGP
    self.adev.reg(f"reg{ip}MC_VM_AGP_TOP").write(0)

    self.adev.reg(f"reg{ip}MC_VM_SYSTEM_APERTURE_LOW_ADDR").write(self.mc_base >> 18)
    self.adev.reg(f"reg{ip}MC_VM_SYSTEM_APERTURE_HIGH_ADDR").write(self.mc_end >> 18)
    self.adev.wreg_pair(f"reg{ip}MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR", "_LSB", "_MSB", self.memscratch_pm.paddr >> 12)
    self.adev.wreg_pair(f"reg{ip}VM_L2_PROTECTION_FAULT_DEFAULT_ADDR", "_LO32", "_HI32", self.dummy_page_pm.paddr >> 12)

    self.adev.reg(f"reg{ip}VM_L2_PROTECTION_FAULT_CNTL2").update(active_page_migration_pte_read_retry=1)

    # Init TLB and cache
    self.adev.reg(f"reg{ip}MC_VM_MX_L1_TLB_CNTL").update(enable_l1_tlb=1, system_access_mode=3, enable_advanced_driver_model=1,
                                                         system_aperture_unmapped_access=0, eco_bits=0, mtype=am.MTYPE_UC)

    self.adev.reg(f"reg{ip}VM_L2_CNTL").update(enable_l2_cache=1, enable_l2_fragment_processing=0, enable_default_page_out_to_system_memory=1,
      l2_pde0_cache_tag_generation_mode=0, pde_fault_classification=0, context1_identity_access_mode=1, identity_mode_fragment_size=0)
    self.adev.reg(f"reg{ip}VM_L2_CNTL2").update(invalidate_all_l1_tlbs=1, invalidate_l2_cache=1)
    self.adev.reg(f"reg{ip}VM_L2_CNTL3").write(bank_select=9, l2_cache_bigk_fragment_size=6,l2_cache_4k_associativity=1,l2_cache_bigk_associativity=1)
    self.adev.reg(f"reg{ip}VM_L2_CNTL4").write(l2_cache_4k_partition_count=1)
    self.adev.reg(f"reg{ip}VM_L2_CNTL5").write(walker_priority_client_id=0x1ff)

    self.enable_vm_addressing(self.adev.mm.root_page_table, ip, vmid=0)

    # Disable identity aperture
    self.adev.wreg_pair(f"reg{ip}VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR", "_LO32", "_HI32", 0xfffffffff)
    self.adev.wreg_pair(f"reg{ip}VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR", "_LO32", "_HI32", 0x0)
    self.adev.wreg_pair(f"reg{ip}VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET", "_LO32", "_HI32", 0x0)

    for eng_i in range(18): self.adev.wreg_pair(f"reg{ip}VM_INVALIDATE_ENG{eng_i}_ADDR_RANGE", "_LO32", "_HI32", 0x1fffffffff)
    self.hub_initted[ip] = True

  def on_interrupt(self):
    for ip in ["MM", "GC"]:
      st, addr = self.adev.reg(f'reg{ip}VM_L2_PROTECTION_FAULT_STATUS').read(), self.adev.reg(f'reg{ip}VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32').read()
      addr |= (self.adev.reg(f'reg{ip}VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32').read()) << 32
      addr <<= 12
      if self.adev.reg(f"reg{ip}VM_L2_PROTECTION_FAULT_STATUS").read(): raise RuntimeError(f"{ip}VM_L2_PROTECTION_FAULT_STATUS: {st:#x} {addr:#x}")

class AM_SMU(AM_IP):
  def init(self):
    self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_RunDcBtc, 0, poll=True)
    self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_EnableAllSmuFeatures, 0, poll=True)

    self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_SetWorkloadMask, 0x24, poll=True)
    for clck in [0x00000C94, 0x000204E1, 0x000105DC, 0x00050B76, 0x00070B76, 0x00040898, 0x00060898, 0x000308FD]:
      self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_SetSoftMinByFreq, clck, poll=True)
      self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_SetSoftMaxByFreq, clck, poll=True)

  def mode1_reset(self): self._smu_cmn_send_smc_msg_with_param(smu_v13_0_0.PPSMC_MSG_Mode1Reset, 0, poll=True)

  def _smu_cmn_poll_stat(self): self.adev.wait_reg(self.adev.mmMP1_SMN_C2PMSG_90, mask=0xFFFFFFFF, value=1)
  def _smu_cmn_send_msg(self, msg, param=0):
    self.adev.mmMP1_SMN_C2PMSG_90.write(0) # resp reg
    self.adev.mmMP1_SMN_C2PMSG_82.write(param)
    self.adev.mmMP1_SMN_C2PMSG_66.write(msg)

  def _smu_cmn_send_smc_msg_with_param(self, msg, param, poll=True, read_back_arg=False):
    if poll: self._smu_cmn_poll_stat()

    self._smu_cmn_send_msg(msg, param)
    self._smu_cmn_poll_stat()
    return self.adev.rreg(self.adev.mmMP1_SMN_C2PMSG_82) if read_back_arg else None

class AM_GFX(AM_IP):
  def init(self):
    self._wait_for_rlc_autoload()
    self._config_gfx_rs64()
    self.adev.gmc.init_hub("GC")

    # NOTE: Golden reg for gfx11. No values for this reg provided. The kernel just ors 0x20000000 to this reg.
    self.adev.regTCP_CNTL.write(self.adev.regTCP_CNTL.read() | 0x20000000)

    self.adev.regGRBM_CNTL.update(read_timeout=0xff)
    for i in range(0, 16):
      self._grbm_select(vmid=i)
      self.adev.regSH_MEM_CONFIG.write(address_mode=am.SH_MEM_ADDRESS_MODE_64, alignment_mode=am.SH_MEM_ALIGNMENT_MODE_UNALIGNED, initial_inst_prefetch=3)

      # Configure apertures:
      # LDS:         0x60000000'00000000 - 0x60000001'00000000 (4GB)
      # Scratch:     0x60000001'00000000 - 0x60000002'00000000 (4GB)
      # GPUVM:       0x60010000'00000000 - 0x60020000'00000000 (1TB)
      self.adev.regSH_MEM_BASES.write(shared_base=0x1, private_base=0x2)
    self._grbm_select()

    self.adev.regS2A_DOORBELL_ENTRY_0_CTRL.write(s2a_doorbell_port0_awaddr_31_28_value=3, s2a_doorbell_port0_awid=3, s2a_doorbell_port0_enable=1)
    self.adev.regS2A_DOORBELL_ENTRY_3_CTRL.write(s2a_doorbell_port3_awaddr_31_28_value=3, s2a_doorbell_port3_awid=6, s2a_doorbell_port3_enable=1)

    # Configure MEC doorbell range
    self.adev.regCP_MEC_DOORBELL_RANGE_LOWER.write(0x0)
    self.adev.regCP_MEC_DOORBELL_RANGE_UPPER.write(0x450)

    # Enable MEC
    self.adev.regCP_MEC_RS64_CNTL.update(mec_invalidate_icache=0, mec_pipe0_reset=0, mec_pipe1_reset=0, mec_pipe2_reset=0, mec_pipe3_reset=0,
                                         mec_pipe0_active=1, mec_pipe1_active=1, mec_pipe2_active=1, mec_pipe3_active=1, mec_halt=0)

    # NOTE: Wait for MEC to be ready. The kernel does udelay as well.
    time.sleep(0.5)

  def load_mqd(self, mqd:am.struct_v11_compute_mqd, pipe:int, queue:int):
    self._grbm_select(me=1, pipe=pipe, queue=queue)

    mqd_mv = to_mv(ctypes.addressof(mqd), ctypes.sizeof(mqd)).cast('I')
    for i, reg in enumerate(range(self.adev.regCP_MQD_BASE_ADDR.reg_off, self.adev.regCP_HQD_PQ_WPTR_HI.reg_off + 1)):
      self.adev.wreg(reg, mqd_mv[0x80 + i])
    self.adev.regCP_HQD_ACTIVE.write(0x1)

    self._grbm_select()

    self.adev.reg(f"regCP_ME1_PIPE{pipe}_INT_CNTL").update(time_stamp_int_enable=1, generic0_int_enable=1)

  def _grbm_select(self, me=0, pipe=0, queue=0, vmid=0): self.adev.regGRBM_GFX_CNTL.write(meid=me, pipeid=pipe, vmid=vmid, queueid=queue)

  def _wait_for_rlc_autoload(self):
    while True:
      bootload_ready = (self.adev.regRLC_RLCS_BOOTLOAD_STATUS.read() & gc_11_0_0.RLC_RLCS_BOOTLOAD_STATUS__BOOTLOAD_COMPLETE_MASK) != 0
      if self.adev.regCP_STAT.read() == 0 and bootload_ready: break

  def _config_gfx_rs64(self):
    for pipe in range(2):
      self._grbm_select(pipe=pipe)
      self.adev.wreg_pair("regCP_PFP_PRGRM_CNTR_START", "", "_HI", self.adev.fw.ucode_start['PFP'] >> 2)
    self._grbm_select()
    self.adev.regCP_ME_CNTL.update(pfp_pipe0_reset=1, pfp_pipe1_reset=1)
    self.adev.regCP_ME_CNTL.update(pfp_pipe0_reset=0, pfp_pipe1_reset=0)
    
    for pipe in range(2):
      self._grbm_select(pipe=pipe)
      self.adev.wreg_pair("regCP_ME_PRGRM_CNTR_START", "", "_HI", self.adev.fw.ucode_start['ME'] >> 2)
    self._grbm_select()
    self.adev.regCP_ME_CNTL.update(me_pipe0_reset=1, me_pipe1_reset=1)
    self.adev.regCP_ME_CNTL.update(me_pipe0_reset=0, me_pipe1_reset=0)

    for pipe in range(4):
      self._grbm_select(me=1, pipe=pipe)
      self.adev.wreg_pair("regCP_MEC_RS64_PRGRM_CNTR_START", "", "_HI", self.adev.fw.ucode_start['MEC'] >> 2)
    self._grbm_select()
    self.adev.regCP_MEC_RS64_CNTL.update(mec_pipe0_reset=1, mec_pipe1_reset=1, mec_pipe2_reset=1, mec_pipe3_reset=1)
    self.adev.regCP_MEC_RS64_CNTL.update(mec_pipe0_reset=0, mec_pipe1_reset=0, mec_pipe2_reset=0, mec_pipe3_reset=0)

class AM_IH(AM_IP):
  AMDGPU_NAVI10_DOORBELL_IH = 0x178

  def __init__(self, adev):
    super().__init__(adev)

    self.ring_vm = self.adev.mm.valloc(256 << 10, uncached=True)
    self.rwptr_vm = self.adev.mm.valloc(0x1000, uncached=True)
    self.rptr = 0

  def interrupt_handler(self):
    ring_view = to_mv(self.ring_vm.cpu_addr, 262144).cast('I')
    wptr = to_mv(self.rwptr_vm.cpu_addr, 8).cast('Q')[0]

    while self.rptr < wptr:
      ring_index = (self.rptr >> 2)
      iv_entry = am.struct_amdgpu_iv_entry(client_id=ring_view[ring_index + 0] & 0xff, src_id=(ring_view[ring_index + 0] >> 8) & 0xff,
        ring_id=(ring_view[ring_index + 0] >> 16) & 0xff, vmid=(ring_view[ring_index + 0] >> 24) & 0xf, vmid_src=(ring_view[ring_index + 0] >> 31),
        timestamp=ring_view[ring_index + 1] | ((ring_view[ring_index + 2] & 0xffff) << 32), timestamp_src=(ring_view[ring_index + 2] >> 31),
        pasid=ring_view[ring_index + 3] & 0xffff, node_id=(ring_view[ring_index + 3] >> 16) & 0xff)

      # print(iv_entry.client_id, iv_entry.timestamp, am.soc21_ih_clientid__enumvalues.get(iv_entry.client_id, "UNK CLIENT"))
      self.rptr += 32

    self.adev.regIH_RB_RPTR.write(self.rptr)
    # to_mv(self.adev.doorbell_cpu_addr, 0x2000).cast('I')[self.AMDGPU_NAVI10_DOORBELL_IH * 2] = self.rptr

  def init(self):
    self.adev.wreg_pair("regIH_RB_BASE", "", f"_HI", self.ring_vm.va_addr >> 8)
    self.adev.reg(f"regIH_RB_CNTL").write(0xC0310120)
    self.adev.wreg_pair("regIH_RB_WPTR_ADDR", "_LO", "_HI", self.rwptr_vm.va_addr)
    self.adev.reg(f"regIH_RB_WPTR").write(0)
    self.adev.reg(f"regIH_RB_RPTR").write(0)
    self.adev.reg(f"regIH_DOORBELL_RPTR").write((self.AMDGPU_NAVI10_DOORBELL_IH * 2), enable=1)

    self.adev.regIH_STORM_CLIENT_LIST_CNTL.update(client18_is_storm_client=1)
    self.adev.regIH_INT_FLOOD_CNTL.update(flood_cntl_enable=1)
    self.adev.regIH_MSI_STORM_CTRL.update(delay=3)

    pci_set_master(self.adev.pcidev)

    # toggle interrupts
    self.adev.reg(f"regIH_RB_CNTL").update(rb_enable=1, enable_intr=1)

class AM_SDMA(AM_IP):
  def load_mqd(self, mqd:am.struct_v11_sdma_mqd, pipe:int, queue:int):
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_CNTL").update(rb_enable=0)
    while not self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_CONTEXT_STATUS").read(idle=1): pass

    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_DOORBELL_OFFSET").write(mqd.sdmax_rlcx_doorbell_offset)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_DOORBELL").update(enable=1)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_RPTR").write(0)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_RPTR_HI").write(0)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_WPTR").write(0)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_WPTR_HI").write(0)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_BASE").write(mqd.sdmax_rlcx_rb_base)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_BASE_HI").write(mqd.sdmax_rlcx_rb_base_hi)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_RPTR_ADDR_LO").write(mqd.sdmax_rlcx_rb_rptr_addr_lo)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_RPTR_ADDR_HI").write(mqd.sdmax_rlcx_rb_rptr_addr_hi)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_WPTR_POLL_ADDR_LO").write(mqd.sdmax_rlcx_rb_wptr_poll_addr_lo)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_WPTR_POLL_ADDR_HI").write(mqd.sdmax_rlcx_rb_wptr_poll_addr_hi)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_RB_CNTL").write(mqd.sdmax_rlcx_rb_cntl, rb_enable=1)
    self.adev.reg(f"regSDMA{pipe}_QUEUE{queue}_IB_CNTL").update(ib_enable=1)

  def init(self):
    for i in range(1):
      self.adev.reg(f"regSDMA{i}_F32_CNTL").update(halt=0)
      self.adev.reg(f"regSDMA{i}_SEM_WAIT_FAIL_TIMER_CNTL").write(0x0)

      self.adev.reg(f"regSDMA{i}_WATCHDOG_CNTL").update(queue_hang_count=100) # 10s, 100ms per unit
      self.adev.reg(f"regSDMA{i}_UTCL1_CNTL").update(resp_mode=3, redo_delay=9)
      self.adev.reg(f"regSDMA{i}_UTCL1_PAGE").write(0x10cec20)
      self.adev.reg(f"regSDMA{i}_F32_CNTL").update(halt=0, th1_reset=0)
    self.adev.regS2A_DOORBELL_ENTRY_2_CTRL.write(0x3051001d)

class AM_PSP(AM_IP):
  def __init__(self, adev):
    super().__init__(adev)

    self.msg1_pm = self.adev.mm.palloc(am.PSP_1_MEG, align=am.PSP_1_MEG)
    self.cmd_pm = self.adev.mm.palloc(am.PSP_CMD_BUFFER_SIZE)
    self.fence_pm = self.adev.mm.palloc(am.PSP_FENCE_BUFFER_SIZE)
    self.ring_pm = self.adev.mm.palloc(0x10000)

  def is_sos_alive(self): return self.adev.regMP0_SMN_C2PMSG_81.read() != 0x0
  def init(self):
    sos_components_load_order = [
      (am.PSP_FW_TYPE_PSP_KDB, am.PSP_BL__LOAD_KEY_DATABASE), (am.PSP_FW_TYPE_PSP_KDB, am.PSP_BL__LOAD_TOS_SPL_TABLE),
      (am.PSP_FW_TYPE_PSP_SYS_DRV, am.PSP_BL__LOAD_SYSDRV), (am.PSP_FW_TYPE_PSP_SOC_DRV, am.PSP_BL__LOAD_SOCDRV),
      (am.PSP_FW_TYPE_PSP_INTF_DRV, am.PSP_BL__LOAD_INTFDRV), (am.PSP_FW_TYPE_PSP_DBG_DRV, am.PSP_BL__LOAD_DBGDRV),
      (am.PSP_FW_TYPE_PSP_RAS_DRV, am.PSP_BL__LOAD_RASDRV), (am.PSP_FW_TYPE_PSP_SOS, am.PSP_BL__LOAD_SOSDRV)]
    for fw, compid in sos_components_load_order: self._bootloader_load_component(fw, compid)
    while not self.is_sos_alive(): time.sleep(0.01)

    self._ring_create()
    self._tmr_init()

    # SMU fw should be loaded before TMR.
    self._load_ip_fw_cmd(self.adev.fw.smu_psp_desc)
    self._tmr_load_cmd()

    for psp_desc in self.adev.fw.descs: self._load_ip_fw_cmd(psp_desc)
    self._rlc_autoload_cmd()

  def _wait_for_bootloader(self): self.adev.wait_reg(self.adev.regMP0_SMN_C2PMSG_35, mask=0xFFFFFFFF, value=0x80000000)

  def _prep_msg1(self, data):
    ctypes.memset(self.msg1_pm.cpu_addr, 0, self.msg1_pm.size)
    to_mv(self.msg1_pm.cpu_addr, self.msg1_pm.size)[:len(data)] = data
    self.adev.gmc.flush_hdp()

  def _bootloader_load_component(self, fw, compid):
    if fw not in self.adev.fw.sos_fw: return 0

    self._wait_for_bootloader()

    self._prep_msg1(self.adev.fw.sos_fw[fw])
    self.adev.regMP0_SMN_C2PMSG_36.write(self.msg1_pm.mc_addr() >> 20)
    self.adev.regMP0_SMN_C2PMSG_35.write(compid)

    return self._wait_for_bootloader()

  def _tmr_init(self):
    # Load TOC and calculate TMR size
    self._prep_msg1(fwm:=self.adev.fw.sos_fw[am.PSP_FW_TYPE_PSP_TOC])
    resp = self._load_toc_cmd(len(fwm))

    self.tmr_pm = self.adev.mm.palloc(resp.resp.tmr_size, align=am.PSP_TMR_ALIGNMENT)

  def _ring_create(self):
    # Wait until the sOS is ready
    self.adev.wait_reg(self.adev.regMP0_SMN_C2PMSG_64, mask=0x80000000, value=0x80000000)

    self.adev.wreg_pair("regMP0_SMN_C2PMSG", "_69", "_70", self.ring_pm.mc_addr())
    self.adev.regMP0_SMN_C2PMSG_71.write(self.ring_pm.size)
    self.adev.regMP0_SMN_C2PMSG_64.write(am.PSP_RING_TYPE__KM << 16)

    # There might be handshake issue with hardware which needs delay
    time.sleep(100 / 1000)

    self.adev.wait_reg(self.adev.regMP0_SMN_C2PMSG_64, mask=0x8000FFFF, value=0x80000000)
  
  def _ring_submit(self):
    prev_wptr = self.adev.regMP0_SMN_C2PMSG_67.read()
    ring_entry_addr = self.ring_pm.cpu_addr + prev_wptr * 4

    ctypes.memset(ring_entry_addr, 0, ctypes.sizeof(am.struct_psp_gfx_rb_frame))
    write_loc = am.struct_psp_gfx_rb_frame.from_address(ring_entry_addr)
    write_loc.cmd_buf_addr_hi, write_loc.cmd_buf_addr_lo = data64(self.cmd_pm.mc_addr())
    write_loc.fence_addr_hi, write_loc.fence_addr_lo = data64(self.fence_pm.mc_addr())
    write_loc.fence_value = prev_wptr

    # Move the wptr
    self.adev.regMP0_SMN_C2PMSG_67.write(prev_wptr + ctypes.sizeof(am.struct_psp_gfx_rb_frame) // 4)

    while to_mv(self.fence_pm.cpu_addr, 4).cast('I')[0] != prev_wptr: pass
    time.sleep(0.05)

    resp = am.struct_psp_gfx_cmd_resp.from_address(self.cmd_pm.cpu_addr)
    if resp.resp.status != 0: raise RuntimeError(f"PSP command failed {resp.cmd_id} {resp.resp.status}")

    return resp

  def _prep_ring_cmd(self, hdr): 
    ctypes.memset(self.cmd_pm.cpu_addr, 0, 0x1000)
    cmd = am.struct_psp_gfx_cmd_resp.from_address(self.cmd_pm.cpu_addr)
    cmd.cmd_id = hdr
    return cmd

  def _load_ip_fw_cmd(self, psp_desc):
    fw_type, fw_bytes = psp_desc

    self._prep_msg1(fw_bytes)
    cmd = self._prep_ring_cmd(am.GFX_CMD_ID_LOAD_IP_FW)
    cmd.cmd.cmd_load_ip_fw.fw_phy_addr_hi, cmd.cmd.cmd_load_ip_fw.fw_phy_addr_lo = data64(self.msg1_pm.mc_addr())
    cmd.cmd.cmd_load_ip_fw.fw_size = len(fw_bytes)
    cmd.cmd.cmd_load_ip_fw.fw_type = fw_type
    return self._ring_submit()

  def _tmr_load_cmd(self):
    cmd = self._prep_ring_cmd(am.GFX_CMD_ID_SETUP_TMR)
    cmd.cmd.cmd_setup_tmr.buf_phy_addr_hi, cmd.cmd.cmd_setup_tmr.buf_phy_addr_lo = data64(self.tmr_pm.mc_addr())
    cmd.cmd.cmd_setup_tmr.system_phy_addr_hi, cmd.cmd.cmd_setup_tmr.system_phy_addr_lo = data64(self.tmr_pm.paddr)
    cmd.cmd.cmd_setup_tmr.bitfield.virt_phy_addr = 1
    cmd.cmd.cmd_setup_tmr.buf_size = self.tmr_pm.size
    return self._ring_submit()

  def _load_toc_cmd(self, toc_size):
    cmd = self._prep_ring_cmd(am.GFX_CMD_ID_LOAD_TOC)
    cmd.cmd.cmd_load_toc.toc_phy_addr_hi, cmd.cmd.cmd_load_toc.toc_phy_addr_lo = data64(self.msg1_pm.mc_addr())
    cmd.cmd.cmd_load_toc.toc_size = toc_size
    return self._ring_submit()

  def _rlc_autoload_cmd(self):
    self._prep_ring_cmd(am.GFX_CMD_ID_AUTOLOAD_RLC)
    return self._ring_submit()
