<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedecgen" build_result="0" update_result="2" update_time="1605268624"/>
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1605268494">
            <Task name="Map" build_result="0" update_result="2" update_time="1605268494"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1605268496"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="2" update_time="1605268504"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1605268597">
            <Task name="PAR" build_result="0" update_result="2" update_time="1605268597"/>
            <Task name="PARTrace" build_result="0" update_result="2" update_time="1605268599"/>
            <Task name="IOTiming" build_result="0" update_result="2" update_time="1605268607"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1605268411">
            <Task name="Synplify_Synthesis" build_result="0" update_result="2" update_time="1605268411"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1605289474"/>
        </Milestone>
        <Milestone name="Translate" build_result="0" build_time="1605268486">
            <Task name="Translate" build_result="0" update_result="2" update_time="1605268486"/>
        </Milestone>
        <Report name="FPGA_code_FPGA_code.bgn" last_build_time="1605268624" last_build_size="4637"/>
        <Report name="FPGA_code_FPGA_code.edi" last_build_time="1605268409" last_build_size="5420283"/>
        <Report name="FPGA_code_FPGA_code.ior" last_build_time="1605268607" last_build_size="7330"/>
        <Report name="FPGA_code_FPGA_code.jed" last_build_time="1605268624" last_build_size="1466825"/>
        <Report name="FPGA_code_FPGA_code.ncd" last_build_time="1605268597" last_build_size="5671469"/>
        <Report name="FPGA_code_FPGA_code.ngd" last_build_time="1605268486" last_build_size="4850478"/>
        <Report name="FPGA_code_FPGA_code.tw1" last_build_time="1605268496" last_build_size="11852"/>
        <Report name="FPGA_code_FPGA_code.twr" last_build_time="1605268599" last_build_size="72504"/>
        <Report name="FPGA_code_FPGA_code_map.ncd" last_build_time="1605268493" last_build_size="3764305"/>
        <Report name="FPGA_code_FPGA_code_mapvho.sdf" last_build_time="1605268503" last_build_size="4736527"/>
        <Report name="FPGA_code_FPGA_code_mapvho.vho" last_build_time="1605268502" last_build_size="32322506"/>
    </Strategy>
</BuildStatus>
