/*
 * This file is autogenerated by cml-utils 2021-04-14 11:08:12 +0200.
 * Commit ID: 17ec1b1aedde68cf721a7ad5356532356a619266
 */

#ifndef _MCHP_LAN966X_ECPU_SR_H_
#define _MCHP_LAN966X_ECPU_SR_H_

/* Targets */
#define AFI_ADDR 0x00120000
#define AFI_SIZE 0x00000f9c

#define ANA_ADDR 0x00140000
#define ANA_SIZE 0x00007c28

#define CPU_ADDR 0x200c0000
#define CPU_SIZE 0x00000350

#define DEV_0_ADDR 0x00034000
#define DEV_0_SIZE 0x000000c0

#define DEV_1_ADDR 0x00038000
#define DEV_1_SIZE 0x000000c0

#define DEV_2_ADDR 0x0003c000
#define DEV_2_SIZE 0x000000c0

#define DEV_3_ADDR 0x00040000
#define DEV_3_SIZE 0x000000c0

#define DEV_4_ADDR 0x00044000
#define DEV_4_SIZE 0x000000c0

#define DEV_5_ADDR 0x00048000
#define DEV_5_SIZE 0x000000c0

#define DEV_6_ADDR 0x0004c000
#define DEV_6_SIZE 0x000000c0

#define DEV_7_ADDR 0x00050000
#define DEV_7_SIZE 0x000000c0

#define FDMA_ADDR 0x200c0400
#define FDMA_SIZE 0x000001b4

#define GCB_ADDR 0x00004000
#define GCB_SIZE 0x000002d0

#define MEP_ADDR 0x0001c000
#define MEP_SIZE 0x00000dc4

#define ORG_0_ADDR 0x00000000
#define ORG_0_SIZE 0x00000048

#define ORG_1_ADDR 0x00400000
#define ORG_1_SIZE 0x00000048

#define PTP_ADDR 0x0000c000
#define PTP_SIZE 0x000002d0

#define QS_ADDR 0x00008000
#define QS_SIZE 0x0000004c

#define QSPI_0_ADDR 0x20804000
#define QSPI_0_SIZE 0x00000100

#define QSPI_1_ADDR 0x20054000
#define QSPI_1_SIZE 0x00000100

#define QSPI_2_ADDR 0x20834000
#define QSPI_2_SIZE 0x00000100

#define QSYS_ADDR 0x00100000
#define QSYS_SIZE 0x0000e02c

#define REW_ADDR 0x00014000
#define REW_SIZE 0x00000e10

#define SUNRISE_TOP_ADDR 0x00030000
#define SUNRISE_TOP_SIZE 0x0000002c

#define SYS_ADDR 0x00028000
#define SYS_SIZE 0x0000127c

#define VCAP_0_ADDR 0x00018000
#define VCAP_0_SIZE 0x00000468

#define VCAP_1_ADDR 0x00020000
#define VCAP_1_SIZE 0x00000468

#define VCAP_2_ADDR 0x00024000
#define VCAP_2_SIZE 0x00000468

/* Groups */
#define CHIP_TOP_GPIO_CFG_ADDR 0x00010024
#define CHIP_TOP_GPIO_CFG_SIZE 0x00000138

#define CPU_CPU_REGS_ADDR 0x200c0000
#define CPU_CPU_REGS_SIZE 0x000000a8

#define GCB_GPIO_ADDR 0x00004064
#define GCB_GPIO_SIZE 0x000000b4

#define GCB_MIIM_0_ADDR 0x00004118
#define GCB_MIIM_0_SIZE 0x00000024
#define GCB_MIIM_1_ADDR 0x0000413c
#define GCB_MIIM_1_SIZE 0x00000024

#endif /* _MCHP_LAN966X_ECPU_SR_H_ */
