
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/dff_ram/src/ram.v
Parsing SystemVerilog input from `/openlane/designs/dff_ram/src/ram.v' to AST representation.
Generating RTLIL representation for module `\dff_ram'.
Warning: Replacing memory \mem with list of registers. See /openlane/designs/dff_ram/src/ram.v:17, /openlane/designs/dff_ram/src/ram.v:14
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/dff_ram/runs/first_run/tmp/synthesis/hierarchy.dot'.
Dumping module dff_ram to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dff_ram

3.2. Analyzing design hierarchy..
Top module:  \dff_ram
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \dff_ram

5.1.2. Analyzing design hierarchy..
Top module:  \dff_ram
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 138 dead cases from process $proc$/openlane/designs/dff_ram/src/ram.v:11$3 in module dff_ram.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/dff_ram/src/ram.v:11$3 in module dff_ram.
Removed a total of 138 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 76 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
     1/226: $3$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_DATA[4:0]$16
     2/226: $3\mem[0][4:0]
     3/226: $3\mem[71][4:0]
     4/226: $3\mem[70][4:0]
     5/226: $3\mem[69][4:0]
     6/226: $3\mem[68][4:0]
     7/226: $3\mem[67][4:0]
     8/226: $3\mem[66][4:0]
     9/226: $3\mem[65][4:0]
    10/226: $3\mem[64][4:0]
    11/226: $3\mem[63][4:0]
    12/226: $3\mem[62][4:0]
    13/226: $3\mem[61][4:0]
    14/226: $3\mem[60][4:0]
    15/226: $3\mem[59][4:0]
    16/226: $3\mem[58][4:0]
    17/226: $3\mem[57][4:0]
    18/226: $3\mem[56][4:0]
    19/226: $3\mem[55][4:0]
    20/226: $3\mem[54][4:0]
    21/226: $3\mem[53][4:0]
    22/226: $3\mem[52][4:0]
    23/226: $3\mem[51][4:0]
    24/226: $3\mem[50][4:0]
    25/226: $3\mem[49][4:0]
    26/226: $3\mem[48][4:0]
    27/226: $3\mem[47][4:0]
    28/226: $3\mem[46][4:0]
    29/226: $3\mem[45][4:0]
    30/226: $3\mem[44][4:0]
    31/226: $3\mem[43][4:0]
    32/226: $3\mem[42][4:0]
    33/226: $3\mem[41][4:0]
    34/226: $3\mem[40][4:0]
    35/226: $3\mem[39][4:0]
    36/226: $3\mem[38][4:0]
    37/226: $3\mem[37][4:0]
    38/226: $3\mem[36][4:0]
    39/226: $3\mem[35][4:0]
    40/226: $3\mem[34][4:0]
    41/226: $3\mem[33][4:0]
    42/226: $3\mem[32][4:0]
    43/226: $3\mem[31][4:0]
    44/226: $3\mem[30][4:0]
    45/226: $3\mem[29][4:0]
    46/226: $3\mem[28][4:0]
    47/226: $3\mem[27][4:0]
    48/226: $3\mem[26][4:0]
    49/226: $3\mem[25][4:0]
    50/226: $3\mem[24][4:0]
    51/226: $3\mem[23][4:0]
    52/226: $3\mem[22][4:0]
    53/226: $3\mem[21][4:0]
    54/226: $3\mem[20][4:0]
    55/226: $3\mem[19][4:0]
    56/226: $3\mem[18][4:0]
    57/226: $3\mem[17][4:0]
    58/226: $3\mem[16][4:0]
    59/226: $3\mem[15][4:0]
    60/226: $3\mem[14][4:0]
    61/226: $3\mem[13][4:0]
    62/226: $3\mem[12][4:0]
    63/226: $3\mem[11][4:0]
    64/226: $3\mem[10][4:0]
    65/226: $3\mem[9][4:0]
    66/226: $3\mem[8][4:0]
    67/226: $3\mem[7][4:0]
    68/226: $3\mem[6][4:0]
    69/226: $3\mem[5][4:0]
    70/226: $3\mem[4][4:0]
    71/226: $3\mem[3][4:0]
    72/226: $3\mem[2][4:0]
    73/226: $3\mem[1][4:0]
    74/226: $2\mem[71][4:0]
    75/226: $2\mem[70][4:0]
    76/226: $2\mem[69][4:0]
    77/226: $2\mem[68][4:0]
    78/226: $2\mem[67][4:0]
    79/226: $2\mem[66][4:0]
    80/226: $2\mem[65][4:0]
    81/226: $2\mem[64][4:0]
    82/226: $2\mem[63][4:0]
    83/226: $2\mem[62][4:0]
    84/226: $2\mem[61][4:0]
    85/226: $2\mem[60][4:0]
    86/226: $2\mem[59][4:0]
    87/226: $2\mem[58][4:0]
    88/226: $2\mem[57][4:0]
    89/226: $2\mem[56][4:0]
    90/226: $2\mem[55][4:0]
    91/226: $2\mem[54][4:0]
    92/226: $2\mem[53][4:0]
    93/226: $2\mem[52][4:0]
    94/226: $2\mem[51][4:0]
    95/226: $2\mem[50][4:0]
    96/226: $2\mem[49][4:0]
    97/226: $2\mem[48][4:0]
    98/226: $2\mem[47][4:0]
    99/226: $2\mem[46][4:0]
   100/226: $2\mem[45][4:0]
   101/226: $2\mem[44][4:0]
   102/226: $2\mem[43][4:0]
   103/226: $2\mem[42][4:0]
   104/226: $2\mem[41][4:0]
   105/226: $2\mem[40][4:0]
   106/226: $2\mem[39][4:0]
   107/226: $2\mem[38][4:0]
   108/226: $2\mem[37][4:0]
   109/226: $2\mem[36][4:0]
   110/226: $2\mem[35][4:0]
   111/226: $2\mem[34][4:0]
   112/226: $2\mem[33][4:0]
   113/226: $2\mem[32][4:0]
   114/226: $2\mem[31][4:0]
   115/226: $2\mem[30][4:0]
   116/226: $2\mem[29][4:0]
   117/226: $2\mem[28][4:0]
   118/226: $2\mem[27][4:0]
   119/226: $2\mem[26][4:0]
   120/226: $2\mem[25][4:0]
   121/226: $2\mem[24][4:0]
   122/226: $2\mem[23][4:0]
   123/226: $2\mem[22][4:0]
   124/226: $2\mem[21][4:0]
   125/226: $2\mem[20][4:0]
   126/226: $2\mem[19][4:0]
   127/226: $2\mem[18][4:0]
   128/226: $2\mem[17][4:0]
   129/226: $2\mem[16][4:0]
   130/226: $2\mem[15][4:0]
   131/226: $2\mem[14][4:0]
   132/226: $2\mem[13][4:0]
   133/226: $2\mem[12][4:0]
   134/226: $2\mem[11][4:0]
   135/226: $2\mem[10][4:0]
   136/226: $2\mem[9][4:0]
   137/226: $2\mem[8][4:0]
   138/226: $2\mem[7][4:0]
   139/226: $2\mem[6][4:0]
   140/226: $2\mem[5][4:0]
   141/226: $2\mem[4][4:0]
   142/226: $2\mem[3][4:0]
   143/226: $2\mem[2][4:0]
   144/226: $2\mem[1][4:0]
   145/226: $2\mem[0][4:0]
   146/226: $2$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_ADDR[6:0]$12
   147/226: $2$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_DATA[4:0]$13
   148/226: $2$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_DATA[4:0]$15
   149/226: $2$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_ADDR[6:0]$14
   150/226: $1$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_DATA[4:0]$11
   151/226: $1$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_ADDR[6:0]$10
   152/226: $1$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_DATA[4:0]$9
   153/226: $1$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_ADDR[6:0]$8
   154/226: $1\mem[71][4:0]
   155/226: $1\mem[70][4:0]
   156/226: $1\mem[69][4:0]
   157/226: $1\mem[68][4:0]
   158/226: $1\mem[67][4:0]
   159/226: $1\mem[66][4:0]
   160/226: $1\mem[65][4:0]
   161/226: $1\mem[64][4:0]
   162/226: $1\mem[63][4:0]
   163/226: $1\mem[62][4:0]
   164/226: $1\mem[61][4:0]
   165/226: $1\mem[60][4:0]
   166/226: $1\mem[59][4:0]
   167/226: $1\mem[58][4:0]
   168/226: $1\mem[57][4:0]
   169/226: $1\mem[56][4:0]
   170/226: $1\mem[55][4:0]
   171/226: $1\mem[54][4:0]
   172/226: $1\mem[53][4:0]
   173/226: $1\mem[52][4:0]
   174/226: $1\mem[51][4:0]
   175/226: $1\mem[50][4:0]
   176/226: $1\mem[49][4:0]
   177/226: $1\mem[48][4:0]
   178/226: $1\mem[47][4:0]
   179/226: $1\mem[46][4:0]
   180/226: $1\mem[45][4:0]
   181/226: $1\mem[44][4:0]
   182/226: $1\mem[43][4:0]
   183/226: $1\mem[42][4:0]
   184/226: $1\mem[41][4:0]
   185/226: $1\mem[40][4:0]
   186/226: $1\mem[39][4:0]
   187/226: $1\mem[38][4:0]
   188/226: $1\mem[37][4:0]
   189/226: $1\mem[36][4:0]
   190/226: $1\mem[35][4:0]
   191/226: $1\mem[34][4:0]
   192/226: $1\mem[33][4:0]
   193/226: $1\mem[32][4:0]
   194/226: $1\mem[31][4:0]
   195/226: $1\mem[30][4:0]
   196/226: $1\mem[29][4:0]
   197/226: $1\mem[28][4:0]
   198/226: $1\mem[27][4:0]
   199/226: $1\mem[26][4:0]
   200/226: $1\mem[25][4:0]
   201/226: $1\mem[24][4:0]
   202/226: $1\mem[23][4:0]
   203/226: $1\mem[22][4:0]
   204/226: $1\mem[21][4:0]
   205/226: $1\mem[20][4:0]
   206/226: $1\mem[19][4:0]
   207/226: $1\mem[18][4:0]
   208/226: $1\mem[17][4:0]
   209/226: $1\mem[16][4:0]
   210/226: $1\mem[15][4:0]
   211/226: $1\mem[14][4:0]
   212/226: $1\mem[13][4:0]
   213/226: $1\mem[12][4:0]
   214/226: $1\mem[11][4:0]
   215/226: $1\mem[10][4:0]
   216/226: $1\mem[9][4:0]
   217/226: $1\mem[8][4:0]
   218/226: $1\mem[7][4:0]
   219/226: $1\mem[6][4:0]
   220/226: $1\mem[5][4:0]
   221/226: $1\mem[4][4:0]
   222/226: $1\mem[3][4:0]
   223/226: $1\mem[2][4:0]
   224/226: $1\mem[1][4:0]
   225/226: $1\mem[0][4:0]
   226/226: $0\r_data[71:0]

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dff_ram.\r_data' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\dff_ram.\mem[0]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\dff_ram.\mem[1]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\dff_ram.\mem[2]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\dff_ram.\mem[3]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\dff_ram.\mem[4]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\dff_ram.\mem[5]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\dff_ram.\mem[6]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\dff_ram.\mem[7]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\dff_ram.\mem[8]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\dff_ram.\mem[9]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\dff_ram.\mem[10]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\dff_ram.\mem[11]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\dff_ram.\mem[12]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\dff_ram.\mem[13]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\dff_ram.\mem[14]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\dff_ram.\mem[15]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\dff_ram.\mem[16]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\dff_ram.\mem[17]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\dff_ram.\mem[18]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\dff_ram.\mem[19]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\dff_ram.\mem[20]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\dff_ram.\mem[21]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\dff_ram.\mem[22]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\dff_ram.\mem[23]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\dff_ram.\mem[24]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\dff_ram.\mem[25]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\dff_ram.\mem[26]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\dff_ram.\mem[27]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\dff_ram.\mem[28]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\dff_ram.\mem[29]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\dff_ram.\mem[30]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\dff_ram.\mem[31]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\dff_ram.\mem[32]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\dff_ram.\mem[33]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\dff_ram.\mem[34]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\dff_ram.\mem[35]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\dff_ram.\mem[36]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\dff_ram.\mem[37]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\dff_ram.\mem[38]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\dff_ram.\mem[39]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\dff_ram.\mem[40]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\dff_ram.\mem[41]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\dff_ram.\mem[42]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\dff_ram.\mem[43]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\dff_ram.\mem[44]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\dff_ram.\mem[45]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\dff_ram.\mem[46]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\dff_ram.\mem[47]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\dff_ram.\mem[48]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\dff_ram.\mem[49]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\dff_ram.\mem[50]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\dff_ram.\mem[51]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\dff_ram.\mem[52]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\dff_ram.\mem[53]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\dff_ram.\mem[54]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\dff_ram.\mem[55]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\dff_ram.\mem[56]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\dff_ram.\mem[57]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\dff_ram.\mem[58]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\dff_ram.\mem[59]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\dff_ram.\mem[60]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\dff_ram.\mem[61]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\dff_ram.\mem[62]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\dff_ram.\mem[63]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\dff_ram.\mem[64]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\dff_ram.\mem[65]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\dff_ram.\mem[66]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\dff_ram.\mem[67]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\dff_ram.\mem[68]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\dff_ram.\mem[69]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\dff_ram.\mem[70]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\dff_ram.\mem[71]' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\dff_ram.$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_ADDR' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\dff_ram.$mem2reg_wr$\mem$/openlane/designs/dff_ram/src/ram.v:14$1_DATA' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\dff_ram.$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_ADDR' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\dff_ram.$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_DATA' using process `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
  created $dff cell `$procdff$1586' with positive edge clock.

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
Removing empty process `dff_ram.$proc$/openlane/designs/dff_ram/src/ram.v:11$3'.
Cleaned up 4 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.
<suppressed ~73 debug messages>

5.3. Executing FLATTEN pass (flatten design).

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 764 unused cells and 1442 unused wires.
<suppressed ~833 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module dff_ram...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$24.
    dead port 2/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$35.
    dead port 2/2 on $mux $procmux$37.
    dead port 2/2 on $mux $procmux$1232.
    dead port 2/2 on $mux $procmux$794.
    dead port 2/2 on $mux $procmux$796.
    dead port 2/2 on $mux $procmux$1238.
    dead port 2/2 on $mux $procmux$1244.
    dead port 2/2 on $mux $procmux$805.
    dead port 2/2 on $mux $procmux$807.
    dead port 2/2 on $mux $procmux$1250.
    dead port 2/2 on $mux $procmux$816.
    dead port 2/2 on $mux $procmux$818.
Removed 14 multiplexer ports.
<suppressed ~5 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
    New ctrl vector for $pmux cell $procmux$789: { $auto$opt_reduce.cc:134:opt_pmux$1588 $procmux$19_CMP }
    New ctrl vector for $pmux cell $procmux$800: { $procmux$20_CMP $auto$opt_reduce.cc:134:opt_pmux$1590 }
    New ctrl vector for $pmux cell $procmux$30: { $procmux$22_CMP $auto$opt_reduce.cc:134:opt_pmux$1592 }
    New ctrl vector for $pmux cell $procmux$811: { $procmux$21_CMP $auto$opt_reduce.cc:134:opt_pmux$1594 }
  Optimizing cells in module \dff_ram.
Performed a total of 4 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1514 ($dff) from module dff_ram (D = $3\mem[3][4:0], Q = \mem[3]).
Adding EN signal on $procdff$1513 ($dff) from module dff_ram (D = $3\mem[2][4:0], Q = \mem[2]).
Adding EN signal on $procdff$1512 ($dff) from module dff_ram (D = $3\mem[1][4:0], Q = \mem[1]).
Adding EN signal on $procdff$1511 ($dff) from module dff_ram (D = $3\mem[0][4:0], Q = \mem[0]).
Adding EN signal on $procdff$1510 ($dff) from module dff_ram (D = { 67'0000000000000000000000000000000000000000000000000000000000000000000 $3$mem2reg_rd$\mem$/openlane/designs/dff_ram/src/ram.v:17$2_DATA[4:0]$16 }, Q = \r_data).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$1615 ($dffe) from module dff_ram.

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.
<suppressed ~4 debug messages>

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
    New ctrl vector for $pmux cell $procmux$30: $procmux$22_CMP
    New ctrl vector for $pmux cell $procmux$789: $procmux$19_CMP
    New ctrl vector for $pmux cell $procmux$800: $procmux$20_CMP
    New ctrl vector for $pmux cell $procmux$811: $procmux$21_CMP
  Optimizing cells in module \dff_ram.
Performed a total of 4 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.9.16. Rerunning OPT passes. (Maybe there is more to do..)

5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

5.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.9.20. Executing OPT_DFF pass (perform DFF optimizations).

5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.9.23. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell dff_ram.$procmux$21_CMP0 ($eq).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dff_ram:
  created 0 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.
<suppressed ~5 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.20.10. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~118 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.
<suppressed ~6 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\dff_ram' to `<abc-temp-dir>/input.blif'..
Extracted 58 gates and 82 wires to a netlist network with 24 inputs and 10 outputs.

5.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:                OR cells:       10
ABC RESULTS:               MUX cells:        5
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       10
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \dff_ram

5.25.2. Analyzing design hierarchy..
Top module:  \dff_ram
Removed 0 unused modules.

5.26. Printing statistics.

=== dff_ram ===

   Number of wires:                 46
   Number of wire bits:            209
   Number of public wires:          10
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_ANDNOT_                      19
     $_AND_                          2
     $_DFFE_PP_                     25
     $_MUX_                          5
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                        2
     $_OR_                          10

5.27. Executing CHECK pass (checking for obvious problems).
Checking module dff_ram...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/dff_ram/runs/first_run/tmp/synthesis/post_techmap.dot'.
Dumping module dff_ram to page 1.
Warning: WIDTHLABEL \addr [1] 1
Warning: WIDTHLABEL \addr [0] 1
Warning: WIDTHLABEL \addr [0] 1
Warning: WIDTHLABEL \addr [1] 1
Warning: WIDTHLABEL \addr [1] 1
Warning: WIDTHLABEL \addr [0] 1
Warning: WIDTHLABEL \addr [1] 1
Warning: WIDTHLABEL \addr [0] 1
Warning: WIDTHLABEL \mem[3] [0] 1
Warning: WIDTHLABEL \mem[2] [0] 1
Warning: WIDTHLABEL \mem[1] [0] 1
Warning: WIDTHLABEL \mem[0] [0] 1
Warning: WIDTHLABEL $procmux$18.Y [0] 1
Warning: WIDTHLABEL \mem[3] [1] 1
Warning: WIDTHLABEL \mem[2] [1] 1
Warning: WIDTHLABEL \mem[1] [1] 1
Warning: WIDTHLABEL \mem[0] [1] 1
Warning: WIDTHLABEL $procmux$18.Y [1] 1
Warning: WIDTHLABEL \mem[3] [2] 1
Warning: WIDTHLABEL \mem[2] [2] 1
Warning: WIDTHLABEL \mem[1] [2] 1
Warning: WIDTHLABEL \mem[0] [2] 1
Warning: WIDTHLABEL $procmux$18.Y [2] 1
Warning: WIDTHLABEL \mem[3] [3] 1
Warning: WIDTHLABEL \mem[2] [3] 1
Warning: WIDTHLABEL \mem[1] [3] 1
Warning: WIDTHLABEL \mem[0] [3] 1
Warning: WIDTHLABEL $procmux$18.Y [3] 1
Warning: WIDTHLABEL \mem[3] [4] 1
Warning: WIDTHLABEL \mem[2] [4] 1
Warning: WIDTHLABEL \mem[1] [4] 1
Warning: WIDTHLABEL \mem[0] [4] 1
Warning: WIDTHLABEL $procmux$18.Y [4] 1
Warning: WIDTHLABEL \data [0] 1
Warning: WIDTHLABEL \mem[3] [0] 1
Warning: WIDTHLABEL \data [1] 1
Warning: WIDTHLABEL \mem[3] [1] 1
Warning: WIDTHLABEL \data [2] 1
Warning: WIDTHLABEL \mem[3] [2] 1
Warning: WIDTHLABEL \data [3] 1
Warning: WIDTHLABEL \mem[3] [3] 1
Warning: WIDTHLABEL \data [4] 1
Warning: WIDTHLABEL \mem[3] [4] 1
Warning: WIDTHLABEL $procmux$18.Y [0] 1
Warning: WIDTHLABEL \r_data [0] 1
Warning: WIDTHLABEL $procmux$18.Y [1] 1
Warning: WIDTHLABEL \r_data [1] 1
Warning: WIDTHLABEL $procmux$18.Y [2] 1
Warning: WIDTHLABEL \r_data [2] 1
Warning: WIDTHLABEL $procmux$18.Y [3] 1
Warning: WIDTHLABEL \r_data [3] 1
Warning: WIDTHLABEL $procmux$18.Y [4] 1
Warning: WIDTHLABEL \r_data [4] 1
Warning: WIDTHLABEL \data [0] 1
Warning: WIDTHLABEL \mem[0] [0] 1
Warning: WIDTHLABEL \data [1] 1
Warning: WIDTHLABEL \mem[0] [1] 1
Warning: WIDTHLABEL \data [2] 1
Warning: WIDTHLABEL \mem[0] [2] 1
Warning: WIDTHLABEL \data [3] 1
Warning: WIDTHLABEL \mem[0] [3] 1
Warning: WIDTHLABEL \data [4] 1
Warning: WIDTHLABEL \mem[0] [4] 1
Warning: WIDTHLABEL \data [0] 1
Warning: WIDTHLABEL \mem[1] [0] 1
Warning: WIDTHLABEL \data [1] 1
Warning: WIDTHLABEL \mem[1] [1] 1
Warning: WIDTHLABEL \data [2] 1
Warning: WIDTHLABEL \mem[1] [2] 1
Warning: WIDTHLABEL \data [3] 1
Warning: WIDTHLABEL \mem[1] [3] 1
Warning: WIDTHLABEL \data [4] 1
Warning: WIDTHLABEL \mem[1] [4] 1
Warning: WIDTHLABEL \data [0] 1
Warning: WIDTHLABEL \mem[2] [0] 1
Warning: WIDTHLABEL \data [1] 1
Warning: WIDTHLABEL \mem[2] [1] 1
Warning: WIDTHLABEL \data [2] 1
Warning: WIDTHLABEL \mem[2] [2] 1
Warning: WIDTHLABEL \data [3] 1
Warning: WIDTHLABEL \mem[2] [3] 1
Warning: WIDTHLABEL \data [4] 1
Warning: WIDTHLABEL \mem[2] [4] 1

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dff_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dff_ram.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dff_ram'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dff_ram.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..

10. Printing statistics.

=== dff_ram ===

   Number of wires:                 46
   Number of wire bits:            209
   Number of public wires:          10
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_ANDNOT_                      19
     $_AND_                          2
     $_DFFE_PP_                     25
     $_MUX_                          5
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                        2
     $_OR_                          10

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/sajjad/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/sajjad/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/sajjad/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/sajjad/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\dff_ram':
  mapped 25 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== dff_ram ===

   Number of wires:                 71
   Number of wire bits:            234
   Number of public wires:          10
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $_ANDNOT_                      19
     $_AND_                          2
     $_MUX_                         30
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                        2
     $_OR_                          10
     sky130_fd_sc_hd__dfxtp_2       25

[INFO]: USING STRATEGY AREA 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\dff_ram' to `/tmp/yosys-abc-7shmq3/input.blif'..
Extracted 65 gates and 99 wires to a netlist network with 34 inputs and 25 outputs.

17.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-7shmq3/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-7shmq3/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-7shmq3/input.blif 
ABC: + read_lib -w /openlane/designs/dff_ram/runs/first_run/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/dff_ram/runs/first_run/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/dff_ram/runs/first_run/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/dff_ram/runs/first_run/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (981.91 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     60 ( 41.7 %)   Cap = 12.4 ff ( 14.6 %)   Area =      541.77 ( 50.0 %)   Delay =  1008.48 ps  ( 80.0 %)               
ABC: Path  0 --       4 : 0    9 pi                      A =   0.00  Df = 112.8  -62.2 ps  S = 165.4 ps  Cin =  0.0 ff  Cout =  35.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      71 : 6    1 sky130_fd_sc_hd__mux4_2 A =  22.52  Df = 526.5  -50.6 ps  S =  75.1 ps  Cin =  2.6 ff  Cout =   1.8 ff  Cmax = 301.2 ff  G =   65  
ABC: Path  2 --      73 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df = 789.6 -184.4 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  3 --      74 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1008.5  -83.3 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi3 (\addr [0]).  End-point = po5 ($auto$rtlil.cc:2560:MuxGate$1913).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   34/   25  lat =    0  nd =    60  edge =    148  area =541.65  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-7shmq3/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       25
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       25
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dff_ram..
Removed 0 unused cells and 166 unused wires.
<suppressed ~1 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
Checking module dff_ram...
Warning: Wire dff_ram.\r_data [71] is used but has no driver.
Warning: Wire dff_ram.\r_data [70] is used but has no driver.
Warning: Wire dff_ram.\r_data [69] is used but has no driver.
Warning: Wire dff_ram.\r_data [68] is used but has no driver.
Warning: Wire dff_ram.\r_data [67] is used but has no driver.
Warning: Wire dff_ram.\r_data [66] is used but has no driver.
Warning: Wire dff_ram.\r_data [65] is used but has no driver.
Warning: Wire dff_ram.\r_data [64] is used but has no driver.
Warning: Wire dff_ram.\r_data [63] is used but has no driver.
Warning: Wire dff_ram.\r_data [62] is used but has no driver.
Warning: Wire dff_ram.\r_data [61] is used but has no driver.
Warning: Wire dff_ram.\r_data [60] is used but has no driver.
Warning: Wire dff_ram.\r_data [59] is used but has no driver.
Warning: Wire dff_ram.\r_data [58] is used but has no driver.
Warning: Wire dff_ram.\r_data [57] is used but has no driver.
Warning: Wire dff_ram.\r_data [56] is used but has no driver.
Warning: Wire dff_ram.\r_data [55] is used but has no driver.
Warning: Wire dff_ram.\r_data [54] is used but has no driver.
Warning: Wire dff_ram.\r_data [53] is used but has no driver.
Warning: Wire dff_ram.\r_data [52] is used but has no driver.
Warning: Wire dff_ram.\r_data [51] is used but has no driver.
Warning: Wire dff_ram.\r_data [50] is used but has no driver.
Warning: Wire dff_ram.\r_data [49] is used but has no driver.
Warning: Wire dff_ram.\r_data [48] is used but has no driver.
Warning: Wire dff_ram.\r_data [47] is used but has no driver.
Warning: Wire dff_ram.\r_data [46] is used but has no driver.
Warning: Wire dff_ram.\r_data [45] is used but has no driver.
Warning: Wire dff_ram.\r_data [44] is used but has no driver.
Warning: Wire dff_ram.\r_data [43] is used but has no driver.
Warning: Wire dff_ram.\r_data [42] is used but has no driver.
Warning: Wire dff_ram.\r_data [41] is used but has no driver.
Warning: Wire dff_ram.\r_data [40] is used but has no driver.
Warning: Wire dff_ram.\r_data [39] is used but has no driver.
Warning: Wire dff_ram.\r_data [38] is used but has no driver.
Warning: Wire dff_ram.\r_data [37] is used but has no driver.
Warning: Wire dff_ram.\r_data [36] is used but has no driver.
Warning: Wire dff_ram.\r_data [35] is used but has no driver.
Warning: Wire dff_ram.\r_data [34] is used but has no driver.
Warning: Wire dff_ram.\r_data [33] is used but has no driver.
Warning: Wire dff_ram.\r_data [32] is used but has no driver.
Warning: Wire dff_ram.\r_data [31] is used but has no driver.
Warning: Wire dff_ram.\r_data [30] is used but has no driver.
Warning: Wire dff_ram.\r_data [29] is used but has no driver.
Warning: Wire dff_ram.\r_data [28] is used but has no driver.
Warning: Wire dff_ram.\r_data [27] is used but has no driver.
Warning: Wire dff_ram.\r_data [26] is used but has no driver.
Warning: Wire dff_ram.\r_data [25] is used but has no driver.
Warning: Wire dff_ram.\r_data [24] is used but has no driver.
Warning: Wire dff_ram.\r_data [23] is used but has no driver.
Warning: Wire dff_ram.\r_data [22] is used but has no driver.
Warning: Wire dff_ram.\r_data [21] is used but has no driver.
Warning: Wire dff_ram.\r_data [20] is used but has no driver.
Warning: Wire dff_ram.\r_data [19] is used but has no driver.
Warning: Wire dff_ram.\r_data [18] is used but has no driver.
Warning: Wire dff_ram.\r_data [17] is used but has no driver.
Warning: Wire dff_ram.\r_data [16] is used but has no driver.
Warning: Wire dff_ram.\r_data [15] is used but has no driver.
Warning: Wire dff_ram.\r_data [14] is used but has no driver.
Warning: Wire dff_ram.\r_data [13] is used but has no driver.
Warning: Wire dff_ram.\r_data [12] is used but has no driver.
Warning: Wire dff_ram.\r_data [11] is used but has no driver.
Warning: Wire dff_ram.\r_data [10] is used but has no driver.
Warning: Wire dff_ram.\r_data [9] is used but has no driver.
Warning: Wire dff_ram.\r_data [8] is used but has no driver.
Warning: Wire dff_ram.\r_data [7] is used but has no driver.
Warning: Wire dff_ram.\r_data [6] is used but has no driver.
Warning: Wire dff_ram.\r_data [5] is used but has no driver.
Warning: Wire dff_ram.\r_data [4] is used but has no driver.
Warning: Wire dff_ram.\r_data [3] is used but has no driver.
Warning: Wire dff_ram.\r_data [2] is used but has no driver.
Warning: Wire dff_ram.\r_data [1] is used but has no driver.
Warning: Wire dff_ram.\r_data [0] is used but has no driver.
Found and reported 72 problems.

24. Printing statistics.

=== dff_ram ===

   Number of wires:                 86
   Number of wire bits:            229
   Number of public wires:          26
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                152
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1         25
     sky130_fd_sc_hd__conb_1        67
     sky130_fd_sc_hd__dfxtp_2       25
     sky130_fd_sc_hd__mux2_2        25
     sky130_fd_sc_hd__mux4_2         5

   Chip area for module '\dff_ram': 1325.020800

25. Executing Verilog backend.

25.1. Executing BMUXMAP pass.

25.2. Executing DEMUXMAP pass.
Dumping module `\dff_ram'.

Warnings: 110 unique messages, 156 total
End of script. Logfile hash: 02455063e3, CPU: user 0.66s system 0.02s, MEM: 28.23 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 36% 2x abc (0 sec), 15% 4x stat (0 sec), ...
