--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml debug_flash_memory.twx debug_flash_memory.ncd -o
debug_flash_memory.twr debug_flash_memory.pcf -ucf flash_memory.ucf

Design file:              debug_flash_memory.ncd
Physical constraint file: debug_flash_memory.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    2.852(R)|   -0.323(R)|clk_BUFGP         |   0.000|
data<1>     |    2.852(R)|   -0.323(R)|clk_BUFGP         |   0.000|
data<2>     |    2.852(R)|   -0.323(R)|clk_BUFGP         |   0.000|
data<3>     |    2.852(R)|   -0.323(R)|clk_BUFGP         |   0.000|
data<4>     |    2.851(R)|   -0.322(R)|clk_BUFGP         |   0.000|
data<5>     |    2.851(R)|   -0.322(R)|clk_BUFGP         |   0.000|
data<6>     |    2.851(R)|   -0.322(R)|clk_BUFGP         |   0.000|
data<7>     |    2.851(R)|   -0.322(R)|clk_BUFGP         |   0.000|
rst         |    6.309(R)|    0.806(R)|clk_BUFGP         |   0.000|
st          |    2.218(R)|   -0.100(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OE          |    7.363(R)|clk_BUFGP         |   0.000|
WE          |    7.383(R)|clk_BUFGP         |   0.000|
addr<1>     |    7.363(R)|clk_BUFGP         |   0.000|
addr<4>     |    7.363(R)|clk_BUFGP         |   0.000|
data<0>     |    7.545(R)|clk_BUFGP         |   0.000|
data<1>     |    7.545(R)|clk_BUFGP         |   0.000|
data<2>     |    7.545(R)|clk_BUFGP         |   0.000|
data<3>     |    7.545(R)|clk_BUFGP         |   0.000|
data<4>     |    7.546(R)|clk_BUFGP         |   0.000|
data<5>     |    7.546(R)|clk_BUFGP         |   0.000|
data<6>     |    7.546(R)|clk_BUFGP         |   0.000|
data<7>     |    7.546(R)|clk_BUFGP         |   0.000|
data<8>     |    7.526(R)|clk_BUFGP         |   0.000|
data<9>     |    7.526(R)|clk_BUFGP         |   0.000|
data<10>    |    7.526(R)|clk_BUFGP         |   0.000|
data<11>    |    7.545(R)|clk_BUFGP         |   0.000|
data<12>    |    7.545(R)|clk_BUFGP         |   0.000|
data<13>    |    7.545(R)|clk_BUFGP         |   0.000|
data<14>    |    7.545(R)|clk_BUFGP         |   0.000|
data<15>    |    7.545(R)|clk_BUFGP         |   0.000|
led<0>      |    7.383(R)|clk_BUFGP         |   0.000|
led<1>      |    7.382(R)|clk_BUFGP         |   0.000|
led<2>      |    7.382(R)|clk_BUFGP         |   0.000|
led<3>      |    7.363(R)|clk_BUFGP         |   0.000|
led<4>      |    7.382(R)|clk_BUFGP         |   0.000|
led<5>      |    7.382(R)|clk_BUFGP         |   0.000|
led<6>      |    7.382(R)|clk_BUFGP         |   0.000|
led<7>      |    7.382(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.416|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 18 12:48:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



