// Seed: 3892033501
`resetall
module module_0 (
    output logic id_0
    , id_2,
    output logic id_1
);
  assign id_0 = id_2 ? id_2 ^ 1 : 1;
  logic id_3;
  assign id_0 = (1'b0);
  assign id_2 = 1;
  assign id_3 = id_3;
  logic id_4;
  logic id_5;
endmodule
