<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/console/uart_ns16650a.rs`."><title>uart_ns16650a.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.94.0-nightly (1aa9bab4e 2025-12-05)" data-channel="nightly" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/console/</div>uart_ns16650a.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// SPDX-License-Identifier: MPL-2.0
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="doccomment">//! NS16550A UART.
<a href=#4 id=4 data-nosnippet>4</a>//!
<a href=#5 id=5 data-nosnippet>5</a>//! This is used as an early console in x86 and LoongArch. It also exists on some (but not all)
<a href=#6 id=6 data-nosnippet>6</a>//! RISC-V and ARM platforms.
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! Reference: &lt;https://bitsavers.trailing-edge.com/components/national/_appNotes/AN-0491.pdf&gt;
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a></span><span class="kw">use </span>core::fmt;
<a href=#11 id=11 data-nosnippet>11</a>
<a href=#12 id=12 data-nosnippet>12</a><span class="kw">use </span>bitflags::bitflags;
<a href=#13 id=13 data-nosnippet>13</a>
<a href=#14 id=14 data-nosnippet>14</a><span class="doccomment">/// Registers of a NS16550A UART.
<a href=#15 id=15 data-nosnippet>15</a></span><span class="attr">#[repr(u8)]
<a href=#16 id=16 data-nosnippet>16</a>#[derive(Clone, Copy, Debug)]
<a href=#17 id=17 data-nosnippet>17</a></span><span class="kw">pub enum </span>Ns16550aRegister {
<a href=#18 id=18 data-nosnippet>18</a>    <span class="doccomment">/// Receive/Transmit Data Register or Divisor Latch Low.
<a href=#19 id=19 data-nosnippet>19</a>    </span>DataOrDivisorLo,
<a href=#20 id=20 data-nosnippet>20</a>    <span class="doccomment">/// Interrupt Enable Register or Divisor Latch High.
<a href=#21 id=21 data-nosnippet>21</a>    </span>IntEnOrDivisorHi,
<a href=#22 id=22 data-nosnippet>22</a>    <span class="doccomment">/// FIFO Control Register.
<a href=#23 id=23 data-nosnippet>23</a>    </span>FifoCtrl,
<a href=#24 id=24 data-nosnippet>24</a>    <span class="doccomment">/// Line Control Register.
<a href=#25 id=25 data-nosnippet>25</a>    </span>LineCtrl,
<a href=#26 id=26 data-nosnippet>26</a>    <span class="doccomment">/// Modem Control Register.
<a href=#27 id=27 data-nosnippet>27</a>    </span>ModemCtrl,
<a href=#28 id=28 data-nosnippet>28</a>    <span class="doccomment">/// Line Status Register.
<a href=#29 id=29 data-nosnippet>29</a>    </span>LineStat,
<a href=#30 id=30 data-nosnippet>30</a>    <span class="doccomment">/// Modem Status Register.
<a href=#31 id=31 data-nosnippet>31</a>    </span>ModemStat,
<a href=#32 id=32 data-nosnippet>32</a>}
<a href=#33 id=33 data-nosnippet>33</a>
<a href=#34 id=34 data-nosnippet>34</a><span class="doccomment">/// A trait that provides methods to access NS16550A registers.
<a href=#35 id=35 data-nosnippet>35</a></span><span class="kw">pub trait </span>Ns16550aAccess {
<a href=#36 id=36 data-nosnippet>36</a>    <span class="doccomment">/// Reads from an NS16550A register.
<a href=#37 id=37 data-nosnippet>37</a>    </span><span class="kw">fn </span>read(<span class="kw-2">&amp;</span><span class="self">self</span>, reg: Ns16550aRegister) -&gt; u8;
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a>    <span class="doccomment">/// Writes to an NS16550A register.
<a href=#40 id=40 data-nosnippet>40</a>    </span><span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, reg: Ns16550aRegister, val: u8);
<a href=#41 id=41 data-nosnippet>41</a>}
<a href=#42 id=42 data-nosnippet>42</a>
<a href=#43 id=43 data-nosnippet>43</a><span class="doccomment">/// An NS16550A UART.
<a href=#44 id=44 data-nosnippet>44</a></span><span class="attr">#[derive(Debug)]
<a href=#45 id=45 data-nosnippet>45</a></span><span class="kw">pub struct </span>Ns16550aUart&lt;A: Ns16550aAccess&gt; {
<a href=#46 id=46 data-nosnippet>46</a>    access: A,
<a href=#47 id=47 data-nosnippet>47</a>}
<a href=#48 id=48 data-nosnippet>48</a>
<a href=#49 id=49 data-nosnippet>49</a><span class="macro">bitflags!</span> {
<a href=#50 id=50 data-nosnippet>50</a>    <span class="kw">struct </span>LineStat: u8 {
<a href=#51 id=51 data-nosnippet>51</a>        <span class="doccomment">/// Data ready (DR).
<a href=#52 id=52 data-nosnippet>52</a>        </span><span class="kw">const </span>DR    = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#53 id=53 data-nosnippet>53</a>        <span class="doccomment">/// Transmitter holding register empty (THRE).
<a href=#54 id=54 data-nosnippet>54</a>        </span><span class="kw">const </span>THRE  = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#55 id=55 data-nosnippet>55</a>    }
<a href=#56 id=56 data-nosnippet>56</a>}
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a><span class="kw">impl</span>&lt;A: Ns16550aAccess&gt; Ns16550aUart&lt;A&gt; {
<a href=#59 id=59 data-nosnippet>59</a>    <span class="doccomment">/// Creates a new instance.
<a href=#60 id=60 data-nosnippet>60</a>    </span><span class="kw">pub const fn </span>new(access: A) -&gt; <span class="self">Self </span>{
<a href=#61 id=61 data-nosnippet>61</a>        <span class="self">Self </span>{ access }
<a href=#62 id=62 data-nosnippet>62</a>    }
<a href=#63 id=63 data-nosnippet>63</a>
<a href=#64 id=64 data-nosnippet>64</a>    <span class="doccomment">/// Initializes the device.
<a href=#65 id=65 data-nosnippet>65</a>    ///
<a href=#66 id=66 data-nosnippet>66</a>    /// This will set the baud rate to 115200 bps and configure IRQs to trigger when new data is
<a href=#67 id=67 data-nosnippet>67</a>    /// received.
<a href=#68 id=68 data-nosnippet>68</a>    </span><span class="kw">pub fn </span>init(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#69 id=69 data-nosnippet>69</a>        <span class="comment">// Divisor Latch Access Bit.
<a href=#70 id=70 data-nosnippet>70</a>        </span><span class="kw">const </span>DLAB: u8 = <span class="number">0x80</span>;
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a>        <span class="comment">// Baud Rate: 115200 bps / divisor
<a href=#73 id=73 data-nosnippet>73</a>        </span><span class="self">self</span>.access.write(Ns16550aRegister::LineCtrl, DLAB);
<a href=#74 id=74 data-nosnippet>74</a>        <span class="self">self</span>.access.write(Ns16550aRegister::DataOrDivisorLo, <span class="number">0x01</span>);
<a href=#75 id=75 data-nosnippet>75</a>        <span class="self">self</span>.access.write(Ns16550aRegister::IntEnOrDivisorHi, <span class="number">0x00</span>);
<a href=#76 id=76 data-nosnippet>76</a>
<a href=#77 id=77 data-nosnippet>77</a>        <span class="comment">// Line Control: 8-bit, no parity, one stop bit.
<a href=#78 id=78 data-nosnippet>78</a>        </span><span class="self">self</span>.access.write(Ns16550aRegister::LineCtrl, <span class="number">0x03</span>);
<a href=#79 id=79 data-nosnippet>79</a>        <span class="comment">// FIFO Control: Disabled.
<a href=#80 id=80 data-nosnippet>80</a>        </span><span class="self">self</span>.access.write(Ns16550aRegister::FifoCtrl, <span class="number">0x00</span>);
<a href=#81 id=81 data-nosnippet>81</a>        <span class="comment">// Modem Control: IRQs enabled, RTS/DSR set.
<a href=#82 id=82 data-nosnippet>82</a>        </span><span class="self">self</span>.access.write(Ns16550aRegister::ModemCtrl, <span class="number">0x0B</span>);
<a href=#83 id=83 data-nosnippet>83</a>        <span class="comment">// Interrupt Enable: IRQs on received data.
<a href=#84 id=84 data-nosnippet>84</a>        </span><span class="self">self</span>.access.write(Ns16550aRegister::IntEnOrDivisorHi, <span class="number">0x01</span>);
<a href=#85 id=85 data-nosnippet>85</a>    }
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a>    <span class="doccomment">/// Sends a byte.
<a href=#88 id=88 data-nosnippet>88</a>    ///
<a href=#89 id=89 data-nosnippet>89</a>    /// If no room is available, it will spin until there is room.
<a href=#90 id=90 data-nosnippet>90</a>    </span><span class="kw">pub fn </span>send(<span class="kw-2">&amp;mut </span><span class="self">self</span>, data: u8) {
<a href=#91 id=91 data-nosnippet>91</a>        <span class="kw">while </span>!<span class="self">self</span>.line_stat().contains(LineStat::THRE) {
<a href=#92 id=92 data-nosnippet>92</a>            core::hint::spin_loop();
<a href=#93 id=93 data-nosnippet>93</a>        }
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a>        <span class="self">self</span>.access.write(Ns16550aRegister::DataOrDivisorLo, data);
<a href=#96 id=96 data-nosnippet>96</a>    }
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a>    <span class="doccomment">/// Receives a byte.
<a href=#99 id=99 data-nosnippet>99</a>    ///
<a href=#100 id=100 data-nosnippet>100</a>    /// If no byte is available, it will return `None`.
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="kw">pub fn </span>recv(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;u8&gt; {
<a href=#102 id=102 data-nosnippet>102</a>        <span class="kw">if </span>!<span class="self">self</span>.line_stat().contains(LineStat::DR) {
<a href=#103 id=103 data-nosnippet>103</a>            <span class="kw">return </span><span class="prelude-val">None</span>;
<a href=#104 id=104 data-nosnippet>104</a>        }
<a href=#105 id=105 data-nosnippet>105</a>
<a href=#106 id=106 data-nosnippet>106</a>        <span class="prelude-val">Some</span>(<span class="self">self</span>.access.read(Ns16550aRegister::DataOrDivisorLo))
<a href=#107 id=107 data-nosnippet>107</a>    }
<a href=#108 id=108 data-nosnippet>108</a>
<a href=#109 id=109 data-nosnippet>109</a>    <span class="kw">fn </span>line_stat(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; LineStat {
<a href=#110 id=110 data-nosnippet>110</a>        LineStat::from_bits_truncate(<span class="self">self</span>.access.read(Ns16550aRegister::LineStat))
<a href=#111 id=111 data-nosnippet>111</a>    }
<a href=#112 id=112 data-nosnippet>112</a>}
<a href=#113 id=113 data-nosnippet>113</a>
<a href=#114 id=114 data-nosnippet>114</a><span class="kw">impl</span>&lt;A: Ns16550aAccess&gt; fmt::Write <span class="kw">for </span>Ns16550aUart&lt;A&gt; {
<a href=#115 id=115 data-nosnippet>115</a>    <span class="kw">fn </span>write_str(<span class="kw-2">&amp;mut </span><span class="self">self</span>, s: <span class="kw-2">&amp;</span>str) -&gt; fmt::Result {
<a href=#116 id=116 data-nosnippet>116</a>        <span class="kw">for </span>c <span class="kw">in </span>s.as_bytes() {
<a href=#117 id=117 data-nosnippet>117</a>            <span class="kw">if </span><span class="kw-2">*</span>c == <span class="string">b'\n' </span>{
<a href=#118 id=118 data-nosnippet>118</a>                <span class="self">self</span>.send(<span class="string">b'\r'</span>);
<a href=#119 id=119 data-nosnippet>119</a>            }
<a href=#120 id=120 data-nosnippet>120</a>            <span class="self">self</span>.send(<span class="kw-2">*</span>c);
<a href=#121 id=121 data-nosnippet>121</a>        }
<a href=#122 id=122 data-nosnippet>122</a>        <span class="prelude-val">Ok</span>(())
<a href=#123 id=123 data-nosnippet>123</a>    }
<a href=#124 id=124 data-nosnippet>124</a>}
</code></pre></div></section></main></body></html>