#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023d1181edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023d1185b150_0 .net "PC", 31 0, v0000023d11854fe0_0;  1 drivers
v0000023d1185b1f0_0 .var "clk", 0 0;
v0000023d1185a430_0 .net "clkout", 0 0, L_0000023d1189e630;  1 drivers
v0000023d1185b330_0 .net "cycles_consumed", 31 0, v0000023d1185a890_0;  1 drivers
v0000023d1185b650_0 .var "rst", 0 0;
S_0000023d117c5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000023d1181edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023d11833190 .param/l "RType" 0 4 2, C4<000000>;
P_0000023d118331c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023d11833200 .param/l "addi" 0 4 8, C4<001000>;
P_0000023d11833238 .param/l "addu" 0 4 5, C4<100001>;
P_0000023d11833270 .param/l "and_" 0 4 5, C4<100100>;
P_0000023d118332a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023d118332e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023d11833318 .param/l "bne" 0 4 10, C4<000101>;
P_0000023d11833350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023d11833388 .param/l "j" 0 4 12, C4<000010>;
P_0000023d118333c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023d118333f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023d11833430 .param/l "lw" 0 4 8, C4<100011>;
P_0000023d11833468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023d118334a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023d118334d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023d11833510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023d11833548 .param/l "sll" 0 4 6, C4<000000>;
P_0000023d11833580 .param/l "slt" 0 4 5, C4<101010>;
P_0000023d118335b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023d118335f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023d11833628 .param/l "sub" 0 4 5, C4<100010>;
P_0000023d11833660 .param/l "subu" 0 4 5, C4<100011>;
P_0000023d11833698 .param/l "sw" 0 4 8, C4<101011>;
P_0000023d118336d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023d11833708 .param/l "xori" 0 4 8, C4<001110>;
L_0000023d1189efd0 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189eb70 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189f200 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189ed30 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189ec50 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189f510 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189e710 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189e940 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189e630 .functor OR 1, v0000023d1185b1f0_0, v0000023d11827140_0, C4<0>, C4<0>;
L_0000023d1189f190 .functor OR 1, L_0000023d1185ca80, L_0000023d1185c620, C4<0>, C4<0>;
L_0000023d1189e860 .functor AND 1, L_0000023d1185cda0, L_0000023d1185d020, C4<1>, C4<1>;
L_0000023d1189eda0 .functor NOT 1, v0000023d1185b650_0, C4<0>, C4<0>, C4<0>;
L_0000023d1189f270 .functor OR 1, L_0000023d1185d0c0, L_0000023d1185d200, C4<0>, C4<0>;
L_0000023d1189e780 .functor OR 1, L_0000023d1189f270, L_0000023d1185d3e0, C4<0>, C4<0>;
L_0000023d1189e6a0 .functor OR 1, L_0000023d1185c300, L_0000023d118f8a60, C4<0>, C4<0>;
L_0000023d1189f350 .functor AND 1, L_0000023d1185d700, L_0000023d1189e6a0, C4<1>, C4<1>;
L_0000023d1189ecc0 .functor OR 1, L_0000023d118f8560, L_0000023d118f8420, C4<0>, C4<0>;
L_0000023d1189e7f0 .functor AND 1, L_0000023d118f87e0, L_0000023d1189ecc0, C4<1>, C4<1>;
L_0000023d1189f3c0 .functor NOT 1, L_0000023d1189e630, C4<0>, C4<0>, C4<0>;
v0000023d11855e40_0 .net "ALUOp", 3 0, v0000023d118270a0_0;  1 drivers
v0000023d118560c0_0 .net "ALUResult", 31 0, v0000023d118556c0_0;  1 drivers
v0000023d11856160_0 .net "ALUSrc", 0 0, v0000023d11827d20_0;  1 drivers
v0000023d11856cd0_0 .net "ALUin2", 31 0, L_0000023d118f93c0;  1 drivers
v0000023d11858030_0 .net "MemReadEn", 0 0, v0000023d11826ce0_0;  1 drivers
v0000023d11856730_0 .net "MemWriteEn", 0 0, v0000023d11826e20_0;  1 drivers
v0000023d11857bd0_0 .net "MemtoReg", 0 0, v0000023d11827be0_0;  1 drivers
v0000023d11857e50_0 .net "PC", 31 0, v0000023d11854fe0_0;  alias, 1 drivers
v0000023d11856550_0 .net "PCPlus1", 31 0, L_0000023d1185e060;  1 drivers
v0000023d118565f0_0 .net "PCsrc", 0 0, v0000023d11854d60_0;  1 drivers
v0000023d11857a90_0 .net "RegDst", 0 0, v0000023d118273c0_0;  1 drivers
v0000023d11856d70_0 .net "RegWriteEn", 0 0, v0000023d11826f60_0;  1 drivers
v0000023d118580d0_0 .net "WriteRegister", 4 0, L_0000023d1185d7a0;  1 drivers
v0000023d11857c70_0 .net *"_ivl_0", 0 0, L_0000023d1189efd0;  1 drivers
L_0000023d1189f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023d11858170_0 .net/2u *"_ivl_10", 4 0, L_0000023d1189f640;  1 drivers
L_0000023d1189fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11856e10_0 .net *"_ivl_101", 15 0, L_0000023d1189fa30;  1 drivers
v0000023d118569b0_0 .net *"_ivl_102", 31 0, L_0000023d1185c940;  1 drivers
L_0000023d1189fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11856b90_0 .net *"_ivl_105", 25 0, L_0000023d1189fa78;  1 drivers
L_0000023d1189fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11857d10_0 .net/2u *"_ivl_106", 31 0, L_0000023d1189fac0;  1 drivers
v0000023d118573b0_0 .net *"_ivl_108", 0 0, L_0000023d1185cda0;  1 drivers
L_0000023d1189fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023d11856f50_0 .net/2u *"_ivl_110", 5 0, L_0000023d1189fb08;  1 drivers
v0000023d11856410_0 .net *"_ivl_112", 0 0, L_0000023d1185d020;  1 drivers
v0000023d11857090_0 .net *"_ivl_115", 0 0, L_0000023d1189e860;  1 drivers
v0000023d118574f0_0 .net *"_ivl_116", 47 0, L_0000023d1185cc60;  1 drivers
L_0000023d1189fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118562d0_0 .net *"_ivl_119", 15 0, L_0000023d1189fb50;  1 drivers
L_0000023d1189f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023d118567d0_0 .net/2u *"_ivl_12", 5 0, L_0000023d1189f688;  1 drivers
v0000023d11856370_0 .net *"_ivl_120", 47 0, L_0000023d1185c760;  1 drivers
L_0000023d1189fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118564b0_0 .net *"_ivl_123", 15 0, L_0000023d1189fb98;  1 drivers
v0000023d118571d0_0 .net *"_ivl_125", 0 0, L_0000023d1185dac0;  1 drivers
v0000023d11857770_0 .net *"_ivl_126", 31 0, L_0000023d1185de80;  1 drivers
v0000023d11856690_0 .net *"_ivl_128", 47 0, L_0000023d1185c9e0;  1 drivers
v0000023d11856870_0 .net *"_ivl_130", 47 0, L_0000023d1185cb20;  1 drivers
v0000023d11856910_0 .net *"_ivl_132", 47 0, L_0000023d1185d660;  1 drivers
v0000023d11857810_0 .net *"_ivl_134", 47 0, L_0000023d1185d160;  1 drivers
v0000023d11856eb0_0 .net *"_ivl_14", 0 0, L_0000023d1185be70;  1 drivers
v0000023d11856ff0_0 .net *"_ivl_140", 0 0, L_0000023d1189eda0;  1 drivers
L_0000023d1189fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11856a50_0 .net/2u *"_ivl_142", 31 0, L_0000023d1189fc28;  1 drivers
L_0000023d1189fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023d11857f90_0 .net/2u *"_ivl_146", 5 0, L_0000023d1189fd00;  1 drivers
v0000023d11857db0_0 .net *"_ivl_148", 0 0, L_0000023d1185d0c0;  1 drivers
L_0000023d1189fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023d11857ef0_0 .net/2u *"_ivl_150", 5 0, L_0000023d1189fd48;  1 drivers
v0000023d118579f0_0 .net *"_ivl_152", 0 0, L_0000023d1185d200;  1 drivers
v0000023d11857130_0 .net *"_ivl_155", 0 0, L_0000023d1189f270;  1 drivers
L_0000023d1189fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023d11857270_0 .net/2u *"_ivl_156", 5 0, L_0000023d1189fd90;  1 drivers
v0000023d11856af0_0 .net *"_ivl_158", 0 0, L_0000023d1185d3e0;  1 drivers
L_0000023d1189f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023d11857310_0 .net/2u *"_ivl_16", 4 0, L_0000023d1189f6d0;  1 drivers
v0000023d11857450_0 .net *"_ivl_161", 0 0, L_0000023d1189e780;  1 drivers
L_0000023d1189fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11856c30_0 .net/2u *"_ivl_162", 15 0, L_0000023d1189fdd8;  1 drivers
v0000023d11857590_0 .net *"_ivl_164", 31 0, L_0000023d1185e1a0;  1 drivers
v0000023d118576d0_0 .net *"_ivl_167", 0 0, L_0000023d1185dd40;  1 drivers
v0000023d118578b0_0 .net *"_ivl_168", 15 0, L_0000023d1185dde0;  1 drivers
v0000023d11857630_0 .net *"_ivl_170", 31 0, L_0000023d1185dfc0;  1 drivers
v0000023d11857950_0 .net *"_ivl_174", 31 0, L_0000023d1185d520;  1 drivers
L_0000023d1189fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11857b30_0 .net *"_ivl_177", 25 0, L_0000023d1189fe20;  1 drivers
L_0000023d1189fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859e60_0 .net/2u *"_ivl_178", 31 0, L_0000023d1189fe68;  1 drivers
v0000023d118596e0_0 .net *"_ivl_180", 0 0, L_0000023d1185d700;  1 drivers
L_0000023d1189feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859320_0 .net/2u *"_ivl_182", 5 0, L_0000023d1189feb0;  1 drivers
v0000023d11859fa0_0 .net *"_ivl_184", 0 0, L_0000023d1185c300;  1 drivers
L_0000023d1189fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023d11858420_0 .net/2u *"_ivl_186", 5 0, L_0000023d1189fef8;  1 drivers
v0000023d118593c0_0 .net *"_ivl_188", 0 0, L_0000023d118f8a60;  1 drivers
v0000023d1185a040_0 .net *"_ivl_19", 4 0, L_0000023d1185b790;  1 drivers
v0000023d11859c80_0 .net *"_ivl_191", 0 0, L_0000023d1189e6a0;  1 drivers
v0000023d11859500_0 .net *"_ivl_193", 0 0, L_0000023d1189f350;  1 drivers
L_0000023d1189ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023d11858880_0 .net/2u *"_ivl_194", 5 0, L_0000023d1189ff40;  1 drivers
v0000023d11858a60_0 .net *"_ivl_196", 0 0, L_0000023d118f77a0;  1 drivers
L_0000023d1189ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023d11859dc0_0 .net/2u *"_ivl_198", 31 0, L_0000023d1189ff88;  1 drivers
L_0000023d1189f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023d11858ec0_0 .net/2u *"_ivl_2", 5 0, L_0000023d1189f5f8;  1 drivers
v0000023d11858740_0 .net *"_ivl_20", 4 0, L_0000023d1185b8d0;  1 drivers
v0000023d11859460_0 .net *"_ivl_200", 31 0, L_0000023d118f8b00;  1 drivers
v0000023d11858d80_0 .net *"_ivl_204", 31 0, L_0000023d118f8880;  1 drivers
L_0000023d1189ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d1185a0e0_0 .net *"_ivl_207", 25 0, L_0000023d1189ffd0;  1 drivers
L_0000023d118a0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859780_0 .net/2u *"_ivl_208", 31 0, L_0000023d118a0018;  1 drivers
v0000023d11858600_0 .net *"_ivl_210", 0 0, L_0000023d118f87e0;  1 drivers
L_0000023d118a0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859a00_0 .net/2u *"_ivl_212", 5 0, L_0000023d118a0060;  1 drivers
v0000023d11859aa0_0 .net *"_ivl_214", 0 0, L_0000023d118f8560;  1 drivers
L_0000023d118a00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023d11859f00_0 .net/2u *"_ivl_216", 5 0, L_0000023d118a00a8;  1 drivers
v0000023d11858ce0_0 .net *"_ivl_218", 0 0, L_0000023d118f8420;  1 drivers
v0000023d1185a180_0 .net *"_ivl_221", 0 0, L_0000023d1189ecc0;  1 drivers
v0000023d11858e20_0 .net *"_ivl_223", 0 0, L_0000023d1189e7f0;  1 drivers
L_0000023d118a00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023d118598c0_0 .net/2u *"_ivl_224", 5 0, L_0000023d118a00f0;  1 drivers
v0000023d118582e0_0 .net *"_ivl_226", 0 0, L_0000023d118f7840;  1 drivers
v0000023d11858920_0 .net *"_ivl_228", 31 0, L_0000023d118f89c0;  1 drivers
v0000023d118589c0_0 .net *"_ivl_24", 0 0, L_0000023d1189f200;  1 drivers
L_0000023d1189f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023d11858f60_0 .net/2u *"_ivl_26", 4 0, L_0000023d1189f718;  1 drivers
v0000023d11859960_0 .net *"_ivl_29", 4 0, L_0000023d1185ba10;  1 drivers
v0000023d11859820_0 .net *"_ivl_32", 0 0, L_0000023d1189ed30;  1 drivers
L_0000023d1189f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023d118584c0_0 .net/2u *"_ivl_34", 4 0, L_0000023d1189f760;  1 drivers
v0000023d118591e0_0 .net *"_ivl_37", 4 0, L_0000023d1185bb50;  1 drivers
v0000023d11859d20_0 .net *"_ivl_40", 0 0, L_0000023d1189ec50;  1 drivers
L_0000023d1189f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11858b00_0 .net/2u *"_ivl_42", 15 0, L_0000023d1189f7a8;  1 drivers
v0000023d11859000_0 .net *"_ivl_45", 15 0, L_0000023d1185c8a0;  1 drivers
v0000023d118595a0_0 .net *"_ivl_48", 0 0, L_0000023d1189f510;  1 drivers
v0000023d11858380_0 .net *"_ivl_5", 5 0, L_0000023d1185b6f0;  1 drivers
L_0000023d1189f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118590a0_0 .net/2u *"_ivl_50", 36 0, L_0000023d1189f7f0;  1 drivers
L_0000023d1189f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859640_0 .net/2u *"_ivl_52", 31 0, L_0000023d1189f838;  1 drivers
v0000023d11859140_0 .net *"_ivl_55", 4 0, L_0000023d1185cf80;  1 drivers
v0000023d11858ba0_0 .net *"_ivl_56", 36 0, L_0000023d1185d840;  1 drivers
v0000023d11859b40_0 .net *"_ivl_58", 36 0, L_0000023d1185da20;  1 drivers
v0000023d11859280_0 .net *"_ivl_62", 0 0, L_0000023d1189e710;  1 drivers
L_0000023d1189f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023d11859be0_0 .net/2u *"_ivl_64", 5 0, L_0000023d1189f880;  1 drivers
v0000023d11858560_0 .net *"_ivl_67", 5 0, L_0000023d1185c580;  1 drivers
v0000023d11858c40_0 .net *"_ivl_70", 0 0, L_0000023d1189e940;  1 drivers
L_0000023d1189f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118586a0_0 .net/2u *"_ivl_72", 57 0, L_0000023d1189f8c8;  1 drivers
L_0000023d1189f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118587e0_0 .net/2u *"_ivl_74", 31 0, L_0000023d1189f910;  1 drivers
v0000023d1185a4d0_0 .net *"_ivl_77", 25 0, L_0000023d1185d340;  1 drivers
v0000023d1185ab10_0 .net *"_ivl_78", 57 0, L_0000023d1185df20;  1 drivers
v0000023d1185c190_0 .net *"_ivl_8", 0 0, L_0000023d1189eb70;  1 drivers
v0000023d1185bf10_0 .net *"_ivl_80", 57 0, L_0000023d1185d980;  1 drivers
L_0000023d1189f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023d1185a390_0 .net/2u *"_ivl_84", 31 0, L_0000023d1189f958;  1 drivers
L_0000023d1189f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023d1185aa70_0 .net/2u *"_ivl_88", 5 0, L_0000023d1189f9a0;  1 drivers
v0000023d1185a570_0 .net *"_ivl_90", 0 0, L_0000023d1185ca80;  1 drivers
L_0000023d1189f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023d1185b5b0_0 .net/2u *"_ivl_92", 5 0, L_0000023d1189f9e8;  1 drivers
v0000023d1185b470_0 .net *"_ivl_94", 0 0, L_0000023d1185c620;  1 drivers
v0000023d1185bbf0_0 .net *"_ivl_97", 0 0, L_0000023d1189f190;  1 drivers
v0000023d1185bc90_0 .net *"_ivl_98", 47 0, L_0000023d1185d5c0;  1 drivers
v0000023d1185a6b0_0 .net "adderResult", 31 0, L_0000023d1185d2a0;  1 drivers
v0000023d1185bfb0_0 .net "address", 31 0, L_0000023d1185cbc0;  1 drivers
v0000023d1185abb0_0 .net "clk", 0 0, L_0000023d1189e630;  alias, 1 drivers
v0000023d1185a890_0 .var "cycles_consumed", 31 0;
v0000023d1185ac50_0 .net "extImm", 31 0, L_0000023d1185d480;  1 drivers
v0000023d1185b3d0_0 .net "funct", 5 0, L_0000023d1185c800;  1 drivers
v0000023d1185a9d0_0 .net "hlt", 0 0, v0000023d11827140_0;  1 drivers
v0000023d1185b290_0 .net "imm", 15 0, L_0000023d1185c3a0;  1 drivers
v0000023d1185b510_0 .net "immediate", 31 0, L_0000023d118f86a0;  1 drivers
v0000023d1185c050_0 .net "input_clk", 0 0, v0000023d1185b1f0_0;  1 drivers
v0000023d1185a7f0_0 .net "instruction", 31 0, L_0000023d1185ce40;  1 drivers
v0000023d1185b830_0 .net "memoryReadData", 31 0, v0000023d11855800_0;  1 drivers
v0000023d1185c0f0_0 .net "nextPC", 31 0, L_0000023d1185db60;  1 drivers
v0000023d1185b0b0_0 .net "opcode", 5 0, L_0000023d1185bdd0;  1 drivers
v0000023d1185a930_0 .net "rd", 4 0, L_0000023d1185b970;  1 drivers
v0000023d1185a750_0 .net "readData1", 31 0, L_0000023d1189ee10;  1 drivers
v0000023d1185acf0_0 .net "readData1_w", 31 0, L_0000023d118f9460;  1 drivers
v0000023d1185a2f0_0 .net "readData2", 31 0, L_0000023d1189f2e0;  1 drivers
v0000023d1185a610_0 .net "rs", 4 0, L_0000023d1185bab0;  1 drivers
v0000023d1185ad90_0 .net "rst", 0 0, v0000023d1185b650_0;  1 drivers
v0000023d1185ae30_0 .net "rt", 4 0, L_0000023d1185e100;  1 drivers
v0000023d1185aed0_0 .net "shamt", 31 0, L_0000023d1185d8e0;  1 drivers
v0000023d1185af70_0 .net "wire_instruction", 31 0, L_0000023d1189e8d0;  1 drivers
v0000023d1185bd30_0 .net "writeData", 31 0, L_0000023d118f8740;  1 drivers
v0000023d1185b010_0 .net "zero", 0 0, L_0000023d118f91e0;  1 drivers
L_0000023d1185b6f0 .part L_0000023d1185ce40, 26, 6;
L_0000023d1185bdd0 .functor MUXZ 6, L_0000023d1185b6f0, L_0000023d1189f5f8, L_0000023d1189efd0, C4<>;
L_0000023d1185be70 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189f688;
L_0000023d1185b790 .part L_0000023d1185ce40, 11, 5;
L_0000023d1185b8d0 .functor MUXZ 5, L_0000023d1185b790, L_0000023d1189f6d0, L_0000023d1185be70, C4<>;
L_0000023d1185b970 .functor MUXZ 5, L_0000023d1185b8d0, L_0000023d1189f640, L_0000023d1189eb70, C4<>;
L_0000023d1185ba10 .part L_0000023d1185ce40, 21, 5;
L_0000023d1185bab0 .functor MUXZ 5, L_0000023d1185ba10, L_0000023d1189f718, L_0000023d1189f200, C4<>;
L_0000023d1185bb50 .part L_0000023d1185ce40, 16, 5;
L_0000023d1185e100 .functor MUXZ 5, L_0000023d1185bb50, L_0000023d1189f760, L_0000023d1189ed30, C4<>;
L_0000023d1185c8a0 .part L_0000023d1185ce40, 0, 16;
L_0000023d1185c3a0 .functor MUXZ 16, L_0000023d1185c8a0, L_0000023d1189f7a8, L_0000023d1189ec50, C4<>;
L_0000023d1185cf80 .part L_0000023d1185ce40, 6, 5;
L_0000023d1185d840 .concat [ 5 32 0 0], L_0000023d1185cf80, L_0000023d1189f838;
L_0000023d1185da20 .functor MUXZ 37, L_0000023d1185d840, L_0000023d1189f7f0, L_0000023d1189f510, C4<>;
L_0000023d1185d8e0 .part L_0000023d1185da20, 0, 32;
L_0000023d1185c580 .part L_0000023d1185ce40, 0, 6;
L_0000023d1185c800 .functor MUXZ 6, L_0000023d1185c580, L_0000023d1189f880, L_0000023d1189e710, C4<>;
L_0000023d1185d340 .part L_0000023d1185ce40, 0, 26;
L_0000023d1185df20 .concat [ 26 32 0 0], L_0000023d1185d340, L_0000023d1189f910;
L_0000023d1185d980 .functor MUXZ 58, L_0000023d1185df20, L_0000023d1189f8c8, L_0000023d1189e940, C4<>;
L_0000023d1185cbc0 .part L_0000023d1185d980, 0, 32;
L_0000023d1185e060 .arith/sum 32, v0000023d11854fe0_0, L_0000023d1189f958;
L_0000023d1185ca80 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189f9a0;
L_0000023d1185c620 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189f9e8;
L_0000023d1185d5c0 .concat [ 32 16 0 0], L_0000023d1185cbc0, L_0000023d1189fa30;
L_0000023d1185c940 .concat [ 6 26 0 0], L_0000023d1185bdd0, L_0000023d1189fa78;
L_0000023d1185cda0 .cmp/eq 32, L_0000023d1185c940, L_0000023d1189fac0;
L_0000023d1185d020 .cmp/eq 6, L_0000023d1185c800, L_0000023d1189fb08;
L_0000023d1185cc60 .concat [ 32 16 0 0], L_0000023d1189ee10, L_0000023d1189fb50;
L_0000023d1185c760 .concat [ 32 16 0 0], v0000023d11854fe0_0, L_0000023d1189fb98;
L_0000023d1185dac0 .part L_0000023d1185c3a0, 15, 1;
LS_0000023d1185de80_0_0 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_4 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_8 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_12 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_16 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_20 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_24 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_0_28 .concat [ 1 1 1 1], L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0, L_0000023d1185dac0;
LS_0000023d1185de80_1_0 .concat [ 4 4 4 4], LS_0000023d1185de80_0_0, LS_0000023d1185de80_0_4, LS_0000023d1185de80_0_8, LS_0000023d1185de80_0_12;
LS_0000023d1185de80_1_4 .concat [ 4 4 4 4], LS_0000023d1185de80_0_16, LS_0000023d1185de80_0_20, LS_0000023d1185de80_0_24, LS_0000023d1185de80_0_28;
L_0000023d1185de80 .concat [ 16 16 0 0], LS_0000023d1185de80_1_0, LS_0000023d1185de80_1_4;
L_0000023d1185c9e0 .concat [ 16 32 0 0], L_0000023d1185c3a0, L_0000023d1185de80;
L_0000023d1185cb20 .arith/sum 48, L_0000023d1185c760, L_0000023d1185c9e0;
L_0000023d1185d660 .functor MUXZ 48, L_0000023d1185cb20, L_0000023d1185cc60, L_0000023d1189e860, C4<>;
L_0000023d1185d160 .functor MUXZ 48, L_0000023d1185d660, L_0000023d1185d5c0, L_0000023d1189f190, C4<>;
L_0000023d1185d2a0 .part L_0000023d1185d160, 0, 32;
L_0000023d1185db60 .functor MUXZ 32, L_0000023d1185e060, L_0000023d1185d2a0, v0000023d11854d60_0, C4<>;
L_0000023d1185ce40 .functor MUXZ 32, L_0000023d1189e8d0, L_0000023d1189fc28, L_0000023d1189eda0, C4<>;
L_0000023d1185d0c0 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189fd00;
L_0000023d1185d200 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189fd48;
L_0000023d1185d3e0 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189fd90;
L_0000023d1185e1a0 .concat [ 16 16 0 0], L_0000023d1185c3a0, L_0000023d1189fdd8;
L_0000023d1185dd40 .part L_0000023d1185c3a0, 15, 1;
LS_0000023d1185dde0_0_0 .concat [ 1 1 1 1], L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40;
LS_0000023d1185dde0_0_4 .concat [ 1 1 1 1], L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40;
LS_0000023d1185dde0_0_8 .concat [ 1 1 1 1], L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40;
LS_0000023d1185dde0_0_12 .concat [ 1 1 1 1], L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40, L_0000023d1185dd40;
L_0000023d1185dde0 .concat [ 4 4 4 4], LS_0000023d1185dde0_0_0, LS_0000023d1185dde0_0_4, LS_0000023d1185dde0_0_8, LS_0000023d1185dde0_0_12;
L_0000023d1185dfc0 .concat [ 16 16 0 0], L_0000023d1185c3a0, L_0000023d1185dde0;
L_0000023d1185d480 .functor MUXZ 32, L_0000023d1185dfc0, L_0000023d1185e1a0, L_0000023d1189e780, C4<>;
L_0000023d1185d520 .concat [ 6 26 0 0], L_0000023d1185bdd0, L_0000023d1189fe20;
L_0000023d1185d700 .cmp/eq 32, L_0000023d1185d520, L_0000023d1189fe68;
L_0000023d1185c300 .cmp/eq 6, L_0000023d1185c800, L_0000023d1189feb0;
L_0000023d118f8a60 .cmp/eq 6, L_0000023d1185c800, L_0000023d1189fef8;
L_0000023d118f77a0 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d1189ff40;
L_0000023d118f8b00 .functor MUXZ 32, L_0000023d1185d480, L_0000023d1189ff88, L_0000023d118f77a0, C4<>;
L_0000023d118f86a0 .functor MUXZ 32, L_0000023d118f8b00, L_0000023d1185d8e0, L_0000023d1189f350, C4<>;
L_0000023d118f8880 .concat [ 6 26 0 0], L_0000023d1185bdd0, L_0000023d1189ffd0;
L_0000023d118f87e0 .cmp/eq 32, L_0000023d118f8880, L_0000023d118a0018;
L_0000023d118f8560 .cmp/eq 6, L_0000023d1185c800, L_0000023d118a0060;
L_0000023d118f8420 .cmp/eq 6, L_0000023d1185c800, L_0000023d118a00a8;
L_0000023d118f7840 .cmp/eq 6, L_0000023d1185bdd0, L_0000023d118a00f0;
L_0000023d118f89c0 .functor MUXZ 32, L_0000023d1189ee10, v0000023d11854fe0_0, L_0000023d118f7840, C4<>;
L_0000023d118f9460 .functor MUXZ 32, L_0000023d118f89c0, L_0000023d1189f2e0, L_0000023d1189e7f0, C4<>;
S_0000023d117c5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023d11818260 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023d1189eb00 .functor NOT 1, v0000023d11827d20_0, C4<0>, C4<0>, C4<0>;
v0000023d11826c40_0 .net *"_ivl_0", 0 0, L_0000023d1189eb00;  1 drivers
v0000023d11826100_0 .net "in1", 31 0, L_0000023d1189f2e0;  alias, 1 drivers
v0000023d11827a00_0 .net "in2", 31 0, L_0000023d118f86a0;  alias, 1 drivers
v0000023d11827640_0 .net "out", 31 0, L_0000023d118f93c0;  alias, 1 drivers
v0000023d11827500_0 .net "s", 0 0, v0000023d11827d20_0;  alias, 1 drivers
L_0000023d118f93c0 .functor MUXZ 32, L_0000023d118f86a0, L_0000023d1189f2e0, L_0000023d1189eb00, C4<>;
S_0000023d114b69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023d11890090 .param/l "RType" 0 4 2, C4<000000>;
P_0000023d118900c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023d11890100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023d11890138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023d11890170 .param/l "and_" 0 4 5, C4<100100>;
P_0000023d118901a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023d118901e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023d11890218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023d11890250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023d11890288 .param/l "j" 0 4 12, C4<000010>;
P_0000023d118902c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023d118902f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023d11890330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023d11890368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023d118903a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023d118903d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023d11890410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023d11890448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023d11890480 .param/l "slt" 0 4 5, C4<101010>;
P_0000023d118904b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023d118904f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023d11890528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023d11890560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023d11890598 .param/l "sw" 0 4 8, C4<101011>;
P_0000023d118905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023d11890608 .param/l "xori" 0 4 8, C4<001110>;
v0000023d118270a0_0 .var "ALUOp", 3 0;
v0000023d11827d20_0 .var "ALUSrc", 0 0;
v0000023d11826ce0_0 .var "MemReadEn", 0 0;
v0000023d11826e20_0 .var "MemWriteEn", 0 0;
v0000023d11827be0_0 .var "MemtoReg", 0 0;
v0000023d118273c0_0 .var "RegDst", 0 0;
v0000023d11826f60_0 .var "RegWriteEn", 0 0;
v0000023d11827000_0 .net "funct", 5 0, L_0000023d1185c800;  alias, 1 drivers
v0000023d11827140_0 .var "hlt", 0 0;
v0000023d118271e0_0 .net "opcode", 5 0, L_0000023d1185bdd0;  alias, 1 drivers
v0000023d11826600_0 .net "rst", 0 0, v0000023d1185b650_0;  alias, 1 drivers
E_0000023d11818da0 .event anyedge, v0000023d11826600_0, v0000023d118271e0_0, v0000023d11827000_0;
S_0000023d114b6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023d118183e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023d1189e8d0 .functor BUFZ 32, L_0000023d1185dca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d11827280_0 .net "Data_Out", 31 0, L_0000023d1189e8d0;  alias, 1 drivers
v0000023d11827320 .array "InstMem", 0 1023, 31 0;
v0000023d11827460_0 .net *"_ivl_0", 31 0, L_0000023d1185dca0;  1 drivers
v0000023d118262e0_0 .net *"_ivl_3", 9 0, L_0000023d1185c440;  1 drivers
v0000023d118266a0_0 .net *"_ivl_4", 11 0, L_0000023d1185cd00;  1 drivers
L_0000023d1189fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d118276e0_0 .net *"_ivl_7", 1 0, L_0000023d1189fbe0;  1 drivers
v0000023d11827aa0_0 .net "addr", 31 0, v0000023d11854fe0_0;  alias, 1 drivers
v0000023d11827b40_0 .var/i "i", 31 0;
L_0000023d1185dca0 .array/port v0000023d11827320, L_0000023d1185cd00;
L_0000023d1185c440 .part v0000023d11854fe0_0, 0, 10;
L_0000023d1185cd00 .concat [ 10 2 0 0], L_0000023d1185c440, L_0000023d1189fbe0;
S_0000023d117c53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023d1189ee10 .functor BUFZ 32, L_0000023d1185c4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023d1189f2e0 .functor BUFZ 32, L_0000023d1185cee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d11826740_0 .net *"_ivl_0", 31 0, L_0000023d1185c4e0;  1 drivers
v0000023d118267e0_0 .net *"_ivl_10", 6 0, L_0000023d1185c6c0;  1 drivers
L_0000023d1189fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d118054c0_0 .net *"_ivl_13", 1 0, L_0000023d1189fcb8;  1 drivers
v0000023d11804520_0 .net *"_ivl_2", 6 0, L_0000023d1185dc00;  1 drivers
L_0000023d1189fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d11855440_0 .net *"_ivl_5", 1 0, L_0000023d1189fc70;  1 drivers
v0000023d118551c0_0 .net *"_ivl_8", 31 0, L_0000023d1185cee0;  1 drivers
v0000023d11855f80_0 .net "clk", 0 0, L_0000023d1189e630;  alias, 1 drivers
v0000023d11854720_0 .var/i "i", 31 0;
v0000023d11855580_0 .net "readData1", 31 0, L_0000023d1189ee10;  alias, 1 drivers
v0000023d11854540_0 .net "readData2", 31 0, L_0000023d1189f2e0;  alias, 1 drivers
v0000023d11855260_0 .net "readRegister1", 4 0, L_0000023d1185bab0;  alias, 1 drivers
v0000023d11855a80_0 .net "readRegister2", 4 0, L_0000023d1185e100;  alias, 1 drivers
v0000023d118558a0 .array "registers", 31 0, 31 0;
v0000023d118545e0_0 .net "rst", 0 0, v0000023d1185b650_0;  alias, 1 drivers
v0000023d11855c60_0 .net "we", 0 0, v0000023d11826f60_0;  alias, 1 drivers
v0000023d11854360_0 .net "writeData", 31 0, L_0000023d118f8740;  alias, 1 drivers
v0000023d11855120_0 .net "writeRegister", 4 0, L_0000023d1185d7a0;  alias, 1 drivers
E_0000023d118186e0/0 .event negedge, v0000023d11826600_0;
E_0000023d118186e0/1 .event posedge, v0000023d11855f80_0;
E_0000023d118186e0 .event/or E_0000023d118186e0/0, E_0000023d118186e0/1;
L_0000023d1185c4e0 .array/port v0000023d118558a0, L_0000023d1185dc00;
L_0000023d1185dc00 .concat [ 5 2 0 0], L_0000023d1185bab0, L_0000023d1189fc70;
L_0000023d1185cee0 .array/port v0000023d118558a0, L_0000023d1185c6c0;
L_0000023d1185c6c0 .concat [ 5 2 0 0], L_0000023d1185e100, L_0000023d1189fcb8;
S_0000023d117c5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023d117c53d0;
 .timescale 0 0;
v0000023d11826560_0 .var/i "i", 31 0;
S_0000023d117ae550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023d118157a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023d1189f120 .functor NOT 1, v0000023d118273c0_0, C4<0>, C4<0>, C4<0>;
v0000023d11854860_0 .net *"_ivl_0", 0 0, L_0000023d1189f120;  1 drivers
v0000023d118542c0_0 .net "in1", 4 0, L_0000023d1185e100;  alias, 1 drivers
v0000023d118554e0_0 .net "in2", 4 0, L_0000023d1185b970;  alias, 1 drivers
v0000023d11855300_0 .net "out", 4 0, L_0000023d1185d7a0;  alias, 1 drivers
v0000023d11854a40_0 .net "s", 0 0, v0000023d118273c0_0;  alias, 1 drivers
L_0000023d1185d7a0 .functor MUXZ 5, L_0000023d1185b970, L_0000023d1185e100, L_0000023d1189f120, C4<>;
S_0000023d117ae6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023d11816060 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023d1189ea20 .functor NOT 1, v0000023d11827be0_0, C4<0>, C4<0>, C4<0>;
v0000023d118547c0_0 .net *"_ivl_0", 0 0, L_0000023d1189ea20;  1 drivers
v0000023d118559e0_0 .net "in1", 31 0, v0000023d118556c0_0;  alias, 1 drivers
v0000023d11854680_0 .net "in2", 31 0, v0000023d11855800_0;  alias, 1 drivers
v0000023d118544a0_0 .net "out", 31 0, L_0000023d118f8740;  alias, 1 drivers
v0000023d11854b80_0 .net "s", 0 0, v0000023d11827be0_0;  alias, 1 drivers
L_0000023d118f8740 .functor MUXZ 32, v0000023d11855800_0, v0000023d118556c0_0, L_0000023d1189ea20, C4<>;
S_0000023d117f3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023d117f3390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023d117f33c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000023d117f3400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023d117f3438 .param/l "OR" 0 9 12, C4<0011>;
P_0000023d117f3470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023d117f34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023d117f34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023d117f3518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023d117f3550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023d117f3588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023d117f35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023d117f35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023d118a0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d118553a0_0 .net/2u *"_ivl_0", 31 0, L_0000023d118a0138;  1 drivers
v0000023d11855b20_0 .net "opSel", 3 0, v0000023d118270a0_0;  alias, 1 drivers
v0000023d11854900_0 .net "operand1", 31 0, L_0000023d118f9460;  alias, 1 drivers
v0000023d11855620_0 .net "operand2", 31 0, L_0000023d118f93c0;  alias, 1 drivers
v0000023d118556c0_0 .var "result", 31 0;
v0000023d118549a0_0 .net "zero", 0 0, L_0000023d118f91e0;  alias, 1 drivers
E_0000023d11815520 .event anyedge, v0000023d118270a0_0, v0000023d11854900_0, v0000023d11827640_0;
L_0000023d118f91e0 .cmp/eq 32, v0000023d118556c0_0, L_0000023d118a0138;
S_0000023d117db890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023d11891660 .param/l "RType" 0 4 2, C4<000000>;
P_0000023d11891698 .param/l "add" 0 4 5, C4<100000>;
P_0000023d118916d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023d11891708 .param/l "addu" 0 4 5, C4<100001>;
P_0000023d11891740 .param/l "and_" 0 4 5, C4<100100>;
P_0000023d11891778 .param/l "andi" 0 4 8, C4<001100>;
P_0000023d118917b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023d118917e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023d11891820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023d11891858 .param/l "j" 0 4 12, C4<000010>;
P_0000023d11891890 .param/l "jal" 0 4 12, C4<000011>;
P_0000023d118918c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023d11891900 .param/l "lw" 0 4 8, C4<100011>;
P_0000023d11891938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023d11891970 .param/l "or_" 0 4 5, C4<100101>;
P_0000023d118919a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023d118919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023d11891a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000023d11891a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000023d11891a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000023d11891ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023d11891af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023d11891b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000023d11891b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000023d11891ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023d11891bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000023d11854d60_0 .var "PCsrc", 0 0;
v0000023d11855760_0 .net "funct", 5 0, L_0000023d1185c800;  alias, 1 drivers
v0000023d11854ae0_0 .net "opcode", 5 0, L_0000023d1185bdd0;  alias, 1 drivers
v0000023d11854c20_0 .net "operand1", 31 0, L_0000023d1189ee10;  alias, 1 drivers
v0000023d11855d00_0 .net "operand2", 31 0, L_0000023d118f93c0;  alias, 1 drivers
v0000023d11854cc0_0 .net "rst", 0 0, v0000023d1185b650_0;  alias, 1 drivers
E_0000023d11815d60/0 .event anyedge, v0000023d11826600_0, v0000023d118271e0_0, v0000023d11855580_0, v0000023d11827640_0;
E_0000023d11815d60/1 .event anyedge, v0000023d11827000_0;
E_0000023d11815d60 .event/or E_0000023d11815d60/0, E_0000023d11815d60/1;
S_0000023d117dba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023d11854e00 .array "DataMem", 0 1023, 31 0;
v0000023d11854ea0_0 .net "address", 31 0, v0000023d118556c0_0;  alias, 1 drivers
v0000023d11854f40_0 .net "clock", 0 0, L_0000023d1189f3c0;  1 drivers
v0000023d11854400_0 .net "data", 31 0, L_0000023d1189f2e0;  alias, 1 drivers
v0000023d11856020_0 .var/i "i", 31 0;
v0000023d11855800_0 .var "q", 31 0;
v0000023d11855940_0 .net "rden", 0 0, v0000023d11826ce0_0;  alias, 1 drivers
v0000023d11855ee0_0 .net "wren", 0 0, v0000023d11826e20_0;  alias, 1 drivers
E_0000023d11815320 .event posedge, v0000023d11854f40_0;
S_0000023d11891c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023d117c5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023d11815920 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023d11855bc0_0 .net "PCin", 31 0, L_0000023d1185db60;  alias, 1 drivers
v0000023d11854fe0_0 .var "PCout", 31 0;
v0000023d11855080_0 .net "clk", 0 0, L_0000023d1189e630;  alias, 1 drivers
v0000023d11855da0_0 .net "rst", 0 0, v0000023d1185b650_0;  alias, 1 drivers
    .scope S_0000023d117db890;
T_0 ;
    %wait E_0000023d11815d60;
    %load/vec4 v0000023d11854cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023d11854d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023d11854ae0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023d11854c20_0;
    %load/vec4 v0000023d11855d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023d11854ae0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023d11854c20_0;
    %load/vec4 v0000023d11855d00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023d11854ae0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023d11854ae0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023d11854ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023d11855760_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023d11854d60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023d11891c20;
T_1 ;
    %wait E_0000023d118186e0;
    %load/vec4 v0000023d11855da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023d11854fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023d11855bc0_0;
    %assign/vec4 v0000023d11854fe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023d114b6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d11827b40_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023d11827b40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023d11827b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %load/vec4 v0000023d11827b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d11827b40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11827320, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023d114b69c0;
T_3 ;
    %wait E_0000023d11818da0;
    %load/vec4 v0000023d11826600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023d11827140_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023d11826e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023d11827be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023d11826ce0_0, 0;
    %assign/vec4 v0000023d118273c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023d11827140_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023d118270a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023d11827d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023d11826f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023d11826e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023d11827be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023d11826ce0_0, 0, 1;
    %store/vec4 v0000023d118273c0_0, 0, 1;
    %load/vec4 v0000023d118271e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827140_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d118273c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %load/vec4 v0000023d11827000_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d118273c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023d118273c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827be0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11826e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d11827d20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023d118270a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023d117c53d0;
T_4 ;
    %wait E_0000023d118186e0;
    %fork t_1, S_0000023d117c5560;
    %jmp t_0;
    .scope S_0000023d117c5560;
t_1 ;
    %load/vec4 v0000023d118545e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d11826560_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023d11826560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023d11826560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d118558a0, 0, 4;
    %load/vec4 v0000023d11826560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d11826560_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023d11855c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023d11854360_0;
    %load/vec4 v0000023d11855120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d118558a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d118558a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023d117c53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023d117c53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d11854720_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023d11854720_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023d11854720_0;
    %ix/getv/s 4, v0000023d11854720_0;
    %load/vec4a v0000023d118558a0, 4;
    %ix/getv/s 4, v0000023d11854720_0;
    %load/vec4a v0000023d118558a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023d11854720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d11854720_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023d117f3200;
T_6 ;
    %wait E_0000023d11815520;
    %load/vec4 v0000023d11855b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %add;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %sub;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %and;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %or;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %xor;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %or;
    %inv;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023d11854900_0;
    %load/vec4 v0000023d11855620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023d11855620_0;
    %load/vec4 v0000023d11854900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023d11854900_0;
    %ix/getv 4, v0000023d11855620_0;
    %shiftl 4;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023d11854900_0;
    %ix/getv 4, v0000023d11855620_0;
    %shiftr 4;
    %assign/vec4 v0000023d118556c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023d117dba20;
T_7 ;
    %wait E_0000023d11815320;
    %load/vec4 v0000023d11855940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023d11854ea0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023d11854e00, 4;
    %assign/vec4 v0000023d11855800_0, 0;
T_7.0 ;
    %load/vec4 v0000023d11855ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023d11854400_0;
    %ix/getv 3, v0000023d11854ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11854e00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023d117dba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d11856020_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023d11856020_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023d11856020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d11854e00, 0, 4;
    %load/vec4 v0000023d11856020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d11856020_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023d117dba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d11856020_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023d11856020_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023d11856020_0;
    %load/vec4a v0000023d11854e00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023d11856020_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023d11856020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d11856020_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023d117c5d10;
T_10 ;
    %wait E_0000023d118186e0;
    %load/vec4 v0000023d1185ad90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023d1185a890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023d1185a890_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023d1185a890_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023d1181edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d1185b1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d1185b650_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023d1181edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023d1185b1f0_0;
    %inv;
    %assign/vec4 v0000023d1185b1f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023d1181edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d1185b650_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d1185b650_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023d1185b330_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
