prepare	,	V_767
DISPPLANE_TILED	,	V_260
FW_BLC2	,	V_478
drm_vblank_put	,	F_358
SDVOC	,	V_790
SDVOB	,	V_787
intel_alloc_context_page	,	F_419
SNB_CPU_FENCE_ENABLE	,	V_198
pipeconf	,	V_530
state_string	,	F_33
g4x_compute_srwm	,	F_241
PIPEDSL	,	F_29
INIT_DELAYED_WORK	,	F_126
intel_pin_and_fence_fb_obj	,	F_133
DPFC_RECOMP_TIMER_COUNT_SHIFT	,	V_180
TRANS_VTOTAL	,	F_181
assert_pch_hdmi_disabled	,	F_66
FDI_RX_CTL	,	F_42
gen6_update_ring_freq	,	F_444
DPLL_FPA01_P1_POST_DIV_MASK	,	V_699
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_559
"dot out of range\n"	,	L_9
cursor_width	,	V_646
BCS	,	V_757
size	,	V_223
"SR watermark: display plane %d, cursor %d\n"	,	L_84
drm_i915_get_pipe_from_crtc_id	,	V_770
"overclocking supported, adjusting frequency max to %dMHz\n"	,	L_171
init_clock_gating	,	V_1018
IS_845G	,	F_302
max_freq	,	V_892
DISPPLANE_SEL_PIPE_MASK	,	V_101
cancel_delayed_work	,	F_123
I915_GEM_PHYS_CURSOR_1	,	V_664
I915_GEM_PHYS_CURSOR_0	,	V_663
drm_crtc_helper_set_mode	,	F_330
GFP_ATOMIC	,	V_1055
PCH_DP_D	,	V_125
PCH_DP_C	,	V_123
"cancelling pending FBC enable\n"	,	L_38
err_most	,	V_64
PCH_DP_B	,	V_121
"display watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_102
i85x_init_clock_gating	,	F_457
queue_flip	,	V_762
d	,	V_1023
e	,	V_729
i	,	V_99
INTEL_OUTPUT_HDMI	,	V_27
"cursor watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_103
DP_PLL_FREQ_270MHZ	,	V_285
DSPFW_HPLL_SR_EN	,	V_460
m	,	V_39
n	,	V_45
assert_fdi_rx_disabled	,	F_86
ironlake_teardown_rc6	,	F_462
p	,	V_41
q	,	V_1026
blue	,	V_671
x	,	V_249
timeval_to_ns	,	F_354
y	,	V_162
tv_usec	,	V_738
MEMMODE_FSTART_MASK	,	V_824
FDI_LINK_TRAIN_AUTO	,	V_308
HTOTAL	,	F_176
SNB_READ_WM3_LATENCY	,	F_259
DSPFW2	,	V_457
DSPFW3	,	V_409
intel_calculate_wm	,	F_226
dither	,	V_607
Start	,	V_250
i8xx_disable_fbc	,	F_99
WM0_PIPEA_ILK	,	V_491
pp_reg	,	V_86
CURSOR_ENABLE	,	V_631
FDI_PLL_FB_CLOCK_MASK	,	V_7
intel_framebuffer_create	,	F_317
trace_i915_flip_complete	,	F_362
FP1	,	F_272
FP0	,	F_268
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_300
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_551
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_701
intel_gen6_queue_flip	,	F_373
spin_unlock_irqrestore	,	F_347
framedur_ns	,	V_736
_CURABASE	,	V_629
MEMMODE_FMAX_MASK	,	V_821
lcfuse	,	V_858
single_plane_enabled	,	F_243
intel_encoder_prepare	,	F_209
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_600
vga_reg	,	V_1033
intel_pxfreq	,	F_437
FBC_CTL_PERIODIC	,	V_163
drm_kms_helper_poll_fini	,	F_487
i9xx_update_wm	,	F_246
intel_limits_i8xx_lvds	,	V_37
entries_required	,	V_394
"failed to disable transcoder\n"	,	L_30
cacheline_size	,	V_396
"we currently only support 64x64 cursors\n"	,	L_130
tlb_miss	,	V_440
"failed to release fence for cursor"	,	L_134
GEN6_PM_RP_UP_THRESHOLD	,	V_935
LVDS_VSYNC_POLARITY	,	V_578
GC_DISPLAY_CLOCK_MASK	,	V_367
DPLL_VCO_ENABLE	,	V_80
dev_private	,	V_5
port_sel	,	V_108
ILK_PABSTRETCH_DIS	,	V_972
CURSOR_MODE_64_ARGB_AX	,	V_636
intel_encoder_is_pch_edp	,	F_173
PCH_DSPCLK_GATE_D	,	V_958
MI_FLUSH	,	V_1016
is_crt	,	V_535
DSPFW1	,	V_417
ns_to_timeval	,	F_355
cur_pipe	,	V_100
GEN6_RP_INTERRUPT_LIMITS	,	V_914
"Unknown FSB/MEM found, disable CxSR\n"	,	L_76
IS_I915GM	,	F_131
"intel_choose_pipe_bpp returned invalid value %d\n"	,	L_128
"probing DP_B\n"	,	L_156
"  VBLANK: %08x\n"	,	L_193
has_reduced_clock	,	V_532
tmp	,	V_314
event_lock	,	V_724
FDI_PCDCLK	,	V_312
"  VTOTAL: %08x\n"	,	L_192
p2_slow	,	V_59
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_16
mode_config	,	V_49
cursor_wm	,	V_435
g4x_update_wm	,	F_242
stall_watermark	,	V_170
PIPE_VBLANK_INTERRUPT_STATUS	,	V_68
"FDI RX PLL assertion failure, should be active but is disabled\n"	,	L_19
I915_READ_CTL	,	F_169
GEN6_PMIIR	,	V_853
"m out of range\n"	,	L_6
DRM_INFO	,	F_269
drm_helper_disable_unused_functions	,	F_332
VGA_RSRC_LEGACY_IO	,	V_1036
srwm	,	V_461
ironlake_disable_fbc	,	F_113
intel_decrease_pllclock	,	F_341
FDI_TX_ENABLE	,	V_81
pineview_cursor_hplloff_wm	,	V_427
"  STRIDE: %08x\n"	,	L_197
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_301
fbc_wm	,	V_481
crtc_vtotal	,	V_584
ILK_VSDPFD_FULL	,	V_961
INTEL_OUTPUT_SDVO	,	V_30
MI_WAIT_FOR_PLANE_A_FLIP	,	V_750
intel_mode_funcs	,	V_1042
"plane %c assertion failure, should be active but is disabled\n"	,	L_22
GC_DISPLAY_CLOCK_333_MHZ	,	V_368
sandybridge_cursor_wm_info	,	V_505
crtc_hsync_start	,	V_592
intel_crtc_page_flip	,	F_379
DP_A	,	V_281
DP_B	,	V_789
DPFC_CTL_PLANEA	,	V_168
"upclocking LVDS\n"	,	L_144
DP_C	,	V_791
DP_D	,	V_792
snb_b_fdi_train_param	,	V_306
FBC_LL_SIZE	,	V_152
crtc_vsync_start	,	V_588
to_intel_crtc	,	F_102
FDI_LINK_TRAIN_PATTERN_1	,	V_299
FDI_LINK_TRAIN_PATTERN_2	,	V_302
this_err	,	V_61
FP_M1_DIV_SHIFT	,	V_691
GEN6_PMIER	,	V_850
PLL_REF_INPUT_TVCLKINBC	,	V_563
line_time_us	,	V_437
"bad pxval: %ld\n"	,	L_168
nlanes	,	V_378
GEN6_RC_CTL_RC6_ENABLE	,	V_909
fbc_ctl	,	V_136
i8xx_enable_fbc	,	F_100
DP_PLL_FREQ_160MHZ	,	V_284
DE_PCU_EVENT	,	V_844
"failed to find known CxSR latency "	,	L_177
QUIRK_PIPEA_FORCE	,	V_132
spin_lock_irq	,	F_435
pipe	,	V_66
RAMCLK_GATE_D	,	V_980
SNB_READ_WM0_LATENCY	,	F_256
intel_crtc_load_lut	,	F_193
PIPECONF	,	F_28
crtc_htotal	,	V_362
cfb_pitch	,	V_149
"DSPFW1 register is %x\n"	,	L_80
DSTATE_PLL_D3_OFF	,	V_993
DSPARB_CSTART_SHIFT	,	V_413
old_fb_obj	,	V_726
pipe_name	,	F_46
GC_CLOCK_166_250	,	V_374
planeb_wm	,	V_447
disable_pch_hdmi	,	F_97
cursor_visible	,	V_627
FBC_CTL_FENCE_DBL	,	V_157
IS_CRESTLINE	,	F_135
"failed to allocate framebuffer for load-detection\n"	,	L_140
LEAVE_ATOMIC_MODE_SET	,	V_271
list_for_each_entry	,	F_14
DSPCLK_GATE_D	,	V_984
"FDI train done\n"	,	L_68
"using SSC reference clock of %d MHz\n"	,	L_117
intel_finish_page_flip	,	F_363
intel_sanitize_modesetting	,	F_386
latency	,	V_405
i9xx_get_fifo_size	,	F_231
FDI_LINK_TRAIN_NONE	,	V_288
busy	,	V_717
FDI_PHASE_SYNC_OVR	,	F_154
dsparb	,	V_411
update_wm	,	V_509
lane	,	V_604
min_width	,	V_1040
crtc_vblank_end	,	V_586
ironlake_update_wm	,	F_252
DSPFW_CURSORB_SHIFT	,	V_455
PLL_P1_DIVIDE_BY_TWO	,	V_561
default_wm	,	V_399
DSSUNIT_CLOCK_GATE_DISABLE	,	V_983
"mode too large for compression, disabling\n"	,	L_49
"m2 out of range\n"	,	L_3
cursor_hpll_disable	,	V_428
"Plane [%d]:\n"	,	L_195
i915_update_gfx_val	,	F_343
FP_M2_DIV_SHIFT	,	V_695
I965_RCC_CLOCK_GATE_DISABLE	,	V_985
DPFC_CONTROL	,	V_182
IS_ERR	,	F_329
DPLS_EDP_PPS_FIX_DIS	,	V_1000
wm_info	,	V_465
ADPA_PIPE_SELECT_MASK	,	V_120
DRM_MODE_DPMS_STANDBY	,	V_342
display_wm	,	V_441
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_329
PXVFREQ_PX_SHIFT	,	V_828
intel_unpin_work_fn	,	F_350
reduced_clock	,	V_526
state	,	V_77
file_priv	,	V_740
drm_vblank_pre_modeset	,	F_293
i855_get_display_clock_speed	,	F_222
intel_crtc_mode_fixup	,	F_214
LVDS_A3_POWER_MASK	,	V_519
intel_PLL_is_valid	,	F_15
intel_edp_link_config	,	F_279
ctx	,	V_797
drm_mode_object_find	,	F_395
min_freq	,	V_891
IS_I945GM	,	F_103
adjusted_mode	,	V_360
"plane not 0, disabling compression\n"	,	L_50
ironlake_crtc_disable	,	F_195
assert_pch_refclk_enabled	,	F_52
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_582
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_558
VFMUNIT_CLOCK_GATE_DISABLE	,	V_957
i855_wm_info	,	V_471
ironlake_set_drps	,	F_424
"applying pipe a force quirk\n"	,	L_182
TRANS_DP_CTL	,	F_57
FBC_CTL_INTERVAL_SHIFT	,	V_166
MEMMODE_FMIN_MASK	,	V_823
DPARBUNIT_CLOCK_GATE_DISABLE	,	V_952
vstart	,	V_811
ironlake_disable_rc6	,	F_463
FBC_CTL_CPU_FENCE	,	V_159
PIPE_LINK_M1	,	F_290
MARIUNIT_CLOCK_GATE_DISABLE	,	V_954
MI_DISPLAY_FLIP	,	V_753
found	,	V_63
ILK_DISPLAY_CHICKEN_FUSES	,	V_781
BUG	,	F_136
pos	,	V_642
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_95
intel_limits_g4x_hdmi	,	V_29
DREF_SSC_SOURCE_MASK	,	V_104
release_fb	,	V_685
idle_work	,	V_719
intel_clear_scanline_wait	,	F_167
intel_cancel_fbc_work	,	F_122
drm_mode_crtc_set_gamma_size	,	F_390
GEN6_RC_CONTROL	,	V_894
min_delay	,	V_830
FBC_BAD_PLANE	,	V_233
FDI_TX_CTL	,	F_40
cwm	,	V_468
intel_limits_pineview_sdvo	,	V_35
tvbl	,	V_732
intel_limits_g4x_dual_channel_lvds	,	V_25
PIPE_LINK_N1	,	F_291
VRHUNIT_CLOCK_GATE_DISABLE	,	V_948
PCH_DPLL	,	F_38
DISPLAY_PLANE_ENABLE	,	V_98
intel_fbc_enabled	,	F_115
source	,	V_1062
align	,	V_662
intel_default_queue_flip	,	F_378
err_interruptible	,	V_247
LVDS_ENABLE_DITHER	,	V_574
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_289
atomic_clear_mask	,	F_359
TRANS_AUTOTRAIN_GEN_STALL_DIS	,	V_1001
DRM_MODE_FLAG_PHSYNC	,	V_328
"eDP PLL enable for clock %d\n"	,	L_62
GEN6_PMINTRMSK	,	V_849
pre	,	V_857
ibx_init_clock_gating	,	F_459
ironlake_check_srwm	,	F_250
IS_I865G	,	F_303
intel_crtc_idle_timer	,	F_340
"Unknown DPLL mode %08x in programmed "	,	L_142
GEN6_RC_CTL_HW_ENABLE	,	V_910
GEN6_RP_MEDIA_IS_GFX	,	V_923
FW_BLC_SELF_EN_MASK	,	V_473
KHz	,	F_281
GEN6_PMIMR	,	V_939
g4x_compute_wm0	,	F_238
intel_modeset_init	,	F_481
rgvmodectl	,	V_806
intel_modeset_vga_set_state	,	F_497
intel_gpu_idle_timer	,	F_336
TU_SIZE_MASK	,	V_311
"FIFO watermarks For pipe B -"	,	L_108
intel_crtc_driving_pch	,	F_172
"on"	,	L_12
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_930
crtc_hsync_end	,	V_593
ironlake_init_clock_gating	,	F_447
kzalloc	,	F_125
PORT_TRANS_B_SEL_CPT	,	V_615
intel_wait_ring_idle	,	F_466
PF_FILTER_MED_3x3	,	V_336
vdisplay	,	V_231
SDEW	,	V_861
GEN6_RP_USE_NORMAL_FREQ	,	V_922
start	,	V_673
"framebuffer not tiled or fenced, disabling compression\n"	,	L_51
display_bpc	,	V_516
hsync	,	V_705
"buffer is to small\n"	,	L_131
SOUTH_CHICKEN2	,	V_999
SOUTH_CHICKEN1	,	V_294
"-+"	,	L_122
PORT_TRANS_SEL_MASK	,	V_115
DSPFW_CURSOR_SR_SHIFT	,	V_423
PXWL	,	V_880
BEGIN_LP_RING	,	F_367
intel_crtc	,	V_148
"mode incompatible with compression, "	,	L_47
intel_limits_ironlake_dual_lvds	,	V_17
"swapping pipes &amp; planes for FBC\n"	,	L_151
DPFC_RECOMP_CTL	,	V_177
list_empty	,	F_337
TRANSDATA_N1	,	F_284
fmax	,	V_808
drm_encoder_cleanup	,	F_213
VSYNC	,	F_186
MI_NOOP	,	V_752
intel_disable_pll	,	F_74
pwrctx	,	V_1003
DRM_DEBUG_DRIVER	,	F_262
display_latency_ns	,	V_431
intel_enable_pch_pll	,	F_76
destroy	,	V_688
intel_user_framebuffer_create	,	F_418
"PLL state assertion failure (expected %s, current %s)\n"	,	L_14
"framebuffer too large, disabling "	,	L_45
DRIVER_MODESET	,	V_722
scaling_factor	,	V_943
assert_pll_enabled	,	F_88
primary	,	V_272
i945_wm_info	,	V_469
I915_FIFO_LINE_SIZE	,	V_462
sandybridge_cursor_srwm_info	,	V_507
DISPPLANE_SEL_PIPE_SHIFT	,	V_102
"FIFO size - (0x%08x) %s: %d\n"	,	L_77
"m1 &lt;= m2\n"	,	L_5
PF_ENABLE	,	V_335
CURSOR_X_SHIFT	,	V_648
intel_limits_g4x_sdvo	,	V_31
intel_helper_funcs	,	V_766
TRANS_HTOTAL	,	F_175
tiling_mode	,	V_234
pxw	,	V_859
TRANSDATA_M1	,	F_283
"FDI_RX_IIR 0x%x\n"	,	L_63
cxsr_latency	,	V_400
sr_latency_ns	,	V_445
small	,	V_443
display_sr	,	V_416
dstate	,	V_991
intel_disable_transcoder	,	F_84
is_pch_port	,	V_332
DREF_SUPERSPREAD_SOURCE_ENABLE	,	V_602
load_detect_mode	,	V_686
intel_disable_plane	,	F_95
latency_ns	,	V_393
DPLL_DVO_HIGH_SPEED	,	V_552
cursor_y	,	V_641
i915_disable_vga	,	F_476
cursor_x	,	V_640
ILK_DPFC_CONTROL	,	V_188
fail_unpin	,	V_661
IS_BROADWATER	,	F_134
"disabled FBC\n"	,	L_35
FBC_STOLEN_TOO_SMALL	,	V_224
init_pch_clock_gating	,	V_1019
i915_gem_alloc_object	,	F_324
"Disabling pch HDMI %x on pipe %d\n"	,	L_32
SUPPORTS_INTEGRATED_DP	,	F_408
g4x_wm_info	,	V_451
I915_WRITE16	,	F_426
WM3_LP_ILK	,	V_494
"Failed to read display plane latency. "	,	L_176
i845_update_cursor	,	F_297
pipe_to_crtc_mapping	,	V_744
p2_fast	,	V_58
fdi_link_train	,	V_317
htotal	,	V_436
MEMMODE_FSTART_SHIFT	,	V_825
CURSIZE	,	V_667
pch_port	,	V_135
LVDS_HSYNC_POLARITY	,	V_576
"crtc %d/%d dpms off\n"	,	L_72
FP_M2_DIV_MASK	,	V_697
DPFC_RECOMP_STALL_WM_SHIFT	,	V_179
temp	,	V_283
GC_LOW_FREQUENCY_ENABLE	,	V_366
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_698
refclk	,	V_10
intel_fbc_work	,	V_204
WARN_ON	,	F_420
"failed to alloc power context, RC6 disabled\n"	,	L_162
dspclk_gate	,	V_947
FBC_MODULE_PARAM	,	V_222
intel_ring_buffer	,	V_238
funcs	,	V_687
intel_crtc_destroy	,	F_345
pending_flip_queue	,	V_268
last_line	,	V_72
TRANS_DP_PORT_SEL_NONE	,	V_338
GEN6_RC6pp_THRESHOLD	,	V_906
den	,	V_377
gmch_ctrl	,	V_1050
stride	,	V_1058
intel_fbc_work_fn	,	F_116
"failed to enable transcoder %d\n"	,	L_29
dev	,	V_2
SUPPORTS_TV	,	F_410
PLL_REF_INPUT_DREFCLK	,	V_565
getrawmonotonic	,	F_431
intel_limit_t	,	T_2
drm_framebuffer_init	,	F_416
fmin	,	V_809
GEN6_FREQUENCY	,	F_442
ARRAY_SIZE	,	F_229
intel_release_load_detect_pipe	,	F_331
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_303
is_dvo	,	V_534
active	,	V_333
intel_crtc_funcs	,	V_765
"m1 out of range\n"	,	L_4
g4x_cursor_wm_info	,	V_452
DSPPOS	,	F_275
"disabling CxSR\n"	,	L_179
I915_READ16	,	F_425
FP_N_PINEVIEW_DIV_MASK	,	V_692
busaddr	,	V_666
MEMINT_EVAL_CHG_EN	,	V_834
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_556
"clamping display bpc (was %d) to LVDS (%d)\n"	,	L_110
pci_read_config_word	,	F_220
i85x_get_fifo_size	,	F_232
"watermark %d: display plane %d, fbc lines %d,"	,	L_99
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_560
""	,	L_185
"FDI train 1 fail!\n"	,	L_65
hdisplay	,	V_230
DISPPLANE_32BPP_NO_ALPHA	,	V_259
plane_sr	,	V_450
assert_pch_ports_disabled	,	F_67
pixel_size	,	V_392
"cursor cannot be tiled\n"	,	L_132
i9xx_crtc_commit	,	F_206
IS_GEN2	,	F_11
GPU_IDLE_TIMEOUT	,	V_716
DEIMR	,	V_846
i915_get_display_clock_speed	,	F_217
cur_freq	,	V_890
ironlake_fdi_link_train	,	F_156
"timeout waiting for pcode mailbox to finish\n"	,	L_170
IS_GEN7	,	F_483
wait_for	,	F_24
IS_GEN4	,	F_472
IS_GEN3	,	F_391
IS_GEN6	,	F_112
drm_vblank_get	,	F_382
IS_GEN5	,	F_2
subsystem_device	,	V_1030
"compression\n"	,	L_46
"%d display pipe%s available.\n"	,	L_183
"  SIZE: %08x\n"	,	L_198
"cursor %d\n"	,	L_91
DISPPLANE_16BPP	,	V_258
INTEL_OUTPUT_LVDS	,	V_12
vblank	,	V_1064
PXVFREQ_PX_MASK	,	V_827
crtc_vblank_start	,	V_585
vsync_end	,	V_712
jiffies	,	V_74
"flip queue: crtc already busy\n"	,	L_150
"scheduling delayed FBC enable\n"	,	L_39
pending_flip_obj	,	V_727
MI_SAVE_EXT_STATE_EN	,	V_1013
OVRUNIT_CLOCK_GATE_DISABLE	,	V_981
i830_init_clock_gating	,	F_458
drm_crtc_cleanup	,	F_349
plane_name	,	F_50
GEN6_RC1_WAKE_RATE_LIMIT	,	V_895
i915_gem_object_finish_gpu	,	F_149
timeval	,	V_730
i915_gem_object_pin	,	F_422
lvds_downclock_avail	,	V_545
info	,	V_83
FW_BLC	,	V_477
DRM_MODE_FLAG_NHSYNC	,	V_575
sandybridge_display_srwm_info	,	V_506
best_clock	,	V_56
lvds_reg	,	V_65
GEN6_PM_MBOX_EVENT	,	V_932
vga_get_uninterruptible	,	F_477
assert_fdi_tx_disabled	,	F_85
gcfgc	,	V_363
FDI_FE_ERRC_ENABLE	,	V_293
intel_update_fbc	,	F_129
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_23
FDI_RX_CHICKEN	,	F_158
TRANS_DP_ENH_FRAMING	,	V_327
i9xx_crtc_enable	,	F_200
intel_gen4_queue_flip	,	F_372
DEIIR	,	V_845
cancel_work_sync	,	F_348
"Disable CxSR\n"	,	L_175
RING_MAX_IDLE	,	F_440
intel_get_cxsr_latency	,	F_228
assert_fdi_tx_enabled	,	F_80
i865_get_display_clock_speed	,	F_221
crtc_vsync_end	,	V_587
assert_transcoder_disabled	,	F_53
intel_crtc_dpms_overlay	,	F_198
plane_wm	,	V_434
MEMCTL_FREQ_SHIFT	,	V_804
vidfreq	,	V_854
VGA_SR_DATA	,	V_1038
PCI_ANY_ID	,	V_1029
"Changing LVDS panel from "	,	L_123
intel_wait_for_vblank	,	F_21
GEN6_RC_CTL_EI_MODE	,	F_441
TRANS_HSYNC	,	F_179
"downclocking LVDS\n"	,	L_146
ENOMEM	,	V_657
pipeB_h	,	V_352
intel_prepare_page_flip	,	F_365
PEW	,	V_865
RSX_STATUS_MASK	,	V_1007
hook	,	V_1031
vtot	,	V_706
"pipe_off wait timed out\n"	,	L_11
pitch	,	V_153
intel_get_pipe_from_crtc_id	,	F_394
m_n	,	V_382
IS_G33	,	F_266
DISP_FBC_WM_DIS	,	V_484
intel_crt_init	,	F_403
"stuck trying to change perf mode\n"	,	L_167
"enabling CxSR downclocking\n"	,	L_125
"cursor: %d\n"	,	L_107
TRANSA_DPLL_ENABLE	,	V_319
encoder	,	V_51
"enabled fbc on plane %d\n"	,	L_37
DSPSTRIDE	,	F_141
DPFC_FENCE_YOFF	,	V_181
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_555
MEMINT_CX_SUPR_EN	,	V_833
intel_fb	,	V_145
interval	,	V_141
cfb_y	,	V_212
hpllcc	,	V_370
intel_crtc_fb_gamma_get	,	F_315
vga_put	,	F_480
intel_enable_transcoder	,	F_78
dot	,	V_46
DEIER	,	V_843
list_add_tail	,	F_356
"FDI train done.\n"	,	L_69
"Self-refresh is enabled\n"	,	L_82
FBC_STATUS	,	V_139
file	,	V_652
MEMINT_EVAL_CHG	,	V_842
cursor_addr	,	V_643
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_178
GEN6_PCODE_READY	,	V_928
ILK_LP0_CURSOR_LATENCY	,	V_490
line_count	,	V_438
pineview_cursor_wm	,	V_420
max	,	V_54
"disabling CxSR downclocking\n"	,	L_126
"FIFO watermarks - A: %d, B: %d\n"	,	L_93
DISPPLANE_GAMMA_ENABLE	,	V_566
pipeB_y	,	V_277
pipeB_x	,	V_276
pipeB_w	,	V_351
ironlake_compute_m_n	,	F_225
FBC_STAT_COMPRESSING	,	V_140
TRANSCODER_MASK	,	V_116
pineview_display_wm	,	V_415
gen6_enable_rps	,	F_439
FBC_FENCE_OFF	,	V_161
gen6_gt_force_wake_get	,	F_109
DPFC_CPU_FENCE_OFFSET	,	V_199
__work	,	V_203
DPLL_MODE_MASK	,	V_700
i915_enable_fbc	,	V_221
QUIRK_LVDS_SSC_DISABLE	,	V_512
vsync_start	,	V_711
tv_sec	,	V_737
gen6_disable_rps	,	F_434
intel_limits_pineview_lvds	,	V_34
"Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n"	,	L_88
err_unpin	,	V_248
intel_display_capture_error_state	,	F_499
MCPPCE_EN	,	V_813
line_size	,	V_442
rps_lock	,	V_851
intel_clock_t	,	T_3
intel_framebuffer_create_for_mode	,	F_323
"Disabling pch dp %x on pipe %d\n"	,	L_31
TSE	,	V_815
ironlake_disable_drps	,	F_432
pipe_from_crtc_id	,	V_771
filp	,	V_796
VGA_SR_INDEX	,	V_1037
"called with no initialization\n"	,	L_152
"fbc disabled per module param\n"	,	L_44
entries	,	V_439
intel_quirks	,	V_1024
ADPA_DAC_ENABLE	,	V_119
g4x_check_srwm	,	F_240
intel_connector_attach_encoder	,	F_495
position	,	V_1057
i965_cursor_wm_info	,	V_464
LVDS_PORT_EN	,	V_117
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_26
drm_get_connector_name	,	F_327
PWRCTXA	,	V_1004
"forcing bpc to 12 for HDMI\n"	,	L_113
tmp_crtc	,	V_215
drm_mode_object	,	V_772
GEN6_RP_UP_THRESHOLD	,	V_915
"2"	,	L_181
intel_watermark_params	,	V_389
mem	,	V_404
tnow	,	V_731
"no output, disabling\n"	,	L_42
IS_G4X	,	F_9
pineview_disable_cxsr	,	F_230
subsystem_vendor	,	V_1028
find_pll	,	V_544
DPFC_CHICKEN	,	V_175
PIPE_12BPC	,	V_611
MI_DISPLAY_FLIP_I915	,	V_754
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_369
master	,	V_273
PIPE_8BPC	,	V_609
cpufreq_quick_get_max	,	F_445
"3"	,	L_180
container_of	,	F_117
"No FB bound\n"	,	L_58
ironlake_crtc_commit	,	F_208
drm_file	,	V_651
DISPLAY_RATE_SELECT_FPA1	,	V_689
"Setting FIFO watermarks - A: %d\n"	,	L_98
LVDS_CLKB_POWER_MASK	,	V_14
intel_encoder_destroy	,	F_211
"preparing flip with no unpin work?\n"	,	L_149
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_291
MEMCTL_SFCAVM	,	V_805
VGA_DISP_DISABLE	,	V_1039
commit	,	V_768
has_edp_a	,	F_398
GEN6_AGGRESSIVE_TURBO	,	V_911
"FDI train 1 done.\n"	,	L_64
GEN6_RC6_THRESHOLD	,	V_904
intel_crtc_gamma_set	,	F_316
intel_encoder_clones	,	F_397
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_955
MI_SET_CONTEXT	,	V_1011
ironlake_update_plane	,	F_143
fdi_m_n	,	V_381
height	,	V_645
"memory self refresh enabled\n"	,	L_96
intel_crtc_fb_gamma_set	,	F_314
LP_RING	,	F_168
intel_ring_emit	,	F_376
to_intel_encoder	,	F_212
FW_BLC_SELF_FIFO_MASK	,	V_476
DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_950
flip_mask	,	V_747
freq	,	V_855
cpt_init_clock_gating	,	F_460
intel_g4x_limit	,	F_6
seq_printf	,	F_502
cpt_phase_pointer_disable	,	F_165
max_ia_freq	,	V_942
min	,	V_53
dpms_mode	,	V_347
ironlake_crtc_enable	,	F_188
VF_UNIT_CLOCK_GATE_DISABLE	,	V_977
CURSOR_GAMMA_ENABLE	,	V_632
drm_i915_private	,	V_3
SUPPORTS_DIGITAL_OUTPUTS	,	F_406
CURSOR_FORMAT_ARGB	,	V_633
ironlake_cursor_srwm_info	,	V_498
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_557
DSPSIZE	,	F_274
drm_get_encoder_name	,	F_328
DSPFW_PLANEB_SHIFT	,	V_456
intel_clock	,	F_13
intel_limit	,	F_7
cleanup_objs	,	V_760
cursor_latency_ns	,	V_433
RENCLK_GATE_D2	,	V_976
intel_enable_fbc	,	F_124
DPFC_CTL_PLANEB	,	V_169
RENCLK_GATE_D1	,	V_975
drm_mode_debug_printmodeline	,	F_267
TRANS_HBLANK	,	F_177
DPFC_SR_EN	,	V_172
i830_wm_info	,	V_479
fifo_size	,	V_391
I915_TILING_NONE	,	V_242
vsync	,	V_707
"timeout waiting for pcode mailbox to become idle\n"	,	L_169
master_priv	,	V_267
i915_gem_attach_phys_object	,	F_309
intel_overlay_switch_off	,	F_199
"Prepared flip multiple times\n"	,	L_148
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_305
enable_fbc	,	V_208
intel_user_framebuffer_destroy	,	F_412
intel_dp_set_m_n	,	F_270
intel_idle_update	,	F_342
"no plane for crtc\n"	,	L_59
i9xx_crtc_disable	,	F_201
drm_mode_fb_cmd	,	V_675
"panel assertion failure, pipe %c regs locked\n"	,	L_20
index_mask	,	V_777
possible_clones	,	V_794
ironlake_crtc_prepare	,	F_207
DEUC	,	V_986
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_21
do_gettimeofday	,	F_352
driver_priv	,	V_274
hblank	,	V_1063
ifb	,	V_679
DPLL_VGA_MODE_DIS	,	V_547
PINEVIEW_SELF_REFRESH_EN	,	V_410
cursora_wm	,	V_448
GEN6_PM_THERMAL_EVENT	,	V_933
base	,	V_52
quirks	,	V_131
FW_BLC_SELF_EN	,	V_454
"LVDS clock/downclock\n"	,	L_120
OUT_RING	,	F_368
IS_IVYBRIDGE	,	F_152
DSPFW_SR_MASK	,	V_418
FBC_CTL_PLANEA	,	V_154
FBC_CTL_PLANEB	,	V_155
fbc_work	,	V_207
enable	,	V_345
LVDS_B0B3_POWER_UP	,	V_572
I915_NUM_RINGS	,	V_900
dpms	,	V_348
PCH_PP_CONTROL	,	V_90
val	,	V_78
regno	,	V_672
dpll	,	V_527
fstart	,	V_810
work	,	V_205
assert_pch_dp_disabled	,	F_65
PIPE_DATA_M1	,	F_164
MEMCTL_CMD_SHIFT	,	V_803
fail	,	V_658
DPFC_CTL_FENCE_EN	,	V_174
intel_init_emon	,	F_438
intel_ironlake_limit	,	F_4
i915_gem_object_put_fence	,	F_308
FP_M2_PINEVIEW_DIV_MASK	,	V_694
GEN6_PCODE_DATA	,	V_929
ironlake_display_srwm_info	,	V_497
WM1_LP_FBC_SHIFT	,	V_501
ENODEV	,	V_758
"vblank wait timed out\n"	,	L_10
ILK_LP0_PLANE_LATENCY	,	V_488
PIPE_DATA_N1	,	F_289
I915_READ	,	F_3
LVDS_A0A2_CLKA_POWER_UP	,	V_570
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_18
phys_obj	,	V_665
intel_limits_ironlake_dual_lvds_100m	,	V_16
assert_pch_pll	,	F_37
DPFC_CTL_LIMIT_1X	,	V_173
PXW	,	V_869
gpu_freq	,	V_940
DSL_LINEMASK	,	V_75
"setting pipe bpc to %d (max display bpc %d)\n"	,	L_116
update_plane	,	V_264
gen6_init_clock_gating	,	F_449
DSPTILEOFF	,	F_142
event	,	V_734
MEMCTL_CMD_CHFREQ	,	V_802
pch_pf_pos	,	V_337
vco	,	V_44
DPFC_RESERVED	,	V_189
drm_framebuffer_cleanup	,	F_413
intel_dvo_init	,	F_409
fdi_reduce_ratio	,	F_224
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_310
dpfc_ctl	,	V_171
udelay	,	F_73
intel_init_display	,	F_468
GEN6_RC1e_THRESHOLD	,	V_903
"failed to move cursor bo into the GTT\n"	,	L_133
"  TILEOFF: %08x\n"	,	L_202
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_599
clock_in_khz	,	V_388
assert_planes_disabled	,	F_51
MEMCTL_CMD_STS	,	V_801
"n out of range\n"	,	L_7
UINT_MAX	,	V_517
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_25
intel_disable_pch_pll	,	F_77
FBC_CTL_EN	,	V_138
IS_I945G	,	F_247
drm_i915_private_t	,	T_6
TRANS_DP_SYNC_MASK	,	V_324
cfb_size	,	V_151
i9xx_update_plane	,	F_140
"A"	,	L_79
offset	,	V_746
gen6_set_rps	,	F_433
IVB_VRHUNIT_CLK_GATE	,	V_974
VGACNTRL	,	V_1035
i9xx_update_cursor	,	F_298
edp	,	V_522
sequence	,	V_735
intel_crtc_wait_for_pending_flips	,	F_171
TRANSCODER	,	F_60
intel_get_load_detect_pipe	,	F_326
CURCNTR	,	F_299
LVDS	,	V_24
intel_update_watermarks	,	F_189
schedule_work	,	F_361
TRANS_ENABLE	,	V_107
htot	,	V_704
I965_RCZ_CLOCK_GATE_DISABLE	,	V_987
"B"	,	L_78
TRANS_CHICKEN2	,	F_461
max_delay	,	V_829
intel_limits_g4x_single_channel_lvds	,	V_26
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_331
drm_gem_object_lookup	,	F_307
FDI_RX_ENABLE	,	V_82
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_304
"  ADDR: %08x\n"	,	L_200
HAS_FW_BLC	,	F_248
inb	,	F_479
CRTC_IDLE_TIMEOUT	,	V_720
intel_g4x_find_best_PLL	,	F_18
GC_CLOCK_133_200	,	V_372
" plane %d, cursor: %d\n"	,	L_109
"probing SDVOC\n"	,	L_157
FBC_NOT_TILED	,	V_237
intel_hdmi_init	,	F_405
drm_i915_master_private	,	V_266
GEN6_RC_IDLE_HYSTERSIS	,	V_899
GEN6_PM_RP_DOWN_TIMEOUT	,	V_934
ironlake_set_pll_edp	,	F_150
i915_panel_use_ssc	,	V_511
ironlake_update_pch_refclk	,	F_277
RING_WAIT	,	V_315
DEW	,	V_866
has_edp_encoder	,	V_594
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_27
DRM_MODE_FLAG_DBLSCAN	,	V_228
crtc_id	,	V_774
crtc_mask	,	V_793
CURSOR_FORMAT_MASK	,	V_630
HAS_eDP	,	V_21
unpin_work	,	V_725
WM0_PIPEB_ILK	,	V_493
vid	,	V_868
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_946
fbdev	,	V_678
clone_mask	,	V_779
"self-refresh entries: %d, wm: %d\n"	,	L_89
VBLANK	,	F_184
ILK_DSPCLK_GATE	,	V_962
mode_fits_in_fbdev	,	F_325
ILK_FBC_RT_BASE	,	V_194
quirk_pipea_force	,	F_473
fb_base	,	V_1045
crtc_funcs	,	V_354
drm_mode_set_name	,	F_335
ILK_FBC_RT_VALID	,	V_196
i945_get_display_clock_speed	,	F_216
CURSOR_POS_SIGN	,	V_647
"FBC idle timed out\n"	,	L_34
I965_RCPB_CLOCK_GATE_DISABLE	,	V_988
obj_to_crtc	,	F_396
gt_perf_status	,	V_886
ILK_DPFC_DIS1	,	V_966
ILK_DPFC_DIS2	,	V_967
is_tv	,	V_537
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_998
FDI_PLL_BIOS_0	,	V_6
i915_wm_info	,	V_470
GEN6_PM_RP_DOWN_EI_EXPIRED	,	V_938
tile_offset	,	V_1060
PIPESRC	,	F_276
drm_crtc	,	V_8
DISP_TILE_SURFACE_SWIZZLING	,	V_619
MEMSWCTL	,	V_800
RSX_STATUS_ON	,	V_1008
PF_WIN_POS	,	F_191
sandybridge_display_wm_info	,	V_504
"fbc watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_101
drm_i915_gem_object	,	V_146
num_connectors	,	V_525
ENOENT	,	V_656
intel_crtc_dpms	,	F_203
fwater_hi	,	V_467
PIPECONF_CXSR_DOWNCLOCK	,	V_581
I915_HAS_FBC	,	F_130
PLL_P2_DIVIDE_BY_4	,	V_562
"display watermark is too large(%d/%ld), disabling\n"	,	L_85
ILK_DPFD_CLK_GATE	,	V_973
i965_update_wm	,	F_245
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_601
cur_delay	,	V_831
GEN6_RP_DOWN_EI	,	V_918
intel_unregister_dsm_handler	,	F_488
GEN6_RP_UP_BUSY_AVG	,	V_925
i915_enable_rc6	,	V_907
fsb_freq	,	V_407
"Failed to get proper latency. "	,	L_174
DPFCUNIT_CLOCK_GATE_DISABLE	,	V_949
WM1_LP_SR_EN	,	V_499
lvds_downclock	,	V_546
red	,	V_669
FP_N_DIV_SHIFT	,	V_693
post	,	V_856
reg	,	V_70
ironlake_crtc_dpms	,	F_197
CPU_VGACNTRL	,	V_1034
finish	,	V_655
ret	,	V_241
TRANS_DP_BPC_MASK	,	V_325
intel_user_framebuffer_create_handle	,	F_414
intel_mode_get_pixel_multiplier	,	F_265
POSTING_READ	,	F_72
LVDS_PIPE	,	F_62
cfb_plane	,	V_209
intel_display_print_error_state	,	F_501
PF_CTL	,	F_190
alignment	,	V_240
GEN6_RC_SLEEP	,	V_902
"Unknown color depth %d\n"	,	L_56
atomic_add	,	F_383
drm_helper_mode_fill_fb_struct	,	F_417
GEN6_RP_DOWN_TIMEOUT	,	V_913
pci_write_config_word	,	F_498
ADVANCE_LP_RING	,	F_370
drm_gem_object_reference	,	F_381
DISPPLANE_8BPP	,	V_255
" plane %d, "	,	L_106
kmalloc	,	F_500
end	,	V_674
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_92
intel_fdi_link_freq	,	F_1
WM2_LP_ILK	,	V_495
MI_SUSPEND_FLUSH_EN	,	V_1010
FP_N_DIV_MASK	,	V_696
IS_PINEVIEW	,	F_10
"FDI train 2 fail!\n"	,	L_67
DRM_DEBUG	,	F_263
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_17
tries	,	V_295
ILK_eDP_A_DISABLE	,	V_782
ILK_DPARB_CLK_GATE	,	V_963
IS_I830	,	F_71
FBC_MODE_TOO_LARGE	,	V_232
gmch_m	,	V_384
DISP_ARB_CTL	,	V_483
intel_crtc_clock_get	,	F_333
to_delayed_work	,	F_118
gmch_n	,	V_385
agp	,	V_1046
ironlake_enable_rc6	,	F_465
setup_timer	,	F_393
max_width	,	V_1043
intel_limits_ironlake_single_lvds	,	V_19
drm_mode_config	,	V_48
assert_plane_enabled	,	F_48
PFIT_CONTROL	,	V_784
gen3_init_clock_gating	,	F_456
i830_get_fifo_size	,	F_234
out_disable	,	V_219
CURBASE	,	F_300
gen6_fdi_link_train	,	F_160
IS_IRONLAKE_M	,	F_448
intel_best_encoder	,	F_493
"Pipe [%d]:\n"	,	L_186
sandybridge_blit_fbc_update	,	F_108
FBC_NO_OUTPUT	,	V_220
cursor_needs_physical	,	V_659
g4x_disable_fbc	,	F_106
handle	,	V_653
GEN6_RC_EVALUATION_INTERVAL	,	V_898
I965_FBC_CLOCK_GATE_DISABLE	,	V_990
connector	,	V_515
"p out of range\n"	,	L_2
swreq	,	V_847
TRANS_VBLANK	,	F_183
i915_gem_detach_phys_object	,	F_310
intel_framebuffer_init	,	F_319
"cursor off\n"	,	L_129
"forcing bpc to 8 for HDMI\n"	,	L_114
pipeA_h	,	V_350
ILK_CLK_FBC	,	V_968
ivybridge_init_clock_gating	,	F_451
ironlake_compute_srwm	,	F_251
err	,	V_57
"framebuffer init failed %d\n"	,	L_161
assert_fdi_rx_pll_enabled	,	F_44
min_height	,	V_1041
PALETTE	,	F_295
PIPESTAT	,	F_22
TRANSCONF	,	F_54
trans_dp_ctl	,	V_111
intel_modeset_gem_init	,	F_484
FBC_MULTIPLE_PIPES	,	V_218
GEN6_GT_PERF_STATUS	,	V_887
ILK_READ_WM1_LATENCY	,	F_253
crtc_mode_set	,	V_620
mode	,	V_225
gtt_offset	,	V_195
intel_crtc_cursor_move	,	F_313
is_lvds	,	V_536
DPFC_CTL_PERSISTENT_MODE	,	V_190
GC_CLOCK_100_200	,	V_373
SNB_DPFC_CTL_SA	,	V_197
i9xx_crtc_prepare	,	F_205
intel_find_pll_ironlake_dp	,	F_19
drm_crtc_helper_funcs	,	V_353
I965_FIFO_SIZE	,	V_463
mod_timer	,	F_338
pipeA_y	,	V_279
pipeA_x	,	V_278
intel_crtc_disable	,	F_204
pipeA_w	,	V_349
struct_mutex	,	V_206
disable_pch_dp	,	F_96
gen6_gt_force_wake_put	,	F_110
OVCUNIT_CLOCK_GATE_DISABLE	,	V_982
wm_size	,	V_395
ironlake_fdi_pll_enable	,	F_162
DSPFW_CURSORA_SHIFT	,	V_459
DSPFW_HPLL_CURSOR_MASK	,	V_429
PIPECONF_DITHER_TYPE_MASK	,	V_617
lvds_sync	,	V_539
"probing DP_D\n"	,	L_160
FDI_TX_PLL_ENABLE	,	V_84
PANEL_UNLOCK_REGS	,	V_93
TRANS_STATE_ENABLE	,	V_134
intel_connector	,	V_1049
PIPECONF_DITHER_EN	,	V_616
DP_PLL_FREQ_MASK	,	V_282
PIPECONF_DITHER_TYPE_ST1	,	V_618
mmio_base	,	V_901
"fbc set to per-chip default\n"	,	L_43
GEN6_RC6_WAKE_RATE_LIMIT	,	V_896
GEN6_RC_CTL_RC6p_ENABLE	,	V_908
disable_fbc	,	V_214
intel_gen3_queue_flip	,	F_371
GEN6_RP_DOWN_IDLE_CONT	,	V_926
ring	,	V_313
DIV_ROUND_UP	,	F_227
broadwater_init_clock_gating	,	F_455
RCBMAXAVG	,	V_818
TRANSA_DPLLA_SEL	,	V_320
msleep	,	F_429
get_fifo_size	,	V_472
intel_panel_use_ssc	,	F_260
POSTING_READ16	,	F_427
DSTATE_GFX_CLOCK_GATING	,	V_994
SNB_FBC_MAX_SRWM	,	V_482
drm_core_check_feature	,	F_344
DSPCNTR	,	F_49
type_mask	,	V_776
GEN6_OFFSET	,	F_443
g4x_init_clock_gating	,	F_452
DRM_MODE_DPMS_OFF	,	V_344
ironlake_enable_drps	,	F_428
"unsupported depth, assuming 24 bits\n"	,	L_115
"FIFO watermark level: %ld\n"	,	L_75
PCH_LVDS	,	V_13
LCFUSE02	,	V_881
GFP_KERNEL	,	V_213
intel_finish_page_flip_plane	,	F_364
enable_stall_check	,	V_761
intel_limits_g4x_display_port	,	V_32
MHz	,	F_280
TRANSDPLINK_N1	,	F_286
pch_pf_size	,	V_334
intel_enable_pipe	,	F_87
planea_wm	,	V_446
CSIEW0	,	V_862
drm_mode_connector_attach_encoder	,	F_496
CSIEW1	,	V_863
intel_disable_fbc	,	F_128
pineview_update_wm	,	F_236
CSIEW2	,	V_864
mutex_unlock	,	F_120
"  SURF: %08x\n"	,	L_201
DPLL_MD	,	F_271
arg	,	V_713
intel_crtc_reset	,	F_387
dpd_is_edp	,	V_783
intel_attached_encoder	,	F_494
DSPADDR	,	F_91
i9xx_crtc_dpms	,	F_202
drm_vblank_off	,	F_196
seq_file	,	V_1065
"disabling\n"	,	L_48
TRANSDPLINK_M1	,	F_285
get_display_clock_speed	,	V_568
DSPSURF	,	F_92
drm_gem_object_unreference_unlocked	,	F_312
FDI_RX_IMR	,	F_157
RCBMINAVG	,	V_819
mutex_lock	,	F_119
rp_state_cap	,	V_884
ERR_PTR	,	F_318
pipelined	,	V_239
intel_crtc_init	,	F_388
mdelay	,	F_31
PORT_ENABLE	,	V_114
intel_disable_pipe	,	F_89
CURSOR_Y_SHIFT	,	V_650
"failed to downclock LVDS!\n"	,	L_147
dpa_ctl	,	V_280
IS_I85X	,	F_471
overlay	,	V_346
DPLLB_MODE_LVDS	,	V_548
WM1_LP_SR_SHIFT	,	V_502
intel_framebuffer_pitch_for_width	,	F_320
"failed to update base address\n"	,	L_61
WARN	,	F_36
"crtc %d/%d dpms on\n"	,	L_71
"(%chsync, %cvsync) to (%chsync, %cvsync)\n"	,	L_124
palreg	,	V_621
pci_dev	,	V_1022
pineview_clock	,	F_12
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_564
intel_pipe_set_base	,	F_146
DPFC_CTL_EN	,	V_183
intel_trans_dp_port_sel	,	F_187
INTEL_GMCH_VGA_DISABLE	,	V_1053
lowfreq_avail	,	V_580
FBC_UNSUPPORTED_MODE	,	V_229
"DSPFW3 register is %x\n"	,	L_81
MEMINTREN	,	V_832
DRM_MODE_FLAG_PVSYNC	,	V_330
"PCH PLL state assertion failure (expected %s, current %s)\n"	,	L_15
INTEL_OUTPUT_TVOUT	,	V_542
factor	,	V_606
outb	,	F_478
pipestat_reg	,	V_67
green	,	V_670
"Self-refresh is disabled\n"	,	L_83
SNB_READ_WM1_LATENCY	,	F_257
DP_DETECTED	,	V_780
target	,	V_55
sarea_priv	,	V_275
FDI_RX_IIR	,	F_159
intel_quirk	,	V_1025
GEN6_RP_CONTROL	,	V_920
I915_FENCE_REG_NONE	,	V_236
PIPECONF_DOUBLE_WIDE	,	V_569
adpa_pipe_enabled	,	F_63
HSYNC	,	F_180
VIDSTART	,	V_835
last_count1	,	V_837
DRM_MODE_FLAG_INTERLACE	,	V_227
last_count2	,	V_839
PWRCTX_EN	,	V_1017
max_height	,	V_1044
intel_gen2_queue_flip	,	F_366
drm_device	,	V_1
intel_sdvo_init	,	F_404
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_166
del_timer_sync	,	F_491
LVDS_A3_POWER_UP	,	V_520
intel_limits_ironlake_dac	,	V_23
assert_pipe	,	F_47
TRANSB_DPLL_ENABLE	,	V_321
link_m	,	V_386
crtc_vdisplay	,	V_583
link_n	,	V_387
crtc	,	V_9
HAS_PCH_IBX	,	F_82
intel_enable_plane	,	F_93
pipesrc	,	V_756
PAGE_SIZE	,	V_677
GEN6_PCODE_MAILBOX	,	V_927
GEN6_BLITTER_LOCK_SHIFT	,	V_187
i915gm_get_display_clock_speed	,	F_219
CURPOS	,	F_301
FDI_PHASE_SYNC_EN	,	F_155
FW_BLC_SELF	,	V_453
to_intel_bo	,	F_306
"Couldn't find PLL settings for mode!\n"	,	L_118
flags	,	V_226
"disable lvds on pipe %d val 0x%08x\n"	,	L_33
TRANS_VSYNC	,	F_185
I965_PIPECONF_ACTIVE	,	V_71
enabled	,	V_76
HBLANK	,	F_178
"failed to set-domain on power context: %d\n"	,	L_164
"  SRC: %08x\n"	,	L_188
GEN6_RPNSWREQ	,	V_848
drm_encoder_helper_funcs	,	V_357
pm_iir	,	V_852
assert_pch_pll_enabled	,	F_79
spin_unlock_irq	,	F_436
DPFC_RECOMP_STALL_EN	,	V_178
GS_UNIT_CLOCK_GATE_DISABLE	,	V_978
display	,	V_200
"no such CRTC id\n"	,	L_153
intel_setup_overlay	,	F_485
DSPARB_BEND_SHIFT	,	V_414
GC_CLOCK_CONTROL_MASK	,	V_371
intel_crtc_update_cursor	,	F_194
interruptible	,	V_246
I915_WRITE_CTL	,	F_170
intel_pipe_has_type	,	F_5
intel_init_clock_gating	,	F_467
ECR	,	V_860
DISPPLANE_32BPP_30BIT_NO_ALPHA	,	V_261
TRANSB_DPLLB_SEL	,	V_322
width	,	V_644
vtotal	,	V_710
"\n"	,	L_40
"memory self refresh disabled\n"	,	L_97
DISPPLANE_15_16BPP	,	V_257
"  HBLANK: %08x\n"	,	L_190
do_intel_finish_page_flip	,	F_351
IS_MOBILE	,	F_70
num	,	V_376
mode_cmd	,	V_676
"probing SDVOB\n"	,	L_154
"  POS: %08x\n"	,	L_199
ironlake_fbc_enabled	,	F_114
edp_bpc	,	V_521
visible	,	V_625
for_each_pipe	,	F_450
drm_pending_vblank_event	,	V_728
intel_limits_i8xx_dvo	,	V_38
"FIFO entries required for mode: %ld\n"	,	L_74
"  HTOTAL: %08x\n"	,	L_189
MEMINTRSTS	,	V_841
ffs	,	F_244
DSPFW_SR_SHIFT	,	V_419
MI_MM_SPACE_GTT	,	V_1012
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_614
intel_encoder_commit	,	F_210
HDMID	,	V_130
MEMMODE_FMAX_SHIFT	,	V_822
HDMIB	,	V_128
MLTR_ILK	,	V_1020
HDMIC	,	V_129
MI_WAIT_FOR_PLANE_B_FLIP	,	V_749
ironlake_cursor_wm_info	,	V_489
"creating tmp fb for load-detection\n"	,	L_138
"failed to pin power context: %d\n"	,	L_163
drm_connector	,	V_514
lvds_ssc_freq	,	V_543
intel_crtc_cursor_set	,	F_305
EG1	,	V_873
DSTATE_DOT_CLOCK_GATING	,	V_995
intel_framebuffer	,	V_144
EG0	,	V_872
PORT_TRANS_SEL_CPT	,	F_59
EG3	,	V_875
EG2	,	V_874
EG5	,	V_877
intel_fdi_normal_train	,	F_151
EG4	,	V_876
TRANSC_DPLLB_SEL	,	V_340
EG7	,	V_879
EG6	,	V_878
pcu_mbox	,	V_888
addr	,	V_654
drm_vblank_count_and_time	,	F_353
DRM_MODE_DPMS_SUSPEND	,	V_343
GEN6_RC_VIDEO_FREQ	,	V_912
intel_find_pll_g4x_dp	,	F_20
i915_gem_object_set_to_gtt_domain	,	F_423
drm_irq_uninstall	,	F_489
INTEL_OUTPUT_DISPLAYPORT	,	V_20
"more than one pipe active, disabling compression\n"	,	L_41
PCH_DREF_CONTROL	,	V_103
"reusing fbdev for load-detection framebuffer\n"	,	L_139
queue_work	,	F_339
"probing HDMI on SDVOC\n"	,	L_158
HAS_PIPE_CXSR	,	F_273
plane	,	V_97
IS_PINEVIEW_M	,	F_469
i915_gem_object_unpin	,	F_139
IS_PINEVIEW_G	,	F_237
last_time2	,	V_840
cntl	,	V_626
INTELFB_CONN_LIMIT	,	V_764
LCFUSE_HIV_MASK	,	V_883
last_time1	,	V_838
encoder_funcs	,	V_358
"clamping display bpc (was %d) to EDID reported max of %d\n"	,	L_112
SNB_CURSOR_MAX_SRWM	,	V_486
max_wm	,	V_398
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_287
PORT_DETECTED	,	V_785
intel_find_best_PLL	,	F_17
i9xx_misc_get_display_clock_speed	,	F_218
IS_I915G	,	F_470
PANEL_POWER_ON	,	V_92
HAS_PCH_SPLIT	,	F_8
diff	,	V_945
Offset	,	V_251
DSPARB	,	V_412
WM1_LP_LATENCY_SHIFT	,	V_500
intel_unpin_work	,	V_723
link_bw	,	V_605
is_desktop	,	V_401
intel_get_crtc_for_plane	,	F_239
LVDS_PIPEB_SELECT	,	V_94
TRANS_DP_PORT_SEL_MASK	,	V_112
idle_timer	,	V_715
PCH_ADPA	,	V_127
PCH_SDVOB	,	V_786
intel_init_quirks	,	F_475
"  CONF: %08x\n"	,	L_187
PIPE_BPC_MASK	,	V_133
EBUSY	,	V_759
DREF_NONSPREAD_SOURCE_ENABLE	,	V_596
INIT_WORK	,	F_380
ia_freq	,	V_941
is_ddr3	,	V_402
DSPFW_CURSOR_SR_MASK	,	V_422
"self-refresh entries: %d\n"	,	L_94
crtc_hblank_start	,	V_590
GEN6_RP_UP_EI	,	V_917
CURSOR_MODE	,	V_634
PCH_FP0	,	F_282
PCH_FP1	,	F_287
intel_mark_busy	,	F_304
fbc_enabled	,	V_201
DRM_DEBUG_KMS	,	F_25
"enabled FBC, pitch %d, yoff %d, plane %d, "	,	L_36
ILK_DPFC_RECOMP_CTL	,	V_192
"pcode write of freq table timed out\n"	,	L_172
err_unref	,	V_798
PMMISC	,	V_812
DP_PORT_EN	,	V_109
TRANS_DP_OUTPUT_ENABLE	,	V_326
IRONLAKE_FDI_FREQ	,	V_361
cursor_bo	,	V_668
fp2	,	V_529
"clamping display bpc (was %d) to eDP (%d)\n"	,	L_111
trans_dp_ctl_reg	,	V_110
target_clock	,	V_603
hdmi_pipe_enabled	,	F_58
DRM_ERROR	,	F_83
dot_limit	,	V_60
sandybridge_update_wm	,	F_255
drmmode_obj	,	V_773
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_971
fb	,	V_143
work_struct	,	V_202
cursor	,	V_432
SOUTH_DSPCLK_GATE_D	,	V_997
needs_tv_clock	,	V_540
fp	,	V_528
GEN6_RC6p_THRESHOLD	,	V_905
timeout	,	V_73
"  CNTR: %08x\n"	,	L_196
INTEL_OUTPUT_DVO	,	V_541
"vco out of range\n"	,	L_8
GC_CLOCK_100_133	,	V_375
WM3_LP_EN	,	V_508
"Cursor [%d]:\n"	,	L_203
counter	,	V_743
intel_dp_init	,	F_402
wait_event	,	F_147
obj	,	V_147
FDI_FS_ERRC_ENABLE	,	V_292
" cursor %d\n"	,	L_100
GEN6_RC_STATE	,	V_893
wedged	,	V_269
DSPFW_HPLL_CURSOR_SHIFT	,	V_430
crtc_hdisplay	,	V_589
bits_per_pixel	,	V_254
mutex_is_locked	,	F_421
dev_priv	,	V_4
MEMMODECTL	,	V_807
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_703
cursorb_wm	,	V_449
FDI_RX_SYMBOL_LOCK	,	V_296
FBC_CTL_STRIDE_SHIFT	,	V_165
id	,	V_211
intel_fb_funcs	,	V_795
PLL_REF_INPUT_MASK	,	V_702
I965_ISC_CLOCK_GATE_DISABLE	,	V_989
"Y tiled not allowed for scan out buffers\n"	,	L_54
intel_crtc_mode_set	,	F_292
intel_load_detect_pipe	,	V_680
large	,	V_444
surface	,	V_1059
FP_CB_TUNE	,	V_613
MI_RESTORE_EXT_STATE_EN	,	V_1014
FBC_TAG	,	V_156
fsb	,	V_403
DREF_NONSPREAD_SOURCE_MASK	,	V_105
i830_get_display_clock_speed	,	F_223
"failed to enable ironlake power power savings\n"	,	L_173
fail_locked	,	V_660
ILK_READ_WM2_LATENCY	,	F_254
"Different P is found for "	,	L_119
GCFGC	,	V_365
ALIGN	,	F_321
intel_limits_i9xx_lvds	,	V_36
ivb_manual_fdi_link_train	,	F_161
event_wait	,	V_742
u16	,	T_4
GEN6_RP_MEDIA_TURBO	,	V_921
PIPE_B	,	V_95
PIPE_A	,	V_88
"no pipe available for load-detect\n"	,	L_137
"cursor watermark is too large(%d/%ld), disabling\n"	,	L_86
crtc_hblank_end	,	V_591
drm_gem_object_unreference	,	F_311
m1	,	V_47
"Can't update pipe %c in SAREA\n"	,	L_73
m2	,	V_40
flush_scheduled_work	,	F_490
DRM_MODE_OBJECT_CRTC	,	V_775
"probing DP_C\n"	,	L_159
i8xx_fbc_enabled	,	F_104
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_553
intel_tv_init	,	F_411
"self-refresh watermark: display plane %d "	,	L_90
renderctx	,	V_1002
GEN6_BLITTER_FBC_NOTIFY	,	V_186
pxvidfreq	,	V_867
in_dbg_master	,	F_132
CURSOR_MODE_DISABLE	,	V_638
hsync_end	,	V_709
wake_up	,	F_360
possible_crtcs	,	V_684
event_list	,	V_741
pdev	,	V_364
drm_encoder	,	V_356
u32	,	T_1
PP_CONTROL	,	V_91
limit	,	V_11
"failed to set mode on load-detect pipe\n"	,	L_141
GEN6_RP_STATE_CAP	,	V_885
locked	,	V_89
mm	,	V_245
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_28
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_262
FDI_RX_BIT_LOCK	,	V_297
i845_get_fifo_size	,	F_233
level	,	V_480
"off"	,	L_13
ironlake_fdi_disable	,	F_166
WM1_LP_ILK	,	V_496
GEN6_RP_DOWN_THRESHOLD	,	V_916
num_pipe	,	V_1047
entry	,	V_778
"s"	,	L_184
"  BASE: %08x\n"	,	L_204
sr1	,	V_1032
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_554
spin_lock_irqsave	,	F_346
i915_powersave	,	V_216
DREF_SSC1_ENABLE	,	V_598
fbc_ctl2	,	V_150
intel_gen7_queue_flip	,	F_374
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_579
i9xx_crtc_mode_set	,	F_264
p1	,	V_42
p2	,	V_43
"Can't update plane %d in SAREA\n"	,	L_55
i915_gem_object_get_fence	,	F_138
drm_framebuffer	,	V_142
assert_pll	,	F_34
bpc	,	V_323
intel_limits_ironlake_single_lvds_100m	,	V_18
ok	,	V_531
schedule_delayed_work	,	F_127
on	,	V_639
bpp	,	V_523
bps	,	V_612
ILK_FBCQ_DIS	,	V_965
control	,	V_1056
intel_pipe_set_base_atomic	,	F_144
cleanup_pending	,	V_763
PXVFREQ_BASE	,	V_826
crestline_init_clock_gating	,	F_454
dspcntr	,	V_252
MI_RESTORE_INHIBIT	,	V_1015
RCUPEI	,	V_816
intel_increase_pllclock	,	F_145
pf	,	V_755
FDI_LINK_TRAIN_NONE_IVB	,	V_286
helper_private	,	V_355
GEN6_RP_ENABLE	,	V_924
intel_flush_display_plane	,	F_90
"gpu busy, RCS change rejected\n"	,	L_165
GEN6_PM_RP_DOWN_THRESHOLD	,	V_936
MI_SUSPEND_FLUSH	,	V_1009
I915_TILING_X	,	V_235
assert_pipe_enabled	,	F_94
WM2_LP_EN	,	V_503
intel_disable_pch_ports	,	F_98
I915_WRITE	,	F_23
FDI_RX_TUSIZE1	,	F_163
ironlake_enable_fbc	,	F_111
ADPA_PIPE_SELECT	,	F_64
"Writing base %08lX %08lX %d %d %d\n"	,	L_57
intel_ring_begin	,	F_375
HAS_PCH_CPT	,	F_56
I915_TILING_Y	,	V_243
pipe_bpp	,	V_513
intel_limits_ironlake_display_port	,	V_22
dp_pipe_enabled	,	F_55
lvds_border_bits	,	V_571
rc6_mask	,	V_889
old	,	V_681
cfb_fb	,	V_210
PIPE_6BPC	,	V_608
SNB_DISPLAY_MAX_SRWM	,	V_485
intel_crtc_mode_get	,	F_334
"  VSYNC: %08x\n"	,	L_194
MEMIHYST	,	V_820
drm_mode_config_init	,	F_482
FP_M1_DIV_MASK	,	V_690
rgvswctl	,	V_799
ILK_DPFC_CHICKEN	,	V_191
drm_vblank_post_modeset	,	F_294
is_dp	,	V_538
intel_dpd_is_edp	,	F_401
device	,	V_1027
GEN6_RP_IDLE_HYSTERSIS	,	V_919
link_clock	,	V_380
wake_up_interruptible	,	F_357
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_307
INTEL_OUTPUT_EDP	,	V_316
drm_mode_set_crtcinfo	,	F_215
display_info	,	V_524
"enabling SSC on PCH\n"	,	L_127
"disabling active FBC for update\n"	,	L_52
INTEL_GMCH_CTRL	,	V_1052
_CURACNTR	,	V_628
intel_wait_for_pipe_off	,	F_26
INTEL_INFO	,	F_27
old_fb	,	V_265
cur_state	,	V_79
atomic_sub	,	F_385
atomic_read	,	F_148
u8	,	T_7
g4x_enable_fbc	,	F_105
ILK_DPARB_GATE	,	V_960
WM0_PIPE_PLANE_SHIFT	,	V_492
panel_pipe	,	V_87
cpt_phase_pointer_enable	,	F_153
uint32_t	,	T_5
"failed to upclock LVDS!\n"	,	L_145
DREF_SUPERSPREAD_SOURCE_MASK	,	V_106
lvds_bpc	,	V_518
ILK_DISPLAY_CHICKEN1	,	V_964
ILK_DISPLAY_CHICKEN2	,	V_959
load_detect_temp	,	V_683
INTEL_OUTPUT_ANALOG	,	V_28
"FIFO watermarks For pipe A -"	,	L_105
cursor_height	,	V_649
max_n	,	V_62
has_lvds	,	V_595
tu	,	V_383
mode_set_atomic	,	V_263
intel_setup_outputs	,	F_399
hotplug_work	,	V_1048
hsync_start	,	V_708
guard_size	,	V_397
cursor_sr	,	V_421
plane_to_crtc_mapping	,	V_745
"  HSYNC: %08x\n"	,	L_191
drm_display_mode	,	V_359
is_sdvo	,	V_533
intel_limits_i9xx_sdvo	,	V_33
drm_crtc_init	,	F_389
MI_WAIT_FOR_EVENT	,	V_751
PIPE_10BPC	,	V_610
LGC_PALETTE	,	F_296
pixel_multiplier	,	V_550
OGW0	,	V_870
GEN6_PM_RP_UP_EI_EXPIRED	,	V_937
OGW1	,	V_871
CL_UNIT_CLOCK_GATE_DISABLE	,	V_979
DRM_MODE_DPMS_ON	,	V_341
BUG_ON	,	F_69
lvds_dither	,	V_573
pending	,	V_733
SV_CLOCK_GATE_DISABLE	,	V_996
intel_modeset_cleanup	,	F_486
MCURSOR_PIPE_SELECT	,	V_635
wm	,	V_390
wq	,	V_718
ILK_DPFC_FENCE_YOFF	,	V_193
display_hpll_disable	,	V_425
"mode\n"	,	L_143
pineview_display_hplloff_wm	,	V_424
"SR latency is 0, disabling\n"	,	L_87
single_enabled_crtc	,	F_235
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_136
GEN6_READ_OC_PARAMS	,	V_931
"unsupported config, disabling FBC\n"	,	L_53
DISPPLANE_SEL_PIPE_B	,	V_567
"failed to attach phys object\n"	,	L_135
intel_encoder	,	V_50
INTELPllInvalid	,	F_16
ILK_ELPIN_409_SELECT	,	V_969
lut_b	,	V_624
TU_SIZE	,	F_288
conf	,	V_1061
VTOTAL	,	F_182
jiffies_to_msecs	,	F_430
FDI_LINK_TRAIN_NORMAL_CPT	,	V_290
possible_crtc	,	V_682
intel_choose_pipe_bpp_dither	,	F_261
lut_r	,	V_622
DIV_ROUND_CLOSEST	,	F_446
lut_g	,	V_623
intel_framebuffer_size_for_mode	,	F_322
i915_gem_object_pin_to_display_plane	,	F_137
assert_panel_unlocked	,	F_45
cxsr_latency_table	,	V_406
RCX_SW_EXIT	,	V_1006
lvds_use_ssc	,	V_510
assert_fdi_tx	,	F_39
TSC1	,	V_814
DPLL	,	F_35
assert_fdi_rx_enabled	,	F_81
DPFC_HT_MODIFY	,	V_176
TRANSC_DPLL_ENABLE	,	V_339
PCH_3DCGDIS0	,	V_953
PCH_3DCGDIS1	,	V_956
fence_reg	,	V_167
"FDI train 2 done.\n"	,	L_66
PF_WIN_SZ	,	F_192
TRANS_DP_PORT_SEL_B	,	V_122
FBC_CTL_C3_IDLE	,	V_164
SNB_READ_WM2_LATENCY	,	F_258
TRANS_DP_PORT_SEL_C	,	V_124
RSTDBYCTL	,	V_1005
TRANS_DP_PORT_SEL_D	,	V_126
bridge_dev	,	V_1051
trace_i915_flip_request	,	F_384
kfree	,	F_121
drm_gem_handle_create	,	F_415
D_STATE	,	V_992
MI_DISPLAY_FLIP_PLANE	,	F_369
out	,	V_748
LVDS_CLKB_POWER_UP	,	V_15
gen	,	V_69
drm_crtc_helper_add	,	F_392
DPLLB_MODE_DAC_SERIAL	,	V_549
"probing HDMI on SDVOB\n"	,	L_155
time_after	,	F_32
FBC_CTL_IDLE_IMM	,	V_158
ironlake_display_wm_info	,	V_487
"p1 out of range\n"	,	L_1
to_intel_framebuffer	,	F_101
active_list	,	V_714
assert_fdi_rx	,	F_41
assert_pipe_disabled	,	F_75
EINVAL	,	V_244
DISPPLANE_PIXFORMAT_MASK	,	V_253
depth	,	V_256
intel_lvds_init	,	F_400
assert_fdi_tx_pll_enabled	,	F_43
FBC_CONTROL	,	V_137
DSPFW_HPLL_SR_MASK	,	V_426
DRM_MODE_FLAG_NVSYNC	,	V_577
"Mode for pipe %c:\n"	,	L_121
IS_GM45	,	F_453
DP_PIPE_MASK	,	V_113
MEMMODE_SWMODE_EN	,	V_836
ironlake_pch_enable	,	F_174
mem_freq	,	V_408
corr	,	V_882
data	,	V_769
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_309
MCURSOR_GAMMA_ENABLE	,	V_637
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_24
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_897
INSTPM_SELF_EN	,	V_475
SUPPORTS_INTEGRATED_HDMI	,	F_407
ironlake_setup_rc6	,	F_464
pending_flip	,	V_270
g4x_fbc_enabled	,	F_107
LVDS_PIPE_MASK	,	V_118
DPFDUNIT_CLOCK_GATE_DISABLE	,	V_951
drm_mode_config_cleanup	,	F_492
lvds_pipe_enabled	,	F_61
ILK_SRLT_MASK	,	V_1021
blt_ecoskpd	,	V_184
PIPECONF_ENABLE	,	V_96
ironlake_crtc_mode_set	,	F_278
INSTPM	,	V_474
intel_enable_pll	,	F_68
"pin &amp; fence failed\n"	,	L_60
link	,	V_739
intel_display_error_state	,	V_1054
GEN6_BLITTER_ECOSKPD	,	V_185
FBC_CONTROL2	,	V_160
msecs_to_jiffies	,	F_30
DREF_SSC_SOURCE_ENABLE	,	V_597
fdi_lanes	,	V_298
quirk_ssc_force_disable	,	F_474
FDI_RX_PLL_ENABLE	,	V_85
"Wrong PCH DP port return. Guess port B\n"	,	L_70
i830_update_wm	,	F_249
DSPFW_CURSORA_MASK	,	V_458
RCDNEI	,	V_817
PCH_DPLL_SEL	,	V_318
no_fbc_reason	,	V_217
pixel_clock	,	V_379
fwater_lo	,	V_466
tsc_khz	,	V_944
"latency %d is 0, disabling wm%d+\n"	,	L_104
intel_ring_advance	,	F_377
dpll_reg	,	V_721
SDVO_DETECTED	,	V_788
_3D_CHICKEN2	,	V_970
