Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: lab7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab7.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab7"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart.v" in library work
Compiling verilog file "sd_card.v" in library work
Module <uart> compiled
Compiling verilog file "debounce.v" in library work
Module <sd_card> compiled
Compiling verilog file "clk_divider.v" in library work
Module <debounce> compiled
Compiling verilog file "lab7.v" in library work
Module <clk_divider> compiled
Module <lab7> compiled
No errors in compilation
Analysis of file <"lab7.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab7> in library <work> with parameters.
	S_SD_BYTE0 = "100"
	S_SD_IDLE = "001"
	S_SD_INIT = "000"
	S_SD_READ = "011"
	S_SD_WAIT = "010"
	S_UART_IDLE = "00"
	S_UART_INCR = "11"
	S_UART_SEND = "10"
	S_UART_WAIT = "01"

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DEBOUNCE_PERIOD = "00000000000011110100001001000000"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	CLOCK_DIVIDE = "00000000000000000000010100010110"
	RX_CHECK_START = "00000000000000000000000000000001"
	RX_CHECK_STOP = "00000000000000000000000000000011"
	RX_DELAY_RESTART = "00000000000000000000000000000100"
	RX_ERROR = "00000000000000000000000000000101"
	RX_IDLE = "00000000000000000000000000000000"
	RX_READ_BITS = "00000000000000000000000000000010"
	RX_RECEIVED = "00000000000000000000000000000110"
	TX_DELAY_RESTART = "00000000000000000000000000000010"
	TX_IDLE = "00000000000000000000000000000000"
	TX_SENDING = "00000000000000000000000000000001"

Analyzing hierarchy for module <sd_card> in library <work> with parameters.
	CARD_INIT_START = "00001"
	CARD_READY = "01001"
	CHECK_CMD0_RESPONSE = "00011"
	CHECK_CMD8_RESPONSE = "00101"
	POLL_ACMD41 = "01000"
	READ_BLOCK = "01100"
	READ_CRC = "01101"
	RECEIVE_BYTE = "10000"
	RECEIVE_RESPONSE_WAIT = "01111"
	RESPONSE_ERROR = "10001"
	RST = "00000"
	SEND_COMMAND = "01110"
	SET_ACMD41 = "00111"
	SET_CMD0 = "00010"
	SET_CMD55 = "00110"
	SET_CMD8 = "00100"
	SET_READ_CMD = "01010"
	WAIT_READ_START = "01011"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	divider = "00000000000000000000000001100100"
	divider_minus_one = "00000000000000000000000001100011"
	half_divider = "00000000000000000000000000110010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab7>.
	S_SD_BYTE0 = 3'b100
	S_SD_IDLE = 3'b001
	S_SD_INIT = 3'b000
	S_SD_READ = 3'b011
	S_SD_WAIT = 3'b010
	S_UART_IDLE = 2'b00
	S_UART_INCR = 2'b11
	S_UART_SEND = 2'b10
	S_UART_WAIT = 2'b01
Module <lab7> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
	DEBOUNCE_PERIOD = 32'sb00000000000011110100001001000000
Module <debounce> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	CLOCK_DIVIDE = 32'sb00000000000000000000010100010110
	RX_CHECK_START = 32'sb00000000000000000000000000000001
	RX_CHECK_STOP = 32'sb00000000000000000000000000000011
	RX_DELAY_RESTART = 32'sb00000000000000000000000000000100
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_READ_BITS = 32'sb00000000000000000000000000000010
	RX_RECEIVED = 32'sb00000000000000000000000000000110
	TX_DELAY_RESTART = 32'sb00000000000000000000000000000010
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_SENDING = 32'sb00000000000000000000000000000001
Module <uart> is correct for synthesis.
 
Analyzing module <sd_card> in library <work>.
	CARD_INIT_START = 5'b00001
	CARD_READY = 5'b01001
	CHECK_CMD0_RESPONSE = 5'b00011
	CHECK_CMD8_RESPONSE = 5'b00101
	POLL_ACMD41 = 5'b01000
	READ_BLOCK = 5'b01100
	READ_CRC = 5'b01101
	RECEIVE_BYTE = 5'b10000
	RECEIVE_RESPONSE_WAIT = 5'b01111
	RESPONSE_ERROR = 5'b10001
	RST = 5'b00000
	SEND_COMMAND = 5'b01110
	SET_ACMD41 = 5'b00111
	SET_CMD0 = 5'b00010
	SET_CMD55 = 5'b00110
	SET_CMD8 = 5'b00100
	SET_READ_CMD = 5'b01010
	WAIT_READ_START = 5'b01011
Module <sd_card> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	divider = 32'sb00000000000000000000000001100100
	divider_minus_one = 32'sb00000000000000000000000001100011
	half_divider = 32'sb00000000000000000000000000110010
Module <clk_divider> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 21-bit up counter for signal <counter>.
    Found 1-bit register for signal <debounced_btn_state>.
    Found 1-bit register for signal <pressed>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
    Found 4-bit subtractor for signal <old_rx_bits_remaining_6$sub0000> created at line 137.
    Found 11-bit subtractor for signal <old_rx_clk_divider_1$sub0000> created at line 89.
    Found 6-bit subtractor for signal <old_rx_countdown_4$sub0000> created at line 92.
    Found 11-bit subtractor for signal <old_tx_clk_divider_2$sub0000> created at line 94.
    Found 6-bit subtractor for signal <old_tx_countdown_12$sub0000> created at line 97.
    Found 3-bit register for signal <recv_state>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 4-bit subtractor for signal <tx_bits_remaining$addsub0000> created at line 191.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_out>.
    Found 2-bit register for signal <tx_state>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <sd_card>.
    Related source file is "sd_card.v".
WARNING:Xst:646 - Signal <recv_data<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 93 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <c_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 93 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <return_state>.
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <out_valid>.
    Found 1-bit register for signal <init_finish>.
    Found 8-bit register for signal <bit_counter>.
    Found 8-bit subtractor for signal <bit_counter$share0000> created at line 93.
    Found 32-bit register for signal <block_address_reg>.
    Found 9-bit register for signal <byte_counter>.
    Found 9-bit subtractor for signal <byte_counter$addsub0000> created at line 229.
    Found 18-bit register for signal <c_state>.
    Found 56-bit register for signal <cmd_out>.
    Found 1-bit register for signal <cs_reg>.
    Found 40-bit register for signal <R7_response>.
    Found 1-bit register for signal <rd_req_reg>.
    Found 8-bit register for signal <recv_data>.
    Found 18-bit register for signal <return_state>.
    Found 1-bit register for signal <sclk_reg>.
    Summary:
	inferred 202 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sd_card> synthesized.


Synthesizing Unit <clk_divider>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_out>.
    Found 8-bit comparator greatequal for signal <clk_out$cmp_ge0000> created at line 33.
    Found 8-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <lab7>.
    Related source file is "lab7.v".
WARNING:Xst:646 - Signal <rx_byte> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <recv_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <received> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:646 - Signal <is_receiving> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <Q> of Case statement line 274 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <Q> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <P>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <Q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 512-to-1 multiplexer for signal <$varindex0000> created at line 179.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <prev_btn_level>.
    Found 32-bit register for signal <rd_addr>.
    Found 32-bit adder for signal <rd_addr$addsub0000> created at line 241.
    Found 1-bit register for signal <rd_req>.
    Found 1-bit register for signal <s_flag>.
    Found 10-bit up counter for signal <sd_counter>.
    Found 8-bit register for signal <signature>.
    Found 4096-bit register for signal <sram>.
    Found 1-bit register for signal <test_flag>.
    Found 10-bit up counter for signal <uart_counter>.
INFO:Xst:738 - HDL ADVISOR - 4096 flip-flops were inferred for signal <sram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 4148 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <lab7> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 11-bit subtractor                                     : 2
 32-bit adder                                          : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 547
 1-bit register                                        : 13
 11-bit register                                       : 2
 18-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 2
 40-bit register                                       : 1
 56-bit register                                       : 1
 6-bit register                                        : 2
 8-bit register                                        : 519
 9-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 8-bit 512-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Q/FSM> on signal <Q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <P/FSM> on signal <P[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
WARNING:Xst:2677 - Node <recv_data_7> of sequential type is unconnected in block <sd_card0>.
WARNING:Xst:2677 - Node <recv_data_7> of sequential type is unconnected in block <sd_card>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 9
 11-bit subtractor                                     : 2
 32-bit adder                                          : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 4416
 Flip-Flops                                            : 4416
# Comparators                                          : 1
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 8
 1-bit 512-to-1 multiplexer                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <return_state_1> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_2> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_4> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_6> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_10> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_14> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_15> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_16> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <return_state_17> (without init value) has a constant value of 0 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uart_counter_9> of sequential type is unconnected in block <lab7>.

Optimizing unit <lab7> ...

Optimizing unit <uart> ...

Optimizing unit <sd_card> ...
WARNING:Xst:1710 - FF/Latch <cmd_out_0> (without init value) has a constant value of 1 in block <sd_card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uart0/rx_data_7> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_6> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_5> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_4> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_3> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_2> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_1> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_data_0> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_bits_remaining_3> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_bits_remaining_2> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_bits_remaining_1> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_bits_remaining_0> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_5> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_4> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_3> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_2> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_1> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_countdown_0> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/recv_state_2> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/recv_state_1> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/recv_state_0> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_10> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_9> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_8> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_7> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_6> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_5> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_4> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_3> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_2> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_1> of sequential type is unconnected in block <lab7>.
WARNING:Xst:2677 - Node <uart0/rx_clk_divider_0> of sequential type is unconnected in block <lab7>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab7, actual ratio is 81.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4427
 Flip-Flops                                            : 4427

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab7.ngr
Top Level Output File Name         : lab7
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 5452
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 77
#      LUT2                        : 155
#      LUT2_D                      : 5
#      LUT2_L                      : 1
#      LUT3                        : 2183
#      LUT3_D                      : 5
#      LUT4                        : 686
#      LUT4_D                      : 45
#      LUT4_L                      : 56
#      MUXCY                       : 120
#      MUXF5                       : 1073
#      MUXF6                       : 528
#      MUXF7                       : 264
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 4427
#      FD                          : 76
#      FDE                         : 4104
#      FDR                         : 88
#      FDRE                        : 62
#      FDRS                        : 21
#      FDRSE                       : 1
#      FDS                         : 75
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3766  out of   4656    80%  
 Number of Slice Flip Flops:           4427  out of   9312    47%  
 Number of 4 input LUTs:               3237  out of   9312    34%  
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | IBUF+BUFG               | 4236  |
clk_sel1(clk_sel1:O)               | BUFG(*)(sd_card0/dout_7)| 191   |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.395ns (Maximum Frequency: 87.758MHz)
   Minimum input arrival time before clock: 10.858ns
   Maximum output required time after clock: 6.179ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.395ns (frequency: 87.758MHz)
  Total number of paths / destination ports: 174905 / 4308
-------------------------------------------------------------------------
Delay:               11.395ns (Levels of Logic = 15)
  Source:            uart0/tx_clk_divider_0 (FF)
  Destination:       uart0/tx_data_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart0/tx_clk_divider_0 to uart0/tx_data_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  uart0/tx_clk_divider_0 (uart0/tx_clk_divider_0)
     LUT1:I0->O            1   0.704   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<0>_rt (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<0> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<1> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<2> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<3> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<4> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<5> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<6> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  uart0/Msub_old_tx_clk_divider_2_sub0000_cy<7> (uart0/Msub_old_tx_clk_divider_2_sub0000_cy<7>)
     XORCY:CI->O           2   0.804   0.451  uart0/Msub_old_tx_clk_divider_2_sub0000_xor<8> (uart0/old_tx_clk_divider_2_sub0000<8>)
     LUT4:I3->O            2   0.704   0.482  uart0/old_tx_countdown_12_cmp_eq0000148 (uart0/old_tx_countdown_12_cmp_eq0000148)
     LUT4:I2->O            9   0.704   0.855  uart0/old_tx_countdown_12_cmp_eq0000150 (uart0/old_tx_countdown_12_cmp_eq0000)
     LUT3:I2->O            1   0.704   0.424  uart0/tx_state_and000171_SW0 (N272)
     LUT4_D:I3->O          8   0.704   0.761  uart0/tx_data_mux0000<0>11 (uart0/N01)
     LUT4:I3->O            1   0.704   0.420  uart0/tx_data_mux0000<5>_SW0 (N254)
     FDS:S                     0.911          uart0/tx_data_5
    ----------------------------------------
    Total                     11.395ns (7.407ns logic, 3.988ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sel1'
  Clock period: 9.829ns (frequency: 101.740MHz)
  Total number of paths / destination ports: 3461 / 221
-------------------------------------------------------------------------
Delay:               9.829ns (Levels of Logic = 7)
  Source:            sd_card0/bit_counter_1 (FF)
  Destination:       sd_card0/bit_counter_4 (FF)
  Source Clock:      clk_sel1 rising
  Destination Clock: clk_sel1 rising

  Data Path: sd_card0/bit_counter_1 to sd_card0/bit_counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             6   0.591   0.844  sd_card0/bit_counter_1 (sd_card0/bit_counter_1)
     LUT2_D:I0->LO         1   0.704   0.104  sd_card0/Msub_bit_counter_share0000_cy<1>11 (N394)
     LUT4:I3->O            3   0.704   0.535  sd_card0/Msub_bit_counter_share0000_cy<4>11 (sd_card0/Msub_bit_counter_share0000_cy<4>)
     LUT4:I3->O           28   0.704   1.265  sd_card0/c_state_cmp_eq0000 (sd_card0/c_state_cmp_eq0000)
     LUT4:I3->O            2   0.704   0.482  sd_card0/bit_counter_mux0000<2>11140_SW0 (N293)
     LUT3_D:I2->LO         1   0.704   0.104  sd_card0/bit_counter_mux0000<2>11140 (N403)
     LUT4:I3->O            5   0.704   0.668  sd_card0/bit_counter_mux0000<2>13 (sd_card0/N3)
     LUT3:I2->O            1   0.704   0.000  sd_card0/bit_counter_mux0000<3>481 (sd_card0/bit_counter_mux0000<3>48)
     FDRS:D                    0.308          sd_card0/bit_counter_4
    ----------------------------------------
    Total                      9.829ns (5.827ns logic, 4.002ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 247 / 140
-------------------------------------------------------------------------
Offset:              10.858ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       uart0/tx_data_6 (FF)
  Destination Clock: clk rising

  Data Path: reset to uart0/tx_data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           213   1.218   1.494  reset_IBUF (reset_IBUF)
     LUT2:I0->O           23   0.704   1.206  uart0/_old_tx_state_11<0>1 (uart0/_old_tx_state_11<0>)
     LUT4:I3->O            2   0.704   0.447  uart0/tx_state_and000171_SW3 (N279)
     MUXF5:S->O            1   0.739   0.595  uart0/tx_state_and000171_SW0_SW3 (N291)
     LUT4:I0->O           11   0.704   1.012  uart0/tx_bits_remaining_mux0000<2>11 (uart0/N13)
     LUT4:I1->O            1   0.704   0.420  uart0/tx_data_mux0000<6>_SW0 (N252)
     FDS:S                     0.911          uart0/tx_data_6
    ----------------------------------------
    Total                     10.858ns (5.684ns logic, 5.174ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sel1'
  Total number of paths / destination ports: 318 / 266
-------------------------------------------------------------------------
Offset:              8.464ns (Levels of Logic = 6)
  Source:            miso (PAD)
  Destination:       sd_card0/c_state_13 (FF)
  Destination Clock: clk_sel1 rising

  Data Path: miso to sd_card0/c_state_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.035  miso_IBUF (miso_IBUF)
     LUT4_D:I2->O          2   0.704   0.451  sd_card0/c_state_mux0000<16>11111 (sd_card0/N59)
     LUT4:I3->O            4   0.704   0.622  sd_card0/c_state_mux0000<16>1111 (sd_card0/N58)
     LUT4_D:I2->O          5   0.704   0.637  sd_card0/c_state_mux0000<11>1111 (sd_card0/N19)
     LUT4_D:I3->O          6   0.704   0.673  sd_card0/c_state_mux0000<11>121 (sd_card0/N33)
     LUT4:I3->O            1   0.704   0.000  sd_card0/c_state_mux0000<5>11 (sd_card0/c_state_mux0000<5>1)
     FD:D                      0.308          sd_card0/c_state_12
    ----------------------------------------
    Total                      8.464ns (5.046ns logic, 3.418ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sel1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.124ns (Levels of Logic = 1)
  Source:            sd_card0/sclk_reg (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk_sel1 rising

  Data Path: sd_card0/sclk_reg to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            29   0.591   1.261  sd_card0/sclk_reg (sd_card0/sclk_reg)
     OBUF:I->O                 3.272          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      5.124ns (3.863ns logic, 1.261ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 9
-------------------------------------------------------------------------
Offset:              6.179ns (Levels of Logic = 2)
  Source:            P_FSM_FFd2 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: P_FSM_FFd2 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.591   1.192  P_FSM_FFd2 (P_FSM_FFd2)
     LUT4:I0->O            1   0.704   0.420  led<7>1 (led_7_OBUF)
     OBUF:I->O                 3.272          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      6.179ns (4.567ns logic, 1.612ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.76 secs
 
--> 

Total memory usage is 338496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    5 (   0 filtered)

