(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:37:15 MST 2018
# Start time    : Wed Aug 14 15:39:13 EDT 2019
# Command line  : sds++ -sds-pf /home/steve/Graduate_Research/MLP/Pynq-Z1/platforms/pynqZ1 -target-os linux -Wall -O3 -c -fPIC -I/home/steve/Graduate_Research/MLP/inc/ -D__HW__ -MT/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/mlp.o -MMD -MP -MF/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/mlp.d -MT/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/mlp.o -o /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/mlp.o /home/steve/Graduate_Research/MLP/src/mlp.cpp -sds-hw MLP mlp.cpp -clkid 0 -sds-end
# Log file      : /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/reports/sds_mlp.log
# Journal file  : /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/reports/sds_mlp.jou
# Report file   : /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/reports/sds_mlp.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/vhls/MLP/solution/syn/report/MLP_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  317058|  317058|  317058|  317058|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-------+-------+-------+-------+----------+
        |                                |                     |    Latency    |    Interval   | Pipeline |
        |            Instance            |        Module       |  min  |  max  |  min  |  max  |   Type   |
        +--------------------------------+---------------------+-------+-------+-------+-------+----------+
        |grp_read_from_ddr_3_fu_307      |read_from_ddr_3      |  78402|  78402|  78403|  78403| dataflow |
        |grp_read_image_from_ddr_fu_315  |read_image_from_ddr  |    786|    786|    787|    787| dataflow |
        |grp_read_from_ddr_1_fu_323      |read_from_ddr_1      |   1002|   1002|   1003|   1003| dataflow |
        |grp_read_from_ddr_2_fu_331      |read_from_ddr_2      |    102|    102|    103|    103| dataflow |
        |grp_output_results_fu_339       |output_results       |     12|     12|     13|     13| dataflow |
        |grp_read_from_ddr_fu_346        |read_from_ddr        |     12|     12|     13|     13| dataflow |
        +--------------------------------+---------------------+-------+-------+-------+-------+----------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  235600|  235600|      2356|          -|          -|   100|    no    |
        | + Loop 1.1  |    2352|    2352|         3|          -|          -|   784|    no    |
        |- Loop 2     |    3040|    3040|       304|          -|          -|    10|    no    |
        | + Loop 2.1  |     300|     300|         3|          -|          -|   100|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    388|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     142|    649|
|Memory           |       66|      -|      52|     24|
|Multiplexer      |        -|      -|       -|    431|
|Register         |        -|      -|     276|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       66|      2|     470|   1492|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       23|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+---------------------+---------+-------+----+-----+
    |grp_output_results_fu_339       |output_results       |        0|      0|  11|   95|
    |grp_read_from_ddr_fu_346        |read_from_ddr        |        0|      0|  15|  104|
    |grp_read_from_ddr_1_fu_323      |read_from_ddr_1      |        0|      0|  27|  109|
    |grp_read_from_ddr_2_fu_331      |read_from_ddr_2      |        0|      0|  21|  108|
    |grp_read_from_ddr_3_fu_307      |read_from_ddr_3      |        0|      0|  41|  124|
    |grp_read_image_from_ddr_fu_315  |read_image_from_ddr  |        0|      0|  27|  109|
    +--------------------------------+---------------------+---------+-------+----+-----+
    |Total                           |                     |        0|      0| 142|  649|
    +--------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    +---------------------------------------+-----------------------------------+--------------+
    |                Instance               |               Module              |  Expression  |
    +---------------------------------------+-----------------------------------+--------------+
    |MLP_mac_muladd_8s_5ns_20ns_20_1_1_U26  |MLP_mac_muladd_8s_5ns_20ns_20_1_1  | i0 * i1 + i2 |
    |MLP_mac_muladd_8s_8ns_26ns_26_1_1_U25  |MLP_mac_muladd_8s_8ns_26ns_26_1_1  | i0 * i1 + i2 |
    +---------------------------------------+-----------------------------------+--------------+

    * Memory: 
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |image_buf_U      |MLP_image_buf      |        1|   0|   0|    784|    8|     1|         6272|
    |l1_b_buf_U       |MLP_l1_b_buf       |        0|  16|  13|    100|    8|     1|          800|
    |l1_output_buf_U  |MLP_l1_output_buf  |        0|  10|   8|    100|    5|     1|          500|
    |l1_w_buf_U       |MLP_l1_w_buf       |       64|   0|   0|  78400|    8|     1|       627200|
    |l2_b_buf_U       |MLP_l2_b_buf       |        0|  16|   2|     10|    8|     1|           80|
    |l2_w_buf_U       |MLP_l2_w_buf       |        1|   0|   0|   1000|    8|     1|         8000|
    |out_buf_U        |MLP_out_buf        |        0|  10|   1|     10|    5|     1|           50|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+
    |Total            |                   |       66|  52|  24|  80404|   50|     7|       642902|
    +-----------------+-------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_487_p2                                    |     +    |      0|  0|  13|           4|           1|
    |i_fu_370_p2                                      |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_508_p2                                    |     +    |      0|  0|  15|           7|           1|
    |j_fu_391_p2                                      |     +    |      0|  0|  14|          10|           1|
    |next_mul2_fu_471_p2                              |     +    |      0|  0|  14|          10|           7|
    |next_mul_fu_354_p2                               |     +    |      0|  0|  24|          17|          10|
    |sum4_i1_fu_514_p2                                |     +    |      0|  0|  14|          10|          10|
    |sum4_i_fu_397_p2                                 |     +    |      0|  0|  24|          17|          17|
    |sum_2_fu_535_p2                                  |     +    |      0|  0|  27|          20|          20|
    |sum_cast_fu_432_p2                               |     +    |      0|  0|  32|          25|          25|
    |sum_fu_426_p2                                    |     +    |      0|  0|  33|          26|          26|
    |exitcond1_fu_364_p2                              |   icmp   |      0|  0|  11|           7|           6|
    |exitcond2_fu_481_p2                              |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_385_p2                              |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_502_p2                               |   icmp   |      0|  0|  11|           7|           6|
    |tmp_8_i1_fu_555_p2                               |   icmp   |      0|  0|  18|          20|           5|
    |tmp_8_i_fu_452_p2                                |   icmp   |      0|  0|  18|          25|           5|
    |ap_block_state2_on_subcall_done                  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_output_results_fu_339_ap_done        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_output_results_fu_339_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_1_fu_323_ap_done       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_1_fu_323_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_2_fu_331_ap_done       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_2_fu_331_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_3_fu_307_ap_done       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_3_fu_307_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_fu_346_ap_done         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_from_ddr_fu_346_ap_ready        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_image_from_ddr_fu_315_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_read_image_from_ddr_fu_315_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |l1_output_buf_d0                                 |  select  |      0|  0|   6|           1|           6|
    |out_buf_d0                                       |  select  |      0|  0|   6|           1|           6|
    |p_i1_fu_549_p3                                   |  select  |      0|  0|  20|           1|           1|
    |p_i_fu_446_p3                                    |  select  |      0|  0|  25|           1|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 388|         243|         181|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         16|    1|         16|
    |i_i1_reg_261            |   9|          2|    4|          8|
    |i_i_reg_215             |   9|          2|    7|         14|
    |image_buf_address0      |  15|          3|   10|         30|
    |image_buf_ce0           |  15|          3|    1|          3|
    |image_buf_we0           |   9|          2|    1|          2|
    |image_r_read            |   9|          2|    1|          2|
    |j_i6_reg_296            |   9|          2|    7|         14|
    |j_i_reg_250             |   9|          2|   10|         20|
    |l1_b_buf_address0       |  15|          3|    7|         21|
    |l1_b_buf_ce0            |  15|          3|    1|          3|
    |l1_b_buf_we0            |   9|          2|    1|          2|
    |l1_b_read               |   9|          2|    1|          2|
    |l1_output_buf_address0  |  15|          3|    7|         21|
    |l1_w_buf_address0       |  15|          3|   17|         51|
    |l1_w_buf_ce0            |  15|          3|    1|          3|
    |l1_w_buf_we0            |   9|          2|    1|          2|
    |l1_w_read               |   9|          2|    1|          2|
    |l2_b_buf_address0       |  15|          3|    4|         12|
    |l2_b_buf_ce0            |  15|          3|    1|          3|
    |l2_b_buf_we0            |   9|          2|    1|          2|
    |l2_b_read               |   9|          2|    1|          2|
    |l2_w_buf_address0       |  15|          3|   10|         30|
    |l2_w_buf_ce0            |  15|          3|    1|          3|
    |l2_w_buf_we0            |   9|          2|    1|          2|
    |l2_w_read               |   9|          2|    1|          2|
    |out_buf_address0        |  15|          3|    4|         12|
    |out_buf_ce0             |  15|          3|    1|          3|
    |out_r_write             |   9|          2|    1|          2|
    |phi_mul1_reg_272        |   9|          2|   10|         20|
    |phi_mul_reg_226         |   9|          2|   17|         34|
    |sum_i5_reg_284          |   9|          2|   20|         40|
    |sum_i_reg_238           |   9|          2|   26|         52|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 431|         93|  178|        435|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  15|   0|   15|          0|
    |ap_sync_reg_grp_output_results_fu_339_ap_done        |   1|   0|    1|          0|
    |ap_sync_reg_grp_output_results_fu_339_ap_ready       |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_done       |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_1_fu_323_ap_ready      |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_done       |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_2_fu_331_ap_ready      |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_done       |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_3_fu_307_ap_ready      |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_fu_346_ap_done         |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_from_ddr_fu_346_ap_ready        |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready  |   1|   0|    1|          0|
    |grp_output_results_fu_339_ap_start_reg               |   1|   0|    1|          0|
    |grp_read_from_ddr_1_fu_323_ap_start_reg              |   1|   0|    1|          0|
    |grp_read_from_ddr_2_fu_331_ap_start_reg              |   1|   0|    1|          0|
    |grp_read_from_ddr_3_fu_307_ap_start_reg              |   1|   0|    1|          0|
    |grp_read_from_ddr_fu_346_ap_start_reg                |   1|   0|    1|          0|
    |grp_read_image_from_ddr_fu_315_ap_start_reg          |   1|   0|    1|          0|
    |i_2_reg_671                                          |   4|   0|    4|          0|
    |i_i1_cast1_reg_662                                   |   4|   0|   32|         28|
    |i_i1_reg_261                                         |   4|   0|    4|          0|
    |i_i_cast1_reg_595                                    |   7|   0|   32|         25|
    |i_i_reg_215                                          |   7|   0|    7|          0|
    |i_reg_604                                            |   7|   0|    7|          0|
    |image_buf_load_reg_632                               |   8|   0|    8|          0|
    |j_1_reg_679                                          |   7|   0|    7|          0|
    |j_i6_reg_296                                         |   7|   0|    7|          0|
    |j_i_reg_250                                          |  10|   0|   10|          0|
    |j_reg_612                                            |  10|   0|   10|          0|
    |l1_output_buf_load_reg_699                           |   5|   0|    5|          0|
    |l1_w_buf_load_reg_637                                |   8|   0|    8|          0|
    |l2_w_buf_load_reg_704                                |   8|   0|    8|          0|
    |next_mul2_reg_657                                    |  10|   0|   10|          0|
    |next_mul_reg_590                                     |  17|   0|   17|          0|
    |phi_mul1_reg_272                                     |  10|   0|   10|          0|
    |phi_mul_reg_226                                      |  17|   0|   17|          0|
    |sum_2_reg_714                                        |  20|   0|   20|          0|
    |sum_cast_reg_647                                     |  25|   0|   25|          0|
    |sum_i5_reg_284                                       |  20|   0|   20|          0|
    |sum_i_reg_238                                        |  26|   0|   26|          0|
    |tmp_2_reg_652                                        |   1|   0|    1|          0|
    |tmp_4_reg_719                                        |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 276|   0|  329|         53|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      MLP     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      MLP     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      MLP     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      MLP     | return value |
|image_r_dout     |  in |    8|   ap_fifo  |    image_r   |    pointer   |
|image_r_empty_n  |  in |    1|   ap_fifo  |    image_r   |    pointer   |
|image_r_read     | out |    1|   ap_fifo  |    image_r   |    pointer   |
|l1_w_dout        |  in |    8|   ap_fifo  |     l1_w     |    pointer   |
|l1_w_empty_n     |  in |    1|   ap_fifo  |     l1_w     |    pointer   |
|l1_w_read        | out |    1|   ap_fifo  |     l1_w     |    pointer   |
|l1_b_dout        |  in |    8|   ap_fifo  |     l1_b     |    pointer   |
|l1_b_empty_n     |  in |    1|   ap_fifo  |     l1_b     |    pointer   |
|l1_b_read        | out |    1|   ap_fifo  |     l1_b     |    pointer   |
|l2_w_dout        |  in |    8|   ap_fifo  |     l2_w     |    pointer   |
|l2_w_empty_n     |  in |    1|   ap_fifo  |     l2_w     |    pointer   |
|l2_w_read        | out |    1|   ap_fifo  |     l2_w     |    pointer   |
|l2_b_dout        |  in |    8|   ap_fifo  |     l2_b     |    pointer   |
|l2_b_empty_n     |  in |    1|   ap_fifo  |     l2_b     |    pointer   |
|l2_b_read        | out |    1|   ap_fifo  |     l2_b     |    pointer   |
|out_r_din        | out |    8|   ap_fifo  |     out_r    |    pointer   |
|out_r_full_n     |  in |    1|   ap_fifo  |     out_r    |    pointer   |
|out_r_write      | out |    1|   ap_fifo  |     out_r    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

