$comment
	File created using the following command:
		vcd file ProcessadorAgamotto.msim.vcd -direction
$end
$date
	Mon Dec  3 14:26:34 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module registradordedadosdamem_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " input [15] $end
$var wire 1 # input [14] $end
$var wire 1 $ input [13] $end
$var wire 1 % input [12] $end
$var wire 1 & input [11] $end
$var wire 1 ' input [10] $end
$var wire 1 ( input [9] $end
$var wire 1 ) input [8] $end
$var wire 1 * input [7] $end
$var wire 1 + input [6] $end
$var wire 1 , input [5] $end
$var wire 1 - input [4] $end
$var wire 1 . input [3] $end
$var wire 1 / input [2] $end
$var wire 1 0 input [1] $end
$var wire 1 1 input [0] $end
$var wire 1 2 output [15] $end
$var wire 1 3 output [14] $end
$var wire 1 4 output [13] $end
$var wire 1 5 output [12] $end
$var wire 1 6 output [11] $end
$var wire 1 7 output [10] $end
$var wire 1 8 output [9] $end
$var wire 1 9 output [8] $end
$var wire 1 : output [7] $end
$var wire 1 ; output [6] $end
$var wire 1 < output [5] $end
$var wire 1 = output [4] $end
$var wire 1 > output [3] $end
$var wire 1 ? output [2] $end
$var wire 1 @ output [1] $end
$var wire 1 A output [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var wire 1 E devoe $end
$var wire 1 F devclrn $end
$var wire 1 G devpor $end
$var wire 1 H ww_devoe $end
$var wire 1 I ww_devclrn $end
$var wire 1 J ww_devpor $end
$var wire 1 K ww_clock $end
$var wire 1 L ww_input [15] $end
$var wire 1 M ww_input [14] $end
$var wire 1 N ww_input [13] $end
$var wire 1 O ww_input [12] $end
$var wire 1 P ww_input [11] $end
$var wire 1 Q ww_input [10] $end
$var wire 1 R ww_input [9] $end
$var wire 1 S ww_input [8] $end
$var wire 1 T ww_input [7] $end
$var wire 1 U ww_input [6] $end
$var wire 1 V ww_input [5] $end
$var wire 1 W ww_input [4] $end
$var wire 1 X ww_input [3] $end
$var wire 1 Y ww_input [2] $end
$var wire 1 Z ww_input [1] $end
$var wire 1 [ ww_input [0] $end
$var wire 1 \ ww_output [15] $end
$var wire 1 ] ww_output [14] $end
$var wire 1 ^ ww_output [13] $end
$var wire 1 _ ww_output [12] $end
$var wire 1 ` ww_output [11] $end
$var wire 1 a ww_output [10] $end
$var wire 1 b ww_output [9] $end
$var wire 1 c ww_output [8] $end
$var wire 1 d ww_output [7] $end
$var wire 1 e ww_output [6] $end
$var wire 1 f ww_output [5] $end
$var wire 1 g ww_output [4] $end
$var wire 1 h ww_output [3] $end
$var wire 1 i ww_output [2] $end
$var wire 1 j ww_output [1] $end
$var wire 1 k ww_output [0] $end
$var wire 1 l \output[0]~output_o\ $end
$var wire 1 m \output[1]~output_o\ $end
$var wire 1 n \output[2]~output_o\ $end
$var wire 1 o \output[3]~output_o\ $end
$var wire 1 p \output[4]~output_o\ $end
$var wire 1 q \output[5]~output_o\ $end
$var wire 1 r \output[6]~output_o\ $end
$var wire 1 s \output[7]~output_o\ $end
$var wire 1 t \output[8]~output_o\ $end
$var wire 1 u \output[9]~output_o\ $end
$var wire 1 v \output[10]~output_o\ $end
$var wire 1 w \output[11]~output_o\ $end
$var wire 1 x \output[12]~output_o\ $end
$var wire 1 y \output[13]~output_o\ $end
$var wire 1 z \output[14]~output_o\ $end
$var wire 1 { \output[15]~output_o\ $end
$var wire 1 | \clock~input_o\ $end
$var wire 1 } \input[0]~input_o\ $end
$var wire 1 ~ \output[0]~reg0_q\ $end
$var wire 1 !! \input[1]~input_o\ $end
$var wire 1 "! \output[1]~reg0_q\ $end
$var wire 1 #! \input[2]~input_o\ $end
$var wire 1 $! \output[2]~reg0_q\ $end
$var wire 1 %! \input[3]~input_o\ $end
$var wire 1 &! \output[3]~reg0_q\ $end
$var wire 1 '! \input[4]~input_o\ $end
$var wire 1 (! \output[4]~reg0_q\ $end
$var wire 1 )! \input[5]~input_o\ $end
$var wire 1 *! \output[5]~reg0_q\ $end
$var wire 1 +! \input[6]~input_o\ $end
$var wire 1 ,! \output[6]~reg0_q\ $end
$var wire 1 -! \input[7]~input_o\ $end
$var wire 1 .! \output[7]~reg0_q\ $end
$var wire 1 /! \input[8]~input_o\ $end
$var wire 1 0! \output[8]~reg0_q\ $end
$var wire 1 1! \input[9]~input_o\ $end
$var wire 1 2! \output[9]~reg0_q\ $end
$var wire 1 3! \input[10]~input_o\ $end
$var wire 1 4! \output[10]~reg0_q\ $end
$var wire 1 5! \input[11]~input_o\ $end
$var wire 1 6! \output[11]~reg0_q\ $end
$var wire 1 7! \input[12]~input_o\ $end
$var wire 1 8! \output[12]~reg0_q\ $end
$var wire 1 9! \input[13]~input_o\ $end
$var wire 1 :! \output[13]~reg0_q\ $end
$var wire 1 ;! \input[14]~input_o\ $end
$var wire 1 <! \output[14]~reg0_q\ $end
$var wire 1 =! \input[15]~input_o\ $end
$var wire 1 >! \output[15]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0B
1C
xD
1E
1F
1G
1H
1I
1J
0K
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
11!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0"
0#
0$
1%
0&
0'
1(
0)
0*
1+
0,
1-
0.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0L
0M
0N
1O
0P
0Q
1R
0S
0T
1U
0V
1W
0X
1Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
$end
#40000
1!
1K
1|
1"!
1$!
1(!
1,!
12!
18!
1x
1u
1r
1p
1n
1m
1_
1b
1e
1g
1i
1j
1@
1?
1=
1;
18
15
#80000
0!
0K
0|
#120000
1!
1K
1|
#160000
0!
0K
0|
#200000
1!
1K
1|
#240000
0!
0K
0|
#280000
1!
1K
1|
#320000
0!
0K
0|
#360000
1!
1K
1|
#400000
0!
0K
0|
#440000
1!
1K
1|
#480000
0!
0K
0|
#520000
1!
1K
1|
#560000
0!
0K
0|
#600000
1!
1K
1|
#640000
0!
0K
0|
#680000
1!
1K
1|
#720000
0!
0K
0|
#760000
1!
1K
1|
#800000
0!
0K
0|
#840000
1!
1K
1|
#880000
0!
0K
0|
#920000
1!
1K
1|
#960000
0!
0K
0|
#1000000
