

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3566|     3566|  35.660 us|  35.660 us|  3566|  3566|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |     3564|     3564|         2|          1|          1|  3564|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|       99|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_202_p2  |         +|   0|  0|  12|           4|           1|
    |i_fu_188_p2          |         +|   0|  0|  19|          12|           1|
    |icmp_ln31_fu_182_p2  |      icmp|   0|  0|  12|          12|          11|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  45|          29|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2     |   9|          2|   12|         24|
    |ap_sig_allocacmp_t_V_load  |   9|          2|    4|          8|
    |i_V_fu_86                  |   9|          2|   12|         24|
    |t_V_fu_90                  |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   34|         68|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_86                |  12|   0|   12|          0|
    |t_V_fu_90                |   4|   0|    4|          0|
    |t_V_load_reg_235         |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_LOAD|  return value|
|x_sel_V_load     |   in|    4|     ap_none|                             x_sel_V_load|        scalar|
|tmpx_V_address0  |  out|   12|   ap_memory|                                   tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                                   tmpx_V|         array|
|tmpx_V_q0        |   in|    8|   ap_memory|                                   tmpx_V|         array|
|x_x0_V_address0  |  out|    9|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_we0       |  out|    1|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_d0        |  out|    8|   ap_memory|                                   x_x0_V|         array|
|x_x1_V_address0  |  out|    9|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_we0       |  out|    1|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_d0        |  out|    8|   ap_memory|                                   x_x1_V|         array|
|x_x2_V_address0  |  out|    9|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_we0       |  out|    1|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_d0        |  out|    8|   ap_memory|                                   x_x2_V|         array|
|x_x3_V_address0  |  out|    9|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_ce0       |  out|    1|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_we0       |  out|    1|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_d0        |  out|    8|   ap_memory|                                   x_x3_V|         array|
|x_x4_V_address0  |  out|    9|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_ce0       |  out|    1|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_we0       |  out|    1|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_d0        |  out|    8|   ap_memory|                                   x_x4_V|         array|
|x_x5_V_address0  |  out|    9|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_ce0       |  out|    1|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_we0       |  out|    1|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_d0        |  out|    8|   ap_memory|                                   x_x5_V|         array|
|x_x6_V_address0  |  out|    9|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_ce0       |  out|    1|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_we0       |  out|    1|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_d0        |  out|    8|   ap_memory|                                   x_x6_V|         array|
|x_x7_V_address0  |  out|    9|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_ce0       |  out|    1|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_we0       |  out|    1|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_d0        |  out|    8|   ap_memory|                                   x_x7_V|         array|
+-----------------+-----+-----+------------+-----------------------------------------+--------------+

