groups:
  - name: Technical Working Group
    mailingList: OpenHW TWG Mailing List here
    mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.twg
    description: |
      The Technical Working Group has the mandate to drive the overall technical direction, development roadmap and project execution for all technology related activities within the OpenHW Group.  In doing so, the following sub Task Groups have been established.
    chairs:
      - name: Jérôme Quevremont
        company: Thales Group
        position: Co Chair
        linkedin: https://www.linkedin.com/in/j%C3%A9r%C3%B4me-qu%C3%A9vremont-245335/?originalSubdomain=fr
      - name: Vacant Position 
        position: Co Chair
    task_groups:
      - name: Cores Task Group
        mailingList: OpenHW CORE-V Cores Mailing List here
        mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.core-v.cores
        description: |
          <p>The Cores Task Group has the mandate to develop feature and functionality roadmap and the open-source IP for the cores within the OpenHW Group such as the CORE-V Family of open-source RISC-V processors.  Existing <a href="https://www.openhwgroup.org/projects/">cores Task Group projects can be found here</a>.</p>
        chairs:
          - name: Arjan Bink
            company: Silicon Laboratories
            position: Chair
            linkedin: https://www.linkedin.com/in/arjanbink/" class="btn btn-primary"><i class="fa fa-linkedin margin-right-10"></i>LinkedIn</a>
          - name: Jérôme Quévremont
            company: Thales Research & Technology
            position: Vice Chair
            linkedin: https://www.linkedin.com/in/j%C3%A9r%C3%B4me-qu%C3%A9vremont-245335/
      - name: Verification Task Group
        mailingList: OpenHW CORE-V Verification Mailing List here
        mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.core-v.verif
        description: |
          <p>The Verification Task Group has the mandate to develop best in class verification test bench environments for the cores and IP blocks developed within the OpenHW Group. Existing <a href="https://www.openhwgroup.org/projects/">Verification Task Group projects can be found here</a>.</p>
        chairs:
          - name: Jean-Roch Coulon
            company: Thales Group
            position: Co Chair
            linkedin: https://www.linkedin.com/in/jeanrochcoulon/?originalSubdomain=fr
          - name: Vacant Position 
            position: Co Chair
      - name: SW Task Group
        description: |
          <p>The SW Task Group has the mandate to define, develop and support SW tool chain, operating system ports and firmware for the cores and IP developed within the OpenHW Group. Existing <a href="https://www.openhwgroup.org/projects/">SW Task Group projects can be found here</a>.</p>
        mailingList: OpenHW CORE-V SW TG Mailing List here
        mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.core-v.sw
        chairs:
          - name: Paolo Savini
            company: Embecosm
            position: Chair
            linkedin: https://www.linkedin.com/in/paolo-savini-56b833147/
          - name: Vacant Position
            position: Vice Chair
      - name: HW Task Group
        description: |
          <p>The HW Task Group has the mandate to define, develop and support SoC and FPGA based evaluation / development platforms for the cores and IP developed within the OpenHW Group. Existing <a href="https://www.openhwgroup.org/projects/">HW Task Group projects can be found here</a>.</p>
        mailingList: OpenHW CORE-V HW TG Mailing List here
        mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.core-v.hw
        chairs:
          - name: Hugh Pollitt-Smith
            company: CMC Microsystems
            position: Chair
            linkedin: https://www.linkedin.com/in/hugh-pollitt-smith-460aba3/
          - name: Tim Saxe
            company: QuickLogic Corporation
            position: Vice Chair
            linkedin: https://www.linkedin.com/in/tim-saxe-aa281a4/
      - name: Safety and Security Task Group
        description: |
          <p>
            OpenHW Group's Safety and Security TG is the Task Group developing
            the roadmap for and implementations of Functional Safety and
            Security IP for OpenHW's cores and ASICs.
          </p>
        mailingList: OpenHW CORE-V Safety and Security Mailing List here
        mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.safety-security
        chairs:
          - name: Jaume Abella
            company: Barcelona Supercomputer Centre
            position: Co Chair
            linkedin: https://www.linkedin.com/in/jaume-abella-860575/
          - name: Chris Jones
            company: Crypto Quantique
            position: Co Chair
            linkedin: https://www.linkedin.com/in/chris-jones-1791b71/
      - name: Interconnect Task Group
        chairs:
          - name: Jonathan Balkind
            company: UC Santa Barbara
            position: Co Chair
            linkedin: https://www.linkedin.com/in/jbalkind/
          - name: César Fuguet
            company: CEA
            position: Co Chair
            linkedin: https://www.linkedin.com/in/cesar-fuguet/

  - name: Marketing Working Group
    mailingList: OpenHW MWG Mailing List here
    mailingListAnchor: https://accounts.eclipse.org/mailing-list/openhw.mwg
    description: |
       The Marketing Working Group has the mandate to drive positioning, promotion, training, University research initiatives and overall membership growth for the OpenHW Group. The following sub Task Group has been established to manage OpenHW Group University research initiatives:
    chairs:
       - name: Brent Jodoin
         company: CMC Microsystems
         position: Co Chair
         linkedin: https://www.linkedin.com/in/kdobie/
       - name: Danny Hua
         company: Futurewei Technologies
         position: Co Chair
         linkedin: https://www.linkedin.com/in/danny-hua-85186ab/
