<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_xbar_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_seven_seg_ip_0_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_seven_seg_ip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_led_ip_0_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_led_ip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_3_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_2_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_1_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_4_synth_1" LaunchDir="C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.runs/system_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

