# TCL File Generated by Component Editor 18.1
# Fri Feb 12 01:06:42 BRST 2021
# DO NOT MODIFY


# 
# SpaceWire_Demux "SpaceWire_Demux" v1.1
# rfranca 2021.02.12.01:06:42
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module SpaceWire_Demux
# 
set_module_property DESCRIPTION ""
set_module_property NAME SpaceWire_Demux
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR rfranca
set_module_property DISPLAY_NAME SpaceWire_Demux
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL spwd_spacewire_demux_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file spwd_spacewire_demux_top.vhd VHDL PATH SpaceWire_Demux/spwd_spacewire_demux_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL spwd_spacewire_demux_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file spwd_spacewire_demux_top.vhd VHDL PATH SpaceWire_Demux/spwd_spacewire_demux_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_i reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_i clk Input 1


# 
# connection point conduit_end_demux_select
# 
add_interface conduit_end_demux_select conduit end
set_interface_property conduit_end_demux_select associatedClock clock_sink
set_interface_property conduit_end_demux_select associatedReset reset_sink
set_interface_property conduit_end_demux_select ENABLED true
set_interface_property conduit_end_demux_select EXPORT_OF ""
set_interface_property conduit_end_demux_select PORT_NAME_MAP ""
set_interface_property conduit_end_demux_select CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_demux_select SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_demux_select demux_select_i demux_select_signal Input 2


# 
# connection point conduit_end_spacewire_channel
# 
add_interface conduit_end_spacewire_channel conduit end
set_interface_property conduit_end_spacewire_channel associatedClock clock_sink
set_interface_property conduit_end_spacewire_channel associatedReset reset_sink
set_interface_property conduit_end_spacewire_channel ENABLED true
set_interface_property conduit_end_spacewire_channel EXPORT_OF ""
set_interface_property conduit_end_spacewire_channel PORT_NAME_MAP ""
set_interface_property conduit_end_spacewire_channel CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_spacewire_channel SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_spacewire_channel spw_link_command_enable_i spw_link_command_enable_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_link_command_autostart_i spw_link_command_autostart_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_link_command_linkstart_i spw_link_command_linkstart_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_link_command_linkdis_i spw_link_command_linkdis_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_link_command_txdivcnt_i spw_link_command_txdivcnt_signal Input 8
add_interface_port conduit_end_spacewire_channel spw_timecode_tx_tick_in_i spw_timecode_tx_tick_in_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_timecode_tx_ctrl_in_i spw_timecode_tx_ctrl_in_signal Input 2
add_interface_port conduit_end_spacewire_channel spw_timecode_tx_time_in_i spw_timecode_tx_time_in_signal Input 6
add_interface_port conduit_end_spacewire_channel spw_data_rx_command_rxread_i spw_data_rx_command_rxread_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_data_tx_command_txwrite_i spw_data_tx_command_txwrite_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_data_tx_command_txflag_i spw_data_tx_command_txflag_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_data_tx_command_txdata_i spw_data_tx_command_txdata_signal Input 8
add_interface_port conduit_end_spacewire_channel spw_errinj_ctrl_start_errinj_i spw_errinj_ctrl_start_errinj_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_errinj_ctrl_reset_errinj_i spw_errinj_ctrl_reset_errinj_signal Input 1
add_interface_port conduit_end_spacewire_channel spw_errinj_ctrl_errinj_code_i spw_errinj_ctrl_errinj_code_signal Input 4
add_interface_port conduit_end_spacewire_channel spw_link_status_started_o spw_link_status_started_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_status_connecting_o spw_link_status_connecting_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_status_running_o spw_link_status_running_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_error_errdisc_o spw_link_error_errdisc_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_error_errpar_o spw_link_error_errpar_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_error_erresc_o spw_link_error_erresc_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_link_error_errcred_o spw_link_error_errcred_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_timecode_rx_tick_out_o spw_timecode_rx_tick_out_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_timecode_rx_ctrl_out_o spw_timecode_rx_ctrl_out_signal Output 2
add_interface_port conduit_end_spacewire_channel spw_timecode_rx_time_out_o spw_timecode_rx_time_out_signal Output 6
add_interface_port conduit_end_spacewire_channel spw_data_rx_status_rxvalid_o spw_data_rx_status_rxvalid_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_data_rx_status_rxhalff_o spw_data_rx_status_rxhalff_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_data_rx_status_rxflag_o spw_data_rx_status_rxflag_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_data_rx_status_rxdata_o spw_data_rx_status_rxdata_signal Output 8
add_interface_port conduit_end_spacewire_channel spw_data_tx_status_txrdy_o spw_data_tx_status_txrdy_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_data_tx_status_txhalff_o spw_data_tx_status_txhalff_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_errinj_ctrl_errinj_busy_o spw_errinj_ctrl_errinj_busy_signal Output 1
add_interface_port conduit_end_spacewire_channel spw_errinj_ctrl_errinj_ready_o spw_errinj_ctrl_errinj_ready_signal Output 1


# 
# connection point conduit_end_spacewire_controller_0
# 
add_interface conduit_end_spacewire_controller_0 conduit end
set_interface_property conduit_end_spacewire_controller_0 associatedClock clock_sink
set_interface_property conduit_end_spacewire_controller_0 associatedReset reset_sink
set_interface_property conduit_end_spacewire_controller_0 ENABLED true
set_interface_property conduit_end_spacewire_controller_0 EXPORT_OF ""
set_interface_property conduit_end_spacewire_controller_0 PORT_NAME_MAP ""
set_interface_property conduit_end_spacewire_controller_0 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_spacewire_controller_0 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_status_started_i spw_link_status_started_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_status_connecting_i spw_link_status_connecting_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_status_running_i spw_link_status_running_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_error_errdisc_i spw_link_error_errdisc_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_error_errpar_i spw_link_error_errpar_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_error_erresc_i spw_link_error_erresc_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_error_errcred_i spw_link_error_errcred_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_rx_tick_out_i spw_timecode_rx_tick_out_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_rx_ctrl_out_i spw_timecode_rx_ctrl_out_signal Input 2
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_rx_time_out_i spw_timecode_rx_time_out_signal Input 6
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_rx_status_rxvalid_i spw_data_rx_status_rxvalid_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_rx_status_rxhalff_i spw_data_rx_status_rxhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_rx_status_rxflag_i spw_data_rx_status_rxflag_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_rx_status_rxdata_i spw_data_rx_status_rxdata_signal Input 8
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_tx_status_txrdy_i spw_data_tx_status_txrdy_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_tx_status_txhalff_i spw_data_tx_status_txhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_errinj_ctrl_errinj_busy_i spw_errinj_ctrl_errinj_busy_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_errinj_ctrl_errinj_ready_i spw_errinj_ctrl_errinj_ready_signal Input 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_command_enable_o spw_link_command_enable_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_command_autostart_o spw_link_command_autostart_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_command_linkstart_o spw_link_command_linkstart_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_command_linkdis_o spw_link_command_linkdis_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_link_command_txdivcnt_o spw_link_command_txdivcnt_signal Output 8
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_tx_tick_in_o spw_timecode_tx_tick_in_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_tx_ctrl_in_o spw_timecode_tx_ctrl_in_signal Output 2
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_timecode_tx_time_in_o spw_timecode_tx_time_in_signal Output 6
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_rx_command_rxread_o spw_data_rx_command_rxread_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_tx_command_txwrite_o spw_data_tx_command_txwrite_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_tx_command_txflag_o spw_data_tx_command_txflag_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_data_tx_command_txdata_o spw_data_tx_command_txdata_signal Output 8
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_errinj_ctrl_start_errinj_o spw_errinj_ctrl_start_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_errinj_ctrl_reset_errinj_o spw_errinj_ctrl_reset_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller_0 spw_ct0_errinj_ctrl_errinj_code_o spw_errinj_ctrl_errinj_code_signal Output 4


# 
# connection point conduit_end_spacewire_controller_1
# 
add_interface conduit_end_spacewire_controller_1 conduit end
set_interface_property conduit_end_spacewire_controller_1 associatedClock clock_sink
set_interface_property conduit_end_spacewire_controller_1 associatedReset reset_sink
set_interface_property conduit_end_spacewire_controller_1 ENABLED true
set_interface_property conduit_end_spacewire_controller_1 EXPORT_OF ""
set_interface_property conduit_end_spacewire_controller_1 PORT_NAME_MAP ""
set_interface_property conduit_end_spacewire_controller_1 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_spacewire_controller_1 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_status_started_i spw_link_status_started_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_status_connecting_i spw_link_status_connecting_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_status_running_i spw_link_status_running_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_error_errdisc_i spw_link_error_errdisc_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_error_errpar_i spw_link_error_errpar_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_error_erresc_i spw_link_error_erresc_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_error_errcred_i spw_link_error_errcred_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_rx_tick_out_i spw_timecode_rx_tick_out_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_rx_ctrl_out_i spw_timecode_rx_ctrl_out_signal Input 2
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_rx_time_out_i spw_timecode_rx_time_out_signal Input 6
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_rx_status_rxvalid_i spw_data_rx_status_rxvalid_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_rx_status_rxhalff_i spw_data_rx_status_rxhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_rx_status_rxflag_i spw_data_rx_status_rxflag_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_rx_status_rxdata_i spw_data_rx_status_rxdata_signal Input 8
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_tx_status_txrdy_i spw_data_tx_status_txrdy_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_tx_status_txhalff_i spw_data_tx_status_txhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_errinj_ctrl_errinj_busy_i spw_errinj_ctrl_errinj_busy_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_errinj_ctrl_errinj_ready_i spw_errinj_ctrl_errinj_ready_signal Input 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_command_enable_o spw_link_command_enable_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_command_autostart_o spw_link_command_autostart_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_command_linkstart_o spw_link_command_linkstart_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_command_linkdis_o spw_link_command_linkdis_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_link_command_txdivcnt_o spw_link_command_txdivcnt_signal Output 8
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_tx_tick_in_o spw_timecode_tx_tick_in_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_tx_ctrl_in_o spw_timecode_tx_ctrl_in_signal Output 2
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_timecode_tx_time_in_o spw_timecode_tx_time_in_signal Output 6
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_rx_command_rxread_o spw_data_rx_command_rxread_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_tx_command_txwrite_o spw_data_tx_command_txwrite_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_tx_command_txflag_o spw_data_tx_command_txflag_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_data_tx_command_txdata_o spw_data_tx_command_txdata_signal Output 8
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_errinj_ctrl_start_errinj_o spw_errinj_ctrl_start_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_errinj_ctrl_reset_errinj_o spw_errinj_ctrl_reset_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller_1 spw_ct1_errinj_ctrl_errinj_code_o spw_errinj_ctrl_errinj_code_signal Output 4

