# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pwm_generator_1.0/hdl/pwm_generator_v1_0.vhd" \
"../../../../pwm_generator_1.0/hdl/pwm_generator_v1_0_S_AXI_DUTY.vhd" \

# Do not sort compile order
nosort
