

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 22:13:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_best_unroll_best (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  20|      -|      -|    -|
|Expression       |        -|   -|      0|    124|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    656|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     37|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  20|     38|    817|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  25|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_8s_8_1_1_U1   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U2   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U3   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U4   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U5   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U6   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U7   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U8   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U9   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U10  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U11  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U12  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U13  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U14  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U15  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U16  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 656|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U17  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U18  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U19  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U20  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U21  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U22  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U23  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U24  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U25  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U26  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U27  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U28  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U29  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U30  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U31  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U32  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U33  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U34  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U35  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U36  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln39_10_fu_365_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln39_14_fu_323_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln39_18_fu_375_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln39_22_fu_337_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln39_26_fu_385_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln39_2_fu_355_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln39_30_fu_351_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln39_6_fu_307_p2   |         +|   0|  0|  15|           8|           8|
    |img_out_0              |         +|   0|  0|   8|           8|           8|
    |img_out_1              |         +|   0|  0|   8|           8|           8|
    |img_out_2              |         +|   0|  0|   8|           8|           8|
    |img_out_3              |         +|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 124|          96|          96|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln39_14_reg_781  |  8|   0|    8|          0|
    |add_ln39_22_reg_796  |  8|   0|    8|          0|
    |add_ln39_30_reg_811  |  8|   0|    8|          0|
    |add_ln39_6_reg_766   |  8|   0|    8|          0|
    |ap_CS_fsm            |  6|   0|    6|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 38|   0|   38|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_0          |   in|    8|     ap_none|      img_in_0|       pointer|
|img_in_1          |   in|    8|     ap_none|      img_in_1|       pointer|
|img_in_2          |   in|    8|     ap_none|      img_in_2|       pointer|
|img_in_3          |   in|    8|     ap_none|      img_in_3|       pointer|
|img_in_4          |   in|    8|     ap_none|      img_in_4|       pointer|
|img_in_5          |   in|    8|     ap_none|      img_in_5|       pointer|
|img_in_6          |   in|    8|     ap_none|      img_in_6|       pointer|
|img_in_7          |   in|    8|     ap_none|      img_in_7|       pointer|
|img_in_8          |   in|    8|     ap_none|      img_in_8|       pointer|
|img_in_9          |   in|    8|     ap_none|      img_in_9|       pointer|
|img_in_10         |   in|    8|     ap_none|     img_in_10|       pointer|
|img_in_11         |   in|    8|     ap_none|     img_in_11|       pointer|
|img_in_12         |   in|    8|     ap_none|     img_in_12|       pointer|
|img_in_13         |   in|    8|     ap_none|     img_in_13|       pointer|
|img_in_14         |   in|    8|     ap_none|     img_in_14|       pointer|
|img_in_15         |   in|    8|     ap_none|     img_in_15|       pointer|
|img_out_0         |  out|    8|      ap_vld|     img_out_0|       pointer|
|img_out_0_ap_vld  |  out|    1|      ap_vld|     img_out_0|       pointer|
|img_out_1         |  out|    8|      ap_vld|     img_out_1|       pointer|
|img_out_1_ap_vld  |  out|    1|      ap_vld|     img_out_1|       pointer|
|img_out_2         |  out|    8|      ap_vld|     img_out_2|       pointer|
|img_out_2_ap_vld  |  out|    1|      ap_vld|     img_out_2|       pointer|
|img_out_3         |  out|    8|      ap_vld|     img_out_3|       pointer|
|img_out_3_ap_vld  |  out|    1|      ap_vld|     img_out_3|       pointer|
|weights_0         |   in|    8|     ap_none|     weights_0|       pointer|
|weights_1         |   in|    8|     ap_none|     weights_1|       pointer|
|weights_2         |   in|    8|     ap_none|     weights_2|       pointer|
|weights_3         |   in|    8|     ap_none|     weights_3|       pointer|
|weights_4         |   in|    8|     ap_none|     weights_4|       pointer|
|weights_5         |   in|    8|     ap_none|     weights_5|       pointer|
|weights_6         |   in|    8|     ap_none|     weights_6|       pointer|
|weights_7         |   in|    8|     ap_none|     weights_7|       pointer|
|weights_8         |   in|    8|     ap_none|     weights_8|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_10" [conv2D0.cpp:23]   --->   Operation 7 'read' 'img_in_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_11" [conv2D0.cpp:23]   --->   Operation 8 'read' 'img_in_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_14" [conv2D0.cpp:23]   --->   Operation 9 'read' 'img_in_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_15" [conv2D0.cpp:23]   --->   Operation 10 'read' 'img_in_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_8" [conv2D0.cpp:26]   --->   Operation 11 'read' 'weights_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_7 = mul i8 %weights_8_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 12 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_12)   --->   "%mul_ln39_16 = mul i8 %weights_8_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 13 'mul' 'mul_ln39_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_20)   --->   "%mul_ln39_25 = mul i8 %weights_8_read, i8 %img_in_14_read" [conv2D0.cpp:39]   --->   Operation 14 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_28)   --->   "%mul_ln39_34 = mul i8 %weights_8_read, i8 %img_in_15_read" [conv2D0.cpp:39]   --->   Operation 15 'mul' 'mul_ln39_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%img_in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_6" [conv2D0.cpp:23]   --->   Operation 16 'read' 'img_in_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%img_in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_7" [conv2D0.cpp:23]   --->   Operation 17 'read' 'img_in_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%img_in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_8" [conv2D0.cpp:23]   --->   Operation 18 'read' 'img_in_8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%img_in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_9" [conv2D0.cpp:23]   --->   Operation 19 'read' 'img_in_9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%img_in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_12" [conv2D0.cpp:23]   --->   Operation 20 'read' 'img_in_12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%img_in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_13" [conv2D0.cpp:23]   --->   Operation 21 'read' 'img_in_13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%weights_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_5" [conv2D0.cpp:26]   --->   Operation 22 'read' 'weights_5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%weights_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_6" [conv2D0.cpp:26]   --->   Operation 23 'read' 'weights_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i8 %weights_5_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 24 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_5 = mul i8 %weights_6_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 25 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_7 = mul i8 %weights_8_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 26 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_11)   --->   "%mul_ln39_13 = mul i8 %weights_5_read, i8 %img_in_7_read" [conv2D0.cpp:39]   --->   Operation 27 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_13)   --->   "%mul_ln39_14 = mul i8 %weights_6_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 28 'mul' 'mul_ln39_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_12)   --->   "%mul_ln39_16 = mul i8 %weights_8_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 29 'mul' 'mul_ln39_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_19)   --->   "%mul_ln39_22 = mul i8 %weights_5_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 30 'mul' 'mul_ln39_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_21)   --->   "%mul_ln39_23 = mul i8 %weights_6_read, i8 %img_in_12_read" [conv2D0.cpp:39]   --->   Operation 31 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_20)   --->   "%mul_ln39_25 = mul i8 %weights_8_read, i8 %img_in_14_read" [conv2D0.cpp:39]   --->   Operation 32 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_27)   --->   "%mul_ln39_31 = mul i8 %weights_5_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 33 'mul' 'mul_ln39_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_29)   --->   "%mul_ln39_32 = mul i8 %weights_6_read, i8 %img_in_13_read" [conv2D0.cpp:39]   --->   Operation 34 'mul' 'mul_ln39_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_28)   --->   "%mul_ln39_34 = mul i8 %weights_8_read, i8 %img_in_15_read" [conv2D0.cpp:39]   --->   Operation 35 'mul' 'mul_ln39_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.27>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%img_in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_0" [conv2D0.cpp:23]   --->   Operation 36 'read' 'img_in_0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%img_in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_1" [conv2D0.cpp:23]   --->   Operation 37 'read' 'img_in_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%img_in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_4" [conv2D0.cpp:23]   --->   Operation 38 'read' 'img_in_4_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%img_in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_5" [conv2D0.cpp:23]   --->   Operation 39 'read' 'img_in_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weights_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_0" [conv2D0.cpp:26]   --->   Operation 40 'read' 'weights_0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_3" [conv2D0.cpp:26]   --->   Operation 41 'read' 'weights_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weights_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_7" [conv2D0.cpp:26]   --->   Operation 42 'read' 'weights_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%acc = mul i8 %weights_0_read, i8 %img_in_0_read" [conv2D0.cpp:39]   --->   Operation 43 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i8 %weights_3_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 44 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i8 %weights_5_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 45 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_5 = mul i8 %weights_6_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 46 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (4.17ns)   --->   "%mul_ln39_6 = mul i8 %weights_7_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 47 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_7 = mul i8 %weights_8_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 48 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_4 = add i8 %mul_ln39_6, i8 %mul_ln39_7" [conv2D0.cpp:39]   --->   Operation 49 'add' 'add_ln39_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_8)   --->   "%acc_2 = mul i8 %weights_0_read, i8 %img_in_1_read" [conv2D0.cpp:39]   --->   Operation 50 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_9)   --->   "%mul_ln39_11 = mul i8 %weights_3_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 51 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_11)   --->   "%mul_ln39_13 = mul i8 %weights_5_read, i8 %img_in_7_read" [conv2D0.cpp:39]   --->   Operation 52 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_13)   --->   "%mul_ln39_14 = mul i8 %weights_6_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 53 'mul' 'mul_ln39_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (4.17ns)   --->   "%mul_ln39_15 = mul i8 %weights_7_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 54 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_12)   --->   "%mul_ln39_16 = mul i8 %weights_8_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 55 'mul' 'mul_ln39_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_12 = add i8 %mul_ln39_15, i8 %mul_ln39_16" [conv2D0.cpp:39]   --->   Operation 56 'add' 'add_ln39_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_16)   --->   "%acc_4 = mul i8 %weights_0_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 57 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_17)   --->   "%mul_ln39_20 = mul i8 %weights_3_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 58 'mul' 'mul_ln39_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_19)   --->   "%mul_ln39_22 = mul i8 %weights_5_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 59 'mul' 'mul_ln39_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_21)   --->   "%mul_ln39_23 = mul i8 %weights_6_read, i8 %img_in_12_read" [conv2D0.cpp:39]   --->   Operation 60 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (4.17ns)   --->   "%mul_ln39_24 = mul i8 %weights_7_read, i8 %img_in_13_read" [conv2D0.cpp:39]   --->   Operation 61 'mul' 'mul_ln39_24' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_20)   --->   "%mul_ln39_25 = mul i8 %weights_8_read, i8 %img_in_14_read" [conv2D0.cpp:39]   --->   Operation 62 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_20 = add i8 %mul_ln39_24, i8 %mul_ln39_25" [conv2D0.cpp:39]   --->   Operation 63 'add' 'add_ln39_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_24)   --->   "%acc_6 = mul i8 %weights_0_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 64 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_25)   --->   "%mul_ln39_29 = mul i8 %weights_3_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 65 'mul' 'mul_ln39_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_27)   --->   "%mul_ln39_31 = mul i8 %weights_5_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 66 'mul' 'mul_ln39_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_29)   --->   "%mul_ln39_32 = mul i8 %weights_6_read, i8 %img_in_13_read" [conv2D0.cpp:39]   --->   Operation 67 'mul' 'mul_ln39_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (4.17ns)   --->   "%mul_ln39_33 = mul i8 %weights_7_read, i8 %img_in_14_read" [conv2D0.cpp:39]   --->   Operation 68 'mul' 'mul_ln39_33' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_28)   --->   "%mul_ln39_34 = mul i8 %weights_8_read, i8 %img_in_15_read" [conv2D0.cpp:39]   --->   Operation 69 'mul' 'mul_ln39_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_28 = add i8 %mul_ln39_33, i8 %mul_ln39_34" [conv2D0.cpp:39]   --->   Operation 70 'add' 'add_ln39_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%weights_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_4" [conv2D0.cpp:26]   --->   Operation 71 'read' 'weights_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%acc = mul i8 %weights_0_read, i8 %img_in_0_read" [conv2D0.cpp:39]   --->   Operation 72 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i8 %weights_3_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 73 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (4.17ns)   --->   "%mul_ln39_3 = mul i8 %weights_4_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 74 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i8 %weights_5_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 75 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_5 = mul i8 %weights_6_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 76 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i8 %mul_ln39_3, i8 %mul_ln39_4" [conv2D0.cpp:39]   --->   Operation 77 'add' 'add_ln39_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_4 = add i8 %mul_ln39_6, i8 %mul_ln39_7" [conv2D0.cpp:39]   --->   Operation 78 'add' 'add_ln39_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_5 = add i8 %add_ln39_4, i8 %mul_ln39_5" [conv2D0.cpp:39]   --->   Operation 79 'add' 'add_ln39_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_8)   --->   "%acc_2 = mul i8 %weights_0_read, i8 %img_in_1_read" [conv2D0.cpp:39]   --->   Operation 80 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_9)   --->   "%mul_ln39_11 = mul i8 %weights_3_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 81 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln39_12 = mul i8 %weights_4_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 82 'mul' 'mul_ln39_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_11)   --->   "%mul_ln39_13 = mul i8 %weights_5_read, i8 %img_in_7_read" [conv2D0.cpp:39]   --->   Operation 83 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_13)   --->   "%mul_ln39_14 = mul i8 %weights_6_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 84 'mul' 'mul_ln39_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_11 = add i8 %mul_ln39_12, i8 %mul_ln39_13" [conv2D0.cpp:39]   --->   Operation 85 'add' 'add_ln39_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_12 = add i8 %mul_ln39_15, i8 %mul_ln39_16" [conv2D0.cpp:39]   --->   Operation 86 'add' 'add_ln39_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_13 = add i8 %add_ln39_12, i8 %mul_ln39_14" [conv2D0.cpp:39]   --->   Operation 87 'add' 'add_ln39_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_16)   --->   "%acc_4 = mul i8 %weights_0_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 88 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_17)   --->   "%mul_ln39_20 = mul i8 %weights_3_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 89 'mul' 'mul_ln39_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (4.17ns)   --->   "%mul_ln39_21 = mul i8 %weights_4_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 90 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_19)   --->   "%mul_ln39_22 = mul i8 %weights_5_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 91 'mul' 'mul_ln39_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_21)   --->   "%mul_ln39_23 = mul i8 %weights_6_read, i8 %img_in_12_read" [conv2D0.cpp:39]   --->   Operation 92 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_19 = add i8 %mul_ln39_21, i8 %mul_ln39_22" [conv2D0.cpp:39]   --->   Operation 93 'add' 'add_ln39_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_20 = add i8 %mul_ln39_24, i8 %mul_ln39_25" [conv2D0.cpp:39]   --->   Operation 94 'add' 'add_ln39_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_21 = add i8 %add_ln39_20, i8 %mul_ln39_23" [conv2D0.cpp:39]   --->   Operation 95 'add' 'add_ln39_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_24)   --->   "%acc_6 = mul i8 %weights_0_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 96 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_25)   --->   "%mul_ln39_29 = mul i8 %weights_3_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 97 'mul' 'mul_ln39_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (4.17ns)   --->   "%mul_ln39_30 = mul i8 %weights_4_read, i8 %img_in_10_read" [conv2D0.cpp:39]   --->   Operation 98 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_27)   --->   "%mul_ln39_31 = mul i8 %weights_5_read, i8 %img_in_11_read" [conv2D0.cpp:39]   --->   Operation 99 'mul' 'mul_ln39_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_29)   --->   "%mul_ln39_32 = mul i8 %weights_6_read, i8 %img_in_13_read" [conv2D0.cpp:39]   --->   Operation 100 'mul' 'mul_ln39_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_27 = add i8 %mul_ln39_30, i8 %mul_ln39_31" [conv2D0.cpp:39]   --->   Operation 101 'add' 'add_ln39_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_28 = add i8 %mul_ln39_33, i8 %mul_ln39_34" [conv2D0.cpp:39]   --->   Operation 102 'add' 'add_ln39_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_29 = add i8 %add_ln39_28, i8 %mul_ln39_32" [conv2D0.cpp:39]   --->   Operation 103 'add' 'add_ln39_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%img_in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_2" [conv2D0.cpp:23]   --->   Operation 104 'read' 'img_in_2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%img_in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_3" [conv2D0.cpp:23]   --->   Operation 105 'read' 'img_in_3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%weights_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_1" [conv2D0.cpp:26]   --->   Operation 106 'read' 'weights_1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%weights_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %weights_2" [conv2D0.cpp:26]   --->   Operation 107 'read' 'weights_2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%acc = mul i8 %weights_0_read, i8 %img_in_0_read" [conv2D0.cpp:39]   --->   Operation 108 'mul' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (4.17ns)   --->   "%mul_ln39 = mul i8 %weights_1_read, i8 %img_in_1_read" [conv2D0.cpp:39]   --->   Operation 109 'mul' 'mul_ln39' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (4.17ns)   --->   "%mul_ln39_1 = mul i8 %weights_2_read, i8 %img_in_2_read" [conv2D0.cpp:39]   --->   Operation 110 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i8 %weights_3_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 111 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i8 %mul_ln39, i8 %acc" [conv2D0.cpp:39]   --->   Operation 112 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i8 %mul_ln39_1, i8 %mul_ln39_2" [conv2D0.cpp:39]   --->   Operation 113 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i8 %mul_ln39_3, i8 %mul_ln39_4" [conv2D0.cpp:39]   --->   Operation 114 'add' 'add_ln39_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_5 = add i8 %add_ln39_4, i8 %mul_ln39_5" [conv2D0.cpp:39]   --->   Operation 115 'add' 'add_ln39_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln39_6 = add i8 %add_ln39_5, i8 %add_ln39_3" [conv2D0.cpp:39]   --->   Operation 116 'add' 'add_ln39_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_8)   --->   "%acc_2 = mul i8 %weights_0_read, i8 %img_in_1_read" [conv2D0.cpp:39]   --->   Operation 117 'mul' 'acc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (4.17ns)   --->   "%mul_ln39_9 = mul i8 %weights_1_read, i8 %img_in_2_read" [conv2D0.cpp:39]   --->   Operation 118 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (4.17ns)   --->   "%mul_ln39_10 = mul i8 %weights_2_read, i8 %img_in_3_read" [conv2D0.cpp:39]   --->   Operation 119 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_9)   --->   "%mul_ln39_11 = mul i8 %weights_3_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 120 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_8 = add i8 %mul_ln39_9, i8 %acc_2" [conv2D0.cpp:39]   --->   Operation 121 'add' 'add_ln39_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_9 = add i8 %mul_ln39_10, i8 %mul_ln39_11" [conv2D0.cpp:39]   --->   Operation 122 'add' 'add_ln39_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_11 = add i8 %mul_ln39_12, i8 %mul_ln39_13" [conv2D0.cpp:39]   --->   Operation 123 'add' 'add_ln39_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_13 = add i8 %add_ln39_12, i8 %mul_ln39_14" [conv2D0.cpp:39]   --->   Operation 124 'add' 'add_ln39_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.91ns)   --->   "%add_ln39_14 = add i8 %add_ln39_13, i8 %add_ln39_11" [conv2D0.cpp:39]   --->   Operation 125 'add' 'add_ln39_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_16)   --->   "%acc_4 = mul i8 %weights_0_read, i8 %img_in_4_read" [conv2D0.cpp:39]   --->   Operation 126 'mul' 'acc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (4.17ns)   --->   "%mul_ln39_18 = mul i8 %weights_1_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 127 'mul' 'mul_ln39_18' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (4.17ns)   --->   "%mul_ln39_19 = mul i8 %weights_2_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 128 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_17)   --->   "%mul_ln39_20 = mul i8 %weights_3_read, i8 %img_in_8_read" [conv2D0.cpp:39]   --->   Operation 129 'mul' 'mul_ln39_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_16 = add i8 %mul_ln39_18, i8 %acc_4" [conv2D0.cpp:39]   --->   Operation 130 'add' 'add_ln39_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_17 = add i8 %mul_ln39_19, i8 %mul_ln39_20" [conv2D0.cpp:39]   --->   Operation 131 'add' 'add_ln39_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_19 = add i8 %mul_ln39_21, i8 %mul_ln39_22" [conv2D0.cpp:39]   --->   Operation 132 'add' 'add_ln39_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_21 = add i8 %add_ln39_20, i8 %mul_ln39_23" [conv2D0.cpp:39]   --->   Operation 133 'add' 'add_ln39_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (1.91ns)   --->   "%add_ln39_22 = add i8 %add_ln39_21, i8 %add_ln39_19" [conv2D0.cpp:39]   --->   Operation 134 'add' 'add_ln39_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_24)   --->   "%acc_6 = mul i8 %weights_0_read, i8 %img_in_5_read" [conv2D0.cpp:39]   --->   Operation 135 'mul' 'acc_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (4.17ns)   --->   "%mul_ln39_27 = mul i8 %weights_1_read, i8 %img_in_6_read" [conv2D0.cpp:39]   --->   Operation 136 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (4.17ns)   --->   "%mul_ln39_28 = mul i8 %weights_2_read, i8 %img_in_7_read" [conv2D0.cpp:39]   --->   Operation 137 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_25)   --->   "%mul_ln39_29 = mul i8 %weights_3_read, i8 %img_in_9_read" [conv2D0.cpp:39]   --->   Operation 138 'mul' 'mul_ln39_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_24 = add i8 %mul_ln39_27, i8 %acc_6" [conv2D0.cpp:39]   --->   Operation 139 'add' 'add_ln39_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_25 = add i8 %mul_ln39_28, i8 %mul_ln39_29" [conv2D0.cpp:39]   --->   Operation 140 'add' 'add_ln39_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_27 = add i8 %mul_ln39_30, i8 %mul_ln39_31" [conv2D0.cpp:39]   --->   Operation 141 'add' 'add_ln39_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_29 = add i8 %add_ln39_28, i8 %mul_ln39_32" [conv2D0.cpp:39]   --->   Operation 142 'add' 'add_ln39_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (1.91ns)   --->   "%add_ln39_30 = add i8 %add_ln39_29, i8 %add_ln39_27" [conv2D0.cpp:39]   --->   Operation 143 'add' 'add_ln39_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.76>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2D0.cpp:7]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_0"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_1"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_2"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_3"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_4"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_5"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_6"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_7"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_8"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_9"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_10"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_11"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_12"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_13"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_14"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_15"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_0"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_1"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_2"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_3"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_0"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_1"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_2"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_3"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_4"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_5"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_6"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_7"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_8"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i8 %mul_ln39, i8 %acc" [conv2D0.cpp:39]   --->   Operation 203 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i8 %mul_ln39_1, i8 %mul_ln39_2" [conv2D0.cpp:39]   --->   Operation 204 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_2 = add i8 %add_ln39_1, i8 %add_ln39" [conv2D0.cpp:39]   --->   Operation 205 'add' 'add_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln39_6, i8 %add_ln39_2" [conv2D0.cpp:39]   --->   Operation 206 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_8 = add i8 %mul_ln39_9, i8 %acc_2" [conv2D0.cpp:39]   --->   Operation 207 'add' 'add_ln39_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_9 = add i8 %mul_ln39_10, i8 %mul_ln39_11" [conv2D0.cpp:39]   --->   Operation 208 'add' 'add_ln39_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_10 = add i8 %add_ln39_9, i8 %add_ln39_8" [conv2D0.cpp:39]   --->   Operation 209 'add' 'add_ln39_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_3 = add i8 %add_ln39_14, i8 %add_ln39_10" [conv2D0.cpp:39]   --->   Operation 210 'add' 'acc_3' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_16 = add i8 %mul_ln39_18, i8 %acc_4" [conv2D0.cpp:39]   --->   Operation 211 'add' 'add_ln39_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_17 = add i8 %mul_ln39_19, i8 %mul_ln39_20" [conv2D0.cpp:39]   --->   Operation 212 'add' 'add_ln39_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_18 = add i8 %add_ln39_17, i8 %add_ln39_16" [conv2D0.cpp:39]   --->   Operation 213 'add' 'add_ln39_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_5 = add i8 %add_ln39_22, i8 %add_ln39_18" [conv2D0.cpp:39]   --->   Operation 214 'add' 'acc_5' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_24 = add i8 %mul_ln39_27, i8 %acc_6" [conv2D0.cpp:39]   --->   Operation 215 'add' 'add_ln39_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_25 = add i8 %mul_ln39_28, i8 %mul_ln39_29" [conv2D0.cpp:39]   --->   Operation 216 'add' 'add_ln39_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_26 = add i8 %add_ln39_25, i8 %add_ln39_24" [conv2D0.cpp:39]   --->   Operation 217 'add' 'add_ln39_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_7 = add i8 %add_ln39_30, i8 %add_ln39_26" [conv2D0.cpp:39]   --->   Operation 218 'add' 'acc_7' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_0, i8 %acc_1" [conv2D0.cpp:48]   --->   Operation 219 'write' 'write_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_1, i8 %acc_3" [conv2D0.cpp:48]   --->   Operation 220 'write' 'write_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_2, i8 %acc_5" [conv2D0.cpp:48]   --->   Operation 221 'write' 'write_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_3, i8 %acc_7" [conv2D0.cpp:48]   --->   Operation 222 'write' 'write_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [conv2D0.cpp:49]   --->   Operation 223 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weights_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_in_10_read    (read         ) [ 0011100]
img_in_11_read    (read         ) [ 0011100]
img_in_14_read    (read         ) [ 0011000]
img_in_15_read    (read         ) [ 0011000]
weights_8_read    (read         ) [ 0011000]
img_in_6_read     (read         ) [ 0001110]
img_in_7_read     (read         ) [ 0001110]
img_in_8_read     (read         ) [ 0001110]
img_in_9_read     (read         ) [ 0001110]
img_in_12_read    (read         ) [ 0001100]
img_in_13_read    (read         ) [ 0001100]
weights_5_read    (read         ) [ 0001100]
weights_6_read    (read         ) [ 0001100]
img_in_0_read     (read         ) [ 0000110]
img_in_1_read     (read         ) [ 0000110]
img_in_4_read     (read         ) [ 0000110]
img_in_5_read     (read         ) [ 0000110]
weights_0_read    (read         ) [ 0000110]
weights_3_read    (read         ) [ 0000110]
weights_7_read    (read         ) [ 0000000]
mul_ln39_6        (mul          ) [ 0000100]
mul_ln39_7        (mul          ) [ 0000100]
mul_ln39_15       (mul          ) [ 0000100]
mul_ln39_16       (mul          ) [ 0000100]
mul_ln39_24       (mul          ) [ 0000100]
mul_ln39_25       (mul          ) [ 0000100]
mul_ln39_33       (mul          ) [ 0000100]
mul_ln39_34       (mul          ) [ 0000100]
weights_4_read    (read         ) [ 0000000]
mul_ln39_3        (mul          ) [ 0000010]
mul_ln39_4        (mul          ) [ 0000010]
mul_ln39_5        (mul          ) [ 0000010]
add_ln39_4        (add          ) [ 0000010]
mul_ln39_12       (mul          ) [ 0000010]
mul_ln39_13       (mul          ) [ 0000010]
mul_ln39_14       (mul          ) [ 0000010]
add_ln39_12       (add          ) [ 0000010]
mul_ln39_21       (mul          ) [ 0000010]
mul_ln39_22       (mul          ) [ 0000010]
mul_ln39_23       (mul          ) [ 0000010]
add_ln39_20       (add          ) [ 0000010]
mul_ln39_30       (mul          ) [ 0000010]
mul_ln39_31       (mul          ) [ 0000010]
mul_ln39_32       (mul          ) [ 0000010]
add_ln39_28       (add          ) [ 0000010]
img_in_2_read     (read         ) [ 0000000]
img_in_3_read     (read         ) [ 0000000]
weights_1_read    (read         ) [ 0000000]
weights_2_read    (read         ) [ 0000000]
acc               (mul          ) [ 0000001]
mul_ln39          (mul          ) [ 0000001]
mul_ln39_1        (mul          ) [ 0000001]
mul_ln39_2        (mul          ) [ 0000001]
add_ln39_3        (add          ) [ 0000000]
add_ln39_5        (add          ) [ 0000000]
add_ln39_6        (add          ) [ 0000001]
acc_2             (mul          ) [ 0000001]
mul_ln39_9        (mul          ) [ 0000001]
mul_ln39_10       (mul          ) [ 0000001]
mul_ln39_11       (mul          ) [ 0000001]
add_ln39_11       (add          ) [ 0000000]
add_ln39_13       (add          ) [ 0000000]
add_ln39_14       (add          ) [ 0000001]
acc_4             (mul          ) [ 0000001]
mul_ln39_18       (mul          ) [ 0000001]
mul_ln39_19       (mul          ) [ 0000001]
mul_ln39_20       (mul          ) [ 0000001]
add_ln39_19       (add          ) [ 0000000]
add_ln39_21       (add          ) [ 0000000]
add_ln39_22       (add          ) [ 0000001]
acc_6             (mul          ) [ 0000001]
mul_ln39_27       (mul          ) [ 0000001]
mul_ln39_28       (mul          ) [ 0000001]
mul_ln39_29       (mul          ) [ 0000001]
add_ln39_27       (add          ) [ 0000000]
add_ln39_29       (add          ) [ 0000000]
add_ln39_30       (add          ) [ 0000001]
spectopmodule_ln7 (spectopmodule) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
add_ln39          (add          ) [ 0000000]
add_ln39_1        (add          ) [ 0000000]
add_ln39_2        (add          ) [ 0000000]
acc_1             (add          ) [ 0000000]
add_ln39_8        (add          ) [ 0000000]
add_ln39_9        (add          ) [ 0000000]
add_ln39_10       (add          ) [ 0000000]
acc_3             (add          ) [ 0000000]
add_ln39_16       (add          ) [ 0000000]
add_ln39_17       (add          ) [ 0000000]
add_ln39_18       (add          ) [ 0000000]
acc_5             (add          ) [ 0000000]
add_ln39_24       (add          ) [ 0000000]
add_ln39_25       (add          ) [ 0000000]
add_ln39_26       (add          ) [ 0000000]
acc_7             (add          ) [ 0000000]
write_ln48        (write        ) [ 0000000]
write_ln48        (write        ) [ 0000000]
write_ln48        (write        ) [ 0000000]
write_ln48        (write        ) [ 0000000]
ret_ln49          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_in_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_in_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_in_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_in_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_in_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_in_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_in_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img_in_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_out_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="img_out_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="img_out_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="img_out_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="img_in_10_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_10_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="img_in_11_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_11_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="img_in_14_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_14_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_in_15_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_15_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weights_8_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_8_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_in_6_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_6_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="img_in_7_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_7_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_in_8_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_8_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="img_in_9_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_9_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_in_12_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_12_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="img_in_13_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_13_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weights_5_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_5_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weights_6_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_6_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="img_in_0_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_0_read/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="img_in_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_1_read/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="img_in_4_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_4_read/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="img_in_5_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_5_read/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="weights_0_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_0_read/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="weights_3_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_3_read/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="weights_7_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_7_read/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="weights_4_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_4_read/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="img_in_2_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_2_read/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="img_in_3_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_3_read/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="weights_1_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_read/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="weights_2_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_2_read/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln48_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln48_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln48_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln48_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_ln39_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="1"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_6/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln39_15_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_15/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln39_24_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="1"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_24/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln39_33_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_33/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mul_ln39_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="1"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_3/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mul_ln39_12_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_12/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul_ln39_21_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_21/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mul_ln39_30_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="3"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_30/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mul_ln39_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln39_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln39_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_6/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln39_9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_9/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln39_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_10/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln39_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_14/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mul_ln39_18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="2"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_18/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mul_ln39_19_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="3"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_19/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln39_22_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_22/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln39_27_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="3"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_27/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mul_ln39_28_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="3"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_28/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln39_30_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_30/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln39_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="acc_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln39_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_10/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="acc_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln39_18_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_18/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="acc_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln39_26_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_26/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="acc_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7/6 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_7/1 add_ln39_4/3 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_16/1 add_ln39_12/3 "/>
</bind>
</comp>

<comp id="411" class="1007" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_25/1 add_ln39_20/3 "/>
</bind>
</comp>

<comp id="419" class="1007" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="8" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_34/1 add_ln39_28/3 "/>
</bind>
</comp>

<comp id="427" class="1007" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_4/2 add_ln39_3/4 "/>
</bind>
</comp>

<comp id="436" class="1007" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_5/2 add_ln39_5/4 "/>
</bind>
</comp>

<comp id="445" class="1007" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_13/2 add_ln39_11/4 "/>
</bind>
</comp>

<comp id="454" class="1007" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_14/2 add_ln39_13/4 "/>
</bind>
</comp>

<comp id="463" class="1007" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="1"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_22/2 add_ln39_19/4 "/>
</bind>
</comp>

<comp id="471" class="1007" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_23/2 add_ln39_21/4 "/>
</bind>
</comp>

<comp id="480" class="1007" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="0" index="2" bw="8" slack="0"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_31/2 add_ln39_27/4 "/>
</bind>
</comp>

<comp id="488" class="1007" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_32/2 add_ln39_29/4 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc/3 add_ln39/5 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/3 add_ln39_1/5 "/>
</bind>
</comp>

<comp id="515" class="1007" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="8" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_2/3 add_ln39_8/5 "/>
</bind>
</comp>

<comp id="524" class="1007" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_11/3 add_ln39_9/5 "/>
</bind>
</comp>

<comp id="533" class="1007" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_4/3 add_ln39_16/5 "/>
</bind>
</comp>

<comp id="542" class="1007" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="1"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_20/3 add_ln39_17/5 "/>
</bind>
</comp>

<comp id="550" class="1007" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_6/3 add_ln39_24/5 "/>
</bind>
</comp>

<comp id="559" class="1007" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="1"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_29/3 add_ln39_25/5 "/>
</bind>
</comp>

<comp id="567" class="1005" name="img_in_10_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_10_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="img_in_11_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_11_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="img_in_14_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_14_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="img_in_15_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_15_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="weights_8_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_8_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="img_in_6_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_6_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="img_in_7_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_7_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="img_in_8_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_8_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="img_in_9_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_9_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="img_in_12_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_12_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="img_in_13_read_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_13_read "/>
</bind>
</comp>

<comp id="639" class="1005" name="weights_5_read_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_5_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="weights_6_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_6_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="img_in_0_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_0_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="img_in_1_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_1_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="img_in_4_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_4_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="img_in_5_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_5_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="weights_0_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="weights_3_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_3_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="mul_ln39_6_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_6 "/>
</bind>
</comp>

<comp id="701" class="1005" name="mul_ln39_15_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_15 "/>
</bind>
</comp>

<comp id="706" class="1005" name="mul_ln39_24_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_24 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln39_33_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_33 "/>
</bind>
</comp>

<comp id="716" class="1005" name="mul_ln39_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln39_4_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_4 "/>
</bind>
</comp>

<comp id="726" class="1005" name="mul_ln39_12_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_12 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln39_12_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_12 "/>
</bind>
</comp>

<comp id="736" class="1005" name="mul_ln39_21_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_21 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln39_20_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_20 "/>
</bind>
</comp>

<comp id="746" class="1005" name="mul_ln39_30_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_30 "/>
</bind>
</comp>

<comp id="751" class="1005" name="add_ln39_28_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="1"/>
<pin id="753" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_28 "/>
</bind>
</comp>

<comp id="756" class="1005" name="mul_ln39_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="1"/>
<pin id="758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="761" class="1005" name="mul_ln39_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add_ln39_6_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_6 "/>
</bind>
</comp>

<comp id="771" class="1005" name="mul_ln39_9_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_9 "/>
</bind>
</comp>

<comp id="776" class="1005" name="mul_ln39_10_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_10 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln39_14_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_14 "/>
</bind>
</comp>

<comp id="786" class="1005" name="mul_ln39_18_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_18 "/>
</bind>
</comp>

<comp id="791" class="1005" name="mul_ln39_19_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_19 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln39_22_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_22 "/>
</bind>
</comp>

<comp id="801" class="1005" name="mul_ln39_27_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_27 "/>
</bind>
</comp>

<comp id="806" class="1005" name="mul_ln39_28_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_28 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln39_30_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="192" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="192" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="192" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="192" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="198" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="198" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="198" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="198" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="216" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="222" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="204" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="315"><net_src comp="216" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="204" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="222" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="210" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="331"><net_src comp="216" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="222" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="345"><net_src comp="216" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="222" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="364"><net_src comp="359" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="373"><net_src comp="365" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="369" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="384"><net_src comp="379" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="394"><net_src comp="389" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="400"><net_src comp="102" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="78" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="256" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="102" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="84" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="261" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="102" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="90" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="266" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="102" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="96" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="271" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="144" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="108" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="276" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="427" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="441"><net_src comp="150" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="120" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="395" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="436" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="450"><net_src comp="144" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="114" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="281" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="459"><net_src comp="150" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="126" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="403" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="468"><net_src comp="144" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="286" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="470"><net_src comp="463" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="476"><net_src comp="150" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="132" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="411" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="471" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="485"><net_src comp="144" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="291" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="493"><net_src comp="150" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="138" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="419" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="488" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="502"><net_src comp="180" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="156" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="296" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="511"><net_src comp="186" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="168" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="301" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="506" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="520"><net_src comp="180" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="162" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="311" pin="2"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="515" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="529"><net_src comp="186" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="174" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="317" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="524" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="538"><net_src comp="180" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="168" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="327" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="533" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="547"><net_src comp="186" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="332" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="555"><net_src comp="180" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="174" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="341" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="558"><net_src comp="550" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="564"><net_src comp="186" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="346" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="566"><net_src comp="559" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="570"><net_src comp="78" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="578"><net_src comp="84" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="584"><net_src comp="90" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="590"><net_src comp="96" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="595"><net_src comp="102" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="603"><net_src comp="108" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="611"><net_src comp="114" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="617"><net_src comp="120" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="623"><net_src comp="126" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="631"><net_src comp="132" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="636"><net_src comp="138" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="642"><net_src comp="144" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="650"><net_src comp="150" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="658"><net_src comp="156" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="663"><net_src comp="162" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="669"><net_src comp="168" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="675"><net_src comp="174" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="683"><net_src comp="180" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="691"><net_src comp="186" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="699"><net_src comp="256" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="704"><net_src comp="261" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="709"><net_src comp="266" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="714"><net_src comp="271" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="719"><net_src comp="276" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="724"><net_src comp="395" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="729"><net_src comp="281" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="734"><net_src comp="403" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="739"><net_src comp="286" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="744"><net_src comp="411" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="749"><net_src comp="291" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="754"><net_src comp="419" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="759"><net_src comp="296" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="764"><net_src comp="301" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="769"><net_src comp="307" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="774"><net_src comp="311" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="779"><net_src comp="317" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="784"><net_src comp="323" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="789"><net_src comp="327" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="794"><net_src comp="332" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="799"><net_src comp="337" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="804"><net_src comp="341" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="809"><net_src comp="346" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="814"><net_src comp="351" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="389" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_0 | {6 }
	Port: img_out_1 | {6 }
	Port: img_out_2 | {6 }
	Port: img_out_3 | {6 }
 - Input state : 
	Port: conv2D0 : img_in_0 | {3 }
	Port: conv2D0 : img_in_1 | {3 }
	Port: conv2D0 : img_in_2 | {5 }
	Port: conv2D0 : img_in_3 | {5 }
	Port: conv2D0 : img_in_4 | {3 }
	Port: conv2D0 : img_in_5 | {3 }
	Port: conv2D0 : img_in_6 | {2 }
	Port: conv2D0 : img_in_7 | {2 }
	Port: conv2D0 : img_in_8 | {2 }
	Port: conv2D0 : img_in_9 | {2 }
	Port: conv2D0 : img_in_10 | {1 }
	Port: conv2D0 : img_in_11 | {1 }
	Port: conv2D0 : img_in_12 | {2 }
	Port: conv2D0 : img_in_13 | {2 }
	Port: conv2D0 : img_in_14 | {1 }
	Port: conv2D0 : img_in_15 | {1 }
	Port: conv2D0 : weights_0 | {3 }
	Port: conv2D0 : weights_1 | {5 }
	Port: conv2D0 : weights_2 | {5 }
	Port: conv2D0 : weights_3 | {3 }
	Port: conv2D0 : weights_4 | {4 }
	Port: conv2D0 : weights_5 | {2 }
	Port: conv2D0 : weights_6 | {2 }
	Port: conv2D0 : weights_7 | {3 }
	Port: conv2D0 : weights_8 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		add_ln39_4 : 1
		add_ln39_12 : 1
		add_ln39_20 : 1
		add_ln39_28 : 1
	State 4
		add_ln39_3 : 1
		add_ln39_5 : 1
		add_ln39_11 : 1
		add_ln39_13 : 1
		add_ln39_19 : 1
		add_ln39_21 : 1
		add_ln39_27 : 1
		add_ln39_29 : 1
	State 5
		add_ln39 : 1
		add_ln39_1 : 1
		add_ln39_6 : 1
		add_ln39_8 : 1
		add_ln39_9 : 1
		add_ln39_14 : 1
		add_ln39_16 : 1
		add_ln39_17 : 1
		add_ln39_22 : 1
		add_ln39_24 : 1
		add_ln39_25 : 1
		add_ln39_30 : 1
	State 6
		add_ln39_2 : 1
		acc_1 : 2
		add_ln39_10 : 1
		acc_3 : 2
		add_ln39_18 : 1
		acc_5 : 2
		add_ln39_26 : 1
		acc_7 : 2
		write_ln48 : 3
		write_ln48 : 3
		write_ln48 : 3
		write_ln48 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln39_6_fu_256     |    0    |    0    |    41   |
|          |     mul_ln39_15_fu_261     |    0    |    0    |    41   |
|          |     mul_ln39_24_fu_266     |    0    |    0    |    41   |
|          |     mul_ln39_33_fu_271     |    0    |    0    |    41   |
|          |      mul_ln39_3_fu_276     |    0    |    0    |    41   |
|          |     mul_ln39_12_fu_281     |    0    |    0    |    41   |
|          |     mul_ln39_21_fu_286     |    0    |    0    |    41   |
|    mul   |     mul_ln39_30_fu_291     |    0    |    0    |    41   |
|          |       mul_ln39_fu_296      |    0    |    0    |    41   |
|          |      mul_ln39_1_fu_301     |    0    |    0    |    41   |
|          |      mul_ln39_9_fu_311     |    0    |    0    |    41   |
|          |     mul_ln39_10_fu_317     |    0    |    0    |    41   |
|          |     mul_ln39_18_fu_327     |    0    |    0    |    41   |
|          |     mul_ln39_19_fu_332     |    0    |    0    |    41   |
|          |     mul_ln39_27_fu_341     |    0    |    0    |    41   |
|          |     mul_ln39_28_fu_346     |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln39_6_fu_307     |    0    |    0    |    15   |
|          |     add_ln39_14_fu_323     |    0    |    0    |    15   |
|          |     add_ln39_22_fu_337     |    0    |    0    |    15   |
|          |     add_ln39_30_fu_351     |    0    |    0    |    15   |
|          |      add_ln39_2_fu_355     |    0    |    0    |    8    |
|    add   |        acc_1_fu_359        |    0    |    0    |    8    |
|          |     add_ln39_10_fu_365     |    0    |    0    |    8    |
|          |        acc_3_fu_369        |    0    |    0    |    8    |
|          |     add_ln39_18_fu_375     |    0    |    0    |    8    |
|          |        acc_5_fu_379        |    0    |    0    |    8    |
|          |     add_ln39_26_fu_385     |    0    |    0    |    8    |
|          |        acc_7_fu_389        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_395         |    1    |    0    |    0    |
|          |         grp_fu_403         |    1    |    0    |    0    |
|          |         grp_fu_411         |    1    |    0    |    0    |
|          |         grp_fu_419         |    1    |    0    |    0    |
|          |         grp_fu_427         |    1    |    0    |    0    |
|          |         grp_fu_436         |    1    |    0    |    0    |
|          |         grp_fu_445         |    1    |    0    |    0    |
|          |         grp_fu_454         |    1    |    0    |    0    |
|          |         grp_fu_463         |    1    |    0    |    0    |
|  muladd  |         grp_fu_471         |    1    |    0    |    0    |
|          |         grp_fu_480         |    1    |    0    |    0    |
|          |         grp_fu_488         |    1    |    0    |    0    |
|          |         grp_fu_497         |    1    |    0    |    0    |
|          |         grp_fu_506         |    1    |    0    |    0    |
|          |         grp_fu_515         |    1    |    0    |    0    |
|          |         grp_fu_524         |    1    |    0    |    0    |
|          |         grp_fu_533         |    1    |    0    |    0    |
|          |         grp_fu_542         |    1    |    0    |    0    |
|          |         grp_fu_550         |    1    |    0    |    0    |
|          |         grp_fu_559         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  img_in_10_read_read_fu_78 |    0    |    0    |    0    |
|          |  img_in_11_read_read_fu_84 |    0    |    0    |    0    |
|          |  img_in_14_read_read_fu_90 |    0    |    0    |    0    |
|          |  img_in_15_read_read_fu_96 |    0    |    0    |    0    |
|          | weights_8_read_read_fu_102 |    0    |    0    |    0    |
|          |  img_in_6_read_read_fu_108 |    0    |    0    |    0    |
|          |  img_in_7_read_read_fu_114 |    0    |    0    |    0    |
|          |  img_in_8_read_read_fu_120 |    0    |    0    |    0    |
|          |  img_in_9_read_read_fu_126 |    0    |    0    |    0    |
|          | img_in_12_read_read_fu_132 |    0    |    0    |    0    |
|          | img_in_13_read_read_fu_138 |    0    |    0    |    0    |
|          | weights_5_read_read_fu_144 |    0    |    0    |    0    |
|   read   | weights_6_read_read_fu_150 |    0    |    0    |    0    |
|          |  img_in_0_read_read_fu_156 |    0    |    0    |    0    |
|          |  img_in_1_read_read_fu_162 |    0    |    0    |    0    |
|          |  img_in_4_read_read_fu_168 |    0    |    0    |    0    |
|          |  img_in_5_read_read_fu_174 |    0    |    0    |    0    |
|          | weights_0_read_read_fu_180 |    0    |    0    |    0    |
|          | weights_3_read_read_fu_186 |    0    |    0    |    0    |
|          | weights_7_read_read_fu_192 |    0    |    0    |    0    |
|          | weights_4_read_read_fu_198 |    0    |    0    |    0    |
|          |  img_in_2_read_read_fu_204 |    0    |    0    |    0    |
|          |  img_in_3_read_read_fu_210 |    0    |    0    |    0    |
|          | weights_1_read_read_fu_216 |    0    |    0    |    0    |
|          | weights_2_read_read_fu_222 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln48_write_fu_228  |    0    |    0    |    0    |
|   write  |   write_ln48_write_fu_235  |    0    |    0    |    0    |
|          |   write_ln48_write_fu_242  |    0    |    0    |    0    |
|          |   write_ln48_write_fu_249  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |    0    |   780   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln39_12_reg_731 |    8   |
|  add_ln39_14_reg_781 |    8   |
|  add_ln39_20_reg_741 |    8   |
|  add_ln39_22_reg_796 |    8   |
|  add_ln39_28_reg_751 |    8   |
|  add_ln39_30_reg_811 |    8   |
|  add_ln39_4_reg_721  |    8   |
|  add_ln39_6_reg_766  |    8   |
| img_in_0_read_reg_655|    8   |
|img_in_10_read_reg_567|    8   |
|img_in_11_read_reg_575|    8   |
|img_in_12_read_reg_628|    8   |
|img_in_13_read_reg_633|    8   |
|img_in_14_read_reg_581|    8   |
|img_in_15_read_reg_587|    8   |
| img_in_1_read_reg_660|    8   |
| img_in_4_read_reg_666|    8   |
| img_in_5_read_reg_672|    8   |
| img_in_6_read_reg_600|    8   |
| img_in_7_read_reg_608|    8   |
| img_in_8_read_reg_614|    8   |
| img_in_9_read_reg_620|    8   |
|  mul_ln39_10_reg_776 |    8   |
|  mul_ln39_12_reg_726 |    8   |
|  mul_ln39_15_reg_701 |    8   |
|  mul_ln39_18_reg_786 |    8   |
|  mul_ln39_19_reg_791 |    8   |
|  mul_ln39_1_reg_761  |    8   |
|  mul_ln39_21_reg_736 |    8   |
|  mul_ln39_24_reg_706 |    8   |
|  mul_ln39_27_reg_801 |    8   |
|  mul_ln39_28_reg_806 |    8   |
|  mul_ln39_30_reg_746 |    8   |
|  mul_ln39_33_reg_711 |    8   |
|  mul_ln39_3_reg_716  |    8   |
|  mul_ln39_6_reg_696  |    8   |
|  mul_ln39_9_reg_771  |    8   |
|   mul_ln39_reg_756   |    8   |
|weights_0_read_reg_680|    8   |
|weights_3_read_reg_688|    8   |
|weights_5_read_reg_639|    8   |
|weights_6_read_reg_647|    8   |
|weights_8_read_reg_592|    8   |
+----------------------+--------+
|         Total        |   344  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_395 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_395 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_403 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_403 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_411 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_411 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_419 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_419 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_427 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_427 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_436 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_436 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_445 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_445 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_454 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_454 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_463 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_471 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_471 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_480 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_488 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_488 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_497 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_497 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_506 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_506 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_515 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_515 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_524 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_524 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_533 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_533 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_542 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_550 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_550 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_559 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   736  ||  59.554 ||   424   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |   780  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   59   |    -   |   424  |
|  Register |    -   |    -   |   344  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   59   |   344  |  1204  |
+-----------+--------+--------+--------+--------+
