{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 16:19:25 2010 " "Info: Processing started: Thu Nov 11 16:19:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "uop_dlatch:inst\|Q " "Warning: Node \"uop_dlatch:inst\|Q\" is a latch" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dlatch.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uop_dlatch:inst\|Q X CLK 4.795 ns register " "Info: tsu for register \"uop_dlatch:inst\|Q\" (data pin = \"X\", clock pin = \"CLK\") is 4.795 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.683 ns + Longest pin register " "Info: + Longest pin to register delay is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns X 1 PIN PIN_206 2 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 2; PIN Node = 'X'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 112 144 312 128 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.229 ns) + CELL(0.521 ns) 6.683 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N2 1 " "Info: 2: + IC(5.229 ns) + CELL(0.521 ns) = 6.683 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.750 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dlatch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 21.76 % ) " "Info: Total cell delay = 1.454 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 78.24 % ) " "Info: Total interconnect delay = 5.229 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 5.229ns } { 0.000ns 0.933ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.791 ns + " "Info: + Micro setup delay of destination is 0.791 ns" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dlatch.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.322 ns) 2.679 ns uop_dlatch:inst\|Q 3 REG LCCOMB_X1_Y13_N2 1 " "Info: 3: + IC(1.159 ns) + CELL(0.322 ns) = 2.679 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { CLK~clkctrl uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dlatch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.388 ns ( 51.81 % ) " "Info: Total cell delay = 1.388 ns ( 51.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 48.19 % ) " "Info: Total interconnect delay = 1.291 ns ( 48.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.132ns 1.159ns } { 0.000ns 1.066ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 5.229ns } { 0.000ns 0.933ns 0.521ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.132ns 1.159ns } { 0.000ns 1.066ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y_flipflop uop_dflipfop:inst1\|Q 8.058 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y_flipflop\" through register \"uop_dflipfop:inst1\|Q\" is 8.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.595 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.602 ns) 2.595 ns uop_dflipfop:inst1\|Q 3 REG LCFF_X1_Y13_N25 1 " "Info: 3: + IC(0.795 ns) + CELL(0.602 ns) = 2.595 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'uop_dflipfop:inst1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.28 % ) " "Info: Total cell delay = 1.668 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.927 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.927 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 0.132ns 0.795ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns + Longest register pin " "Info: + Longest register to pin delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uop_dflipfop:inst1\|Q 1 REG LCFF_X1_Y13_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'uop_dflipfop:inst1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_dflipfop:inst1|Q } "NODE_NAME" } } { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(3.036 ns) 5.186 ns Y_flipflop 2 PIN PIN_175 0 " "Info: 2: + IC(2.150 ns) + CELL(3.036 ns) = 5.186 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'Y_flipflop'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { uop_dflipfop:inst1|Q Y_flipflop } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 256 616 792 272 "Y_flipflop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 58.54 % ) " "Info: Total cell delay = 3.036 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 41.46 % ) " "Info: Total interconnect delay = 2.150 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { uop_dflipfop:inst1|Q Y_flipflop } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { uop_dflipfop:inst1|Q {} Y_flipflop {} } { 0.000ns 2.150ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 0.132ns 0.795ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { uop_dflipfop:inst1|Q Y_flipflop } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { uop_dflipfop:inst1|Q {} Y_flipflop {} } { 0.000ns 2.150ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uop_dflipfop:inst1\|Q X CLK -3.550 ns register " "Info: th for register \"uop_dflipfop:inst1\|Q\" (data pin = \"X\", clock pin = \"CLK\") is -3.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.595 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 152 144 312 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.602 ns) 2.595 ns uop_dflipfop:inst1\|Q 3 REG LCFF_X1_Y13_N25 1 " "Info: 3: + IC(0.795 ns) + CELL(0.602 ns) = 2.595 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'uop_dflipfop:inst1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.28 % ) " "Info: Total cell delay = 1.668 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.927 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.927 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 0.132ns 0.795ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.431 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns X 1 PIN PIN_206 2 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 2; PIN Node = 'X'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/behavioural.bdf" { { 112 144 312 128 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.224 ns) + CELL(0.178 ns) 6.335 ns uop_dflipfop:inst1\|Q~feeder 2 COMB LCCOMB_X1_Y13_N24 1 " "Info: 2: + IC(5.224 ns) + CELL(0.178 ns) = 6.335 ns; Loc. = LCCOMB_X1_Y13_N24; Fanout = 1; COMB Node = 'uop_dflipfop:inst1\|Q~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { X uop_dflipfop:inst1|Q~feeder } "NODE_NAME" } } { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.431 ns uop_dflipfop:inst1\|Q 3 REG LCFF_X1_Y13_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.431 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'uop_dflipfop:inst1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uop_dflipfop:inst1|Q~feeder uop_dflipfop:inst1|Q } "NODE_NAME" } } { "uop_dflipfop.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 02-02 - D-FlipFlop with SYNC reset (solution)/uop_dflipfop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.207 ns ( 18.77 % ) " "Info: Total cell delay = 1.207 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.224 ns ( 81.23 % ) " "Info: Total interconnect delay = 5.224 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.431 ns" { X uop_dflipfop:inst1|Q~feeder uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.431 ns" { X {} X~combout {} uop_dflipfop:inst1|Q~feeder {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 5.224ns 0.000ns } { 0.000ns 0.933ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK CLK~clkctrl uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 0.132ns 0.795ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.431 ns" { X uop_dflipfop:inst1|Q~feeder uop_dflipfop:inst1|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.431 ns" { X {} X~combout {} uop_dflipfop:inst1|Q~feeder {} uop_dflipfop:inst1|Q {} } { 0.000ns 0.000ns 5.224ns 0.000ns } { 0.000ns 0.933ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 16:19:26 2010 " "Info: Processing ended: Thu Nov 11 16:19:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
