static void T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( L_1 ) ;\r\nF_2 ( L_2 ) ;\r\nfor ( V_3 = 0 ; V_3 < 16 ; V_3 ++ )\r\nF_2 ( L_3 ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 0 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 1 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 2 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 3 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 4 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 5 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 6 ] ,\r\nV_4 . V_5 [ ( V_3 * 8 ) + 7 ] ) ;\r\nF_2 ( L_4 ) ;\r\nF_2 ( L_5 ) ;\r\nF_2 ( L_2 ) ;\r\nfor ( V_3 = 0 ; V_3 < 16 ; V_3 ++ )\r\nF_2 ( L_3 ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 0 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 1 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 2 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 3 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 4 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 5 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 6 ] ,\r\nV_2 -> V_6 [ ( V_3 * 8 ) + 7 ] ) ;\r\nF_2 ( L_4 ) ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nstruct V_4 * V_7 = & V_4 ;\r\nint V_3 , V_8 , V_9 , V_10 ;\r\nV_10 = F_4 ( F_5 () -> V_11 ) ;\r\nfor ( V_3 = 0 ; V_3 < 128 ; V_3 ++ ) {\r\nV_9 = 0 ;\r\nfor ( V_8 = 0 ; V_8 < V_10 ; V_8 ++ )\r\nV_9 += V_7 -> V_12 [ V_8 ] . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_13 [ 0 ] . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_13 [ 1 ] . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_14 . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_15 . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_16 . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_17 [ 0 ] . V_6 [ V_3 ] ;\r\nV_9 += V_7 -> V_17 [ 1 ] . V_6 [ V_3 ] ;\r\nif ( V_9 > V_7 -> V_5 [ V_3 ] )\r\nF_6 ( L_6 ,\r\nV_3 , V_9 , V_7 -> V_5 [ V_3 ] ) ;\r\n}\r\nF_2 ( L_7 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_18 , int V_19 ,\r\nint V_20 , int V_21 , int V_22 , int V_23 )\r\n{\r\nint V_24 , V_25 , V_26 , V_8 , V_27 ;\r\nstruct V_1 * V_12 = V_4 . V_12 ;\r\nV_26 = F_4 ( F_5 () -> V_11 ) ;\r\nV_18 -> V_21 = V_21 ;\r\nV_18 -> V_19 = V_19 ;\r\nV_18 -> V_20 = V_20 ;\r\nV_8 = V_26 ;\r\nif ( V_26 == 3 )\r\nV_8 = 4 ;\r\nfor ( V_24 = V_19 ; V_24 <= V_20 ; V_24 ++ ) {\r\nV_4 . V_5 [ V_24 ] = V_23 ;\r\nV_27 = V_23 / V_8 ;\r\nfor ( V_25 = 0 ; V_25 < V_26 ; V_25 ++ )\r\nV_12 [ V_25 ] . V_6 [ V_24 ] = V_27 ;\r\nV_27 = V_23 - ( V_27 * V_26 ) ;\r\nfor ( V_25 = 0 ; ( V_25 < V_26 ) && ( V_27 >= 4 ) ; V_25 ++ ) {\r\nV_12 [ V_25 ] . V_6 [ V_24 ] += 4 ;\r\nV_27 -= 4 ;\r\n}\r\n}\r\nfor ( V_24 = 0 ; V_24 < V_26 ; V_24 ++ ) {\r\nfor ( V_25 = 0 ; V_25 < V_28 ; V_25 ++ )\r\nV_18 -> V_6 [ ( V_24 * 8 ) + V_25 ] = V_22 ;\r\n}\r\n}\r\nstatic void F_8 ( struct V_1 * V_12 , int V_26 )\r\n{\r\nint V_24 , V_25 ;\r\nfor ( V_24 = 0 ; V_24 < V_26 ; V_24 ++ ) {\r\nV_12 [ V_24 ] . V_19 = ( 8 * V_24 ) ;\r\nV_12 [ V_24 ] . V_20 = ( 8 * V_24 + 8 ) ;\r\nfor ( V_25 = V_12 [ V_24 ] . V_19 ; V_25 < V_12 [ V_24 ] . V_20 ; V_25 ++ )\r\nV_4 . V_5 [ V_25 ] = 32 ;\r\n}\r\n}\r\nvoid F_9 ( void )\r\n{\r\nstruct V_1 * V_12 = V_4 . V_12 ;\r\nstruct V_1 * V_13 = V_4 . V_13 ;\r\nstruct V_1 * V_17 = V_4 . V_17 ;\r\nstruct V_1 * V_14 = & V_4 . V_14 ;\r\nstruct V_1 * V_15 = & V_4 . V_15 ;\r\nstruct V_1 * V_16 = & V_4 . V_16 ;\r\nint V_29 , V_26 ;\r\nV_26 = F_4 ( F_5 () -> V_11 ) ;\r\nV_29 = F_10 () & 0xff00 ;\r\nF_8 ( V_12 , V_26 ) ;\r\nswitch ( V_29 ) {\r\ncase V_30 :\r\ncase V_31 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 16 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 8 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 8 , 128 ) ;\r\nbreak;\r\ncase V_38 :\r\ncase V_39 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 16 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 8 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 8 , 128 ) ;\r\nbreak;\r\ncase V_40 :\r\ncase V_41 :\r\ncase V_42 :\r\ncase V_43 :\r\ncase V_44 :\r\ncase V_45 :\r\ncase V_46 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 8 , 32 ) ;\r\nF_7 ( & V_13 [ 1 ] , V_47 ,\r\nV_48 , 8 , 8 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 4 , 64 ) ;\r\nF_7 ( V_15 , V_49 ,\r\nV_50 , 4 , 4 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 8 , 128 ) ;\r\nbreak;\r\ncase V_51 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 8 , 32 ) ;\r\nF_7 ( & V_13 [ 1 ] , V_47 ,\r\nV_48 , 8 , 8 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 4 , 64 ) ;\r\nF_7 ( V_15 , V_49 ,\r\nV_50 , 4 , 4 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 8 , 128 ) ;\r\nbreak;\r\ncase V_52 :\r\ncase V_53 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 16 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 8 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 4 , 128 ) ;\r\nbreak;\r\ncase V_54 :\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 16 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 8 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 4 , 128 ) ;\r\nbreak;\r\ncase V_58 :\r\ncase V_59 :\r\nF_7 ( & V_17 [ 0 ] , V_60 ,\r\nV_61 , 8 , 0 , 32 ) ;\r\nF_7 ( & V_17 [ 1 ] , V_62 ,\r\nV_63 , 8 , 0 , 32 ) ;\r\nF_7 ( & V_13 [ 0 ] , V_32 ,\r\nV_33 , 8 , 24 , 32 ) ;\r\nF_7 ( V_14 , V_34 ,\r\nV_35 , 4 , 4 , 64 ) ;\r\nF_7 ( V_16 , V_36 ,\r\nV_37 , 2 , 4 , 128 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_8 , V_29 ) ;\r\nF_6 ( L_9 ) ;\r\n}\r\nF_3 () ;\r\n#if 0\r\nprint_credit_config(&cpu[0]);\r\nprint_credit_config(&gmac[0]);\r\n#endif\r\n}
