/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Sen */
.set Sen__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Sen__0__MASK, 0x80
.set Sen__0__PC, CYREG_PRT0_PC7
.set Sen__0__PORT, 0
.set Sen__0__SHIFT, 7
.set Sen__AG, CYREG_PRT0_AG
.set Sen__AMUX, CYREG_PRT0_AMUX
.set Sen__BIE, CYREG_PRT0_BIE
.set Sen__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sen__BYP, CYREG_PRT0_BYP
.set Sen__CTL, CYREG_PRT0_CTL
.set Sen__DM0, CYREG_PRT0_DM0
.set Sen__DM1, CYREG_PRT0_DM1
.set Sen__DM2, CYREG_PRT0_DM2
.set Sen__DR, CYREG_PRT0_DR
.set Sen__INP_DIS, CYREG_PRT0_INP_DIS
.set Sen__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sen__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sen__LCD_EN, CYREG_PRT0_LCD_EN
.set Sen__MASK, 0x80
.set Sen__PORT, 0
.set Sen__PRT, CYREG_PRT0_PRT
.set Sen__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sen__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sen__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sen__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sen__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sen__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sen__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sen__PS, CYREG_PRT0_PS
.set Sen__SHIFT, 7
.set Sen__SLW, CYREG_PRT0_SLW

/* Cmod */
.set Cmod__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Cmod__0__MASK, 0x10
.set Cmod__0__PC, CYREG_IO_PC_PRT15_PC4
.set Cmod__0__PORT, 15
.set Cmod__0__SHIFT, 4
.set Cmod__AG, CYREG_PRT15_AG
.set Cmod__AMUX, CYREG_PRT15_AMUX
.set Cmod__BIE, CYREG_PRT15_BIE
.set Cmod__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Cmod__BYP, CYREG_PRT15_BYP
.set Cmod__CTL, CYREG_PRT15_CTL
.set Cmod__DM0, CYREG_PRT15_DM0
.set Cmod__DM1, CYREG_PRT15_DM1
.set Cmod__DM2, CYREG_PRT15_DM2
.set Cmod__DR, CYREG_PRT15_DR
.set Cmod__INP_DIS, CYREG_PRT15_INP_DIS
.set Cmod__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Cmod__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Cmod__LCD_EN, CYREG_PRT15_LCD_EN
.set Cmod__MASK, 0x10
.set Cmod__PORT, 15
.set Cmod__PRT, CYREG_PRT15_PRT
.set Cmod__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Cmod__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Cmod__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Cmod__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Cmod__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Cmod__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Cmod__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Cmod__PS, CYREG_PRT15_PS
.set Cmod__SHIFT, 4
.set Cmod__SLW, CYREG_PRT15_SLW

/* Led1 */
.set Led1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Led1__0__MASK, 0x02
.set Led1__0__PC, CYREG_PRT2_PC1
.set Led1__0__PORT, 2
.set Led1__0__SHIFT, 1
.set Led1__AG, CYREG_PRT2_AG
.set Led1__AMUX, CYREG_PRT2_AMUX
.set Led1__BIE, CYREG_PRT2_BIE
.set Led1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Led1__BYP, CYREG_PRT2_BYP
.set Led1__CTL, CYREG_PRT2_CTL
.set Led1__DM0, CYREG_PRT2_DM0
.set Led1__DM1, CYREG_PRT2_DM1
.set Led1__DM2, CYREG_PRT2_DM2
.set Led1__DR, CYREG_PRT2_DR
.set Led1__INP_DIS, CYREG_PRT2_INP_DIS
.set Led1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Led1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Led1__LCD_EN, CYREG_PRT2_LCD_EN
.set Led1__MASK, 0x02
.set Led1__PORT, 2
.set Led1__PRT, CYREG_PRT2_PRT
.set Led1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Led1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Led1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Led1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Led1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Led1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Led1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Led1__PS, CYREG_PRT2_PS
.set Led1__SHIFT, 1
.set Led1__SLW, CYREG_PRT2_SLW

/* Ref0 */
.set Ref0__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Ref0__0__MASK, 0x08
.set Ref0__0__PC, CYREG_PRT0_PC3
.set Ref0__0__PORT, 0
.set Ref0__0__SHIFT, 3
.set Ref0__AG, CYREG_PRT0_AG
.set Ref0__AMUX, CYREG_PRT0_AMUX
.set Ref0__BIE, CYREG_PRT0_BIE
.set Ref0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Ref0__BYP, CYREG_PRT0_BYP
.set Ref0__CTL, CYREG_PRT0_CTL
.set Ref0__DM0, CYREG_PRT0_DM0
.set Ref0__DM1, CYREG_PRT0_DM1
.set Ref0__DM2, CYREG_PRT0_DM2
.set Ref0__DR, CYREG_PRT0_DR
.set Ref0__INP_DIS, CYREG_PRT0_INP_DIS
.set Ref0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Ref0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Ref0__LCD_EN, CYREG_PRT0_LCD_EN
.set Ref0__MASK, 0x08
.set Ref0__PORT, 0
.set Ref0__PRT, CYREG_PRT0_PRT
.set Ref0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Ref0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Ref0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Ref0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Ref0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Ref0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Ref0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Ref0__PS, CYREG_PRT0_PS
.set Ref0__SHIFT, 3
.set Ref0__SLW, CYREG_PRT0_SLW

/* Ref1 */
.set Ref1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Ref1__0__MASK, 0x04
.set Ref1__0__PC, CYREG_PRT3_PC2
.set Ref1__0__PORT, 3
.set Ref1__0__SHIFT, 2
.set Ref1__AG, CYREG_PRT3_AG
.set Ref1__AMUX, CYREG_PRT3_AMUX
.set Ref1__BIE, CYREG_PRT3_BIE
.set Ref1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Ref1__BYP, CYREG_PRT3_BYP
.set Ref1__CTL, CYREG_PRT3_CTL
.set Ref1__DM0, CYREG_PRT3_DM0
.set Ref1__DM1, CYREG_PRT3_DM1
.set Ref1__DM2, CYREG_PRT3_DM2
.set Ref1__DR, CYREG_PRT3_DR
.set Ref1__INP_DIS, CYREG_PRT3_INP_DIS
.set Ref1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Ref1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Ref1__LCD_EN, CYREG_PRT3_LCD_EN
.set Ref1__MASK, 0x04
.set Ref1__PORT, 3
.set Ref1__PRT, CYREG_PRT3_PRT
.set Ref1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Ref1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Ref1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Ref1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Ref1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Ref1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Ref1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Ref1__PS, CYREG_PRT3_PS
.set Ref1__SHIFT, 2
.set Ref1__SLW, CYREG_PRT3_SLW

/* Sar0 */
.set Sar0__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Sar0__0__MASK, 0x10
.set Sar0__0__PC, CYREG_PRT0_PC4
.set Sar0__0__PORT, 0
.set Sar0__0__SHIFT, 4
.set Sar0__AG, CYREG_PRT0_AG
.set Sar0__AMUX, CYREG_PRT0_AMUX
.set Sar0__BIE, CYREG_PRT0_BIE
.set Sar0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sar0__BYP, CYREG_PRT0_BYP
.set Sar0__CTL, CYREG_PRT0_CTL
.set Sar0__DM0, CYREG_PRT0_DM0
.set Sar0__DM1, CYREG_PRT0_DM1
.set Sar0__DM2, CYREG_PRT0_DM2
.set Sar0__DR, CYREG_PRT0_DR
.set Sar0__INP_DIS, CYREG_PRT0_INP_DIS
.set Sar0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sar0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sar0__LCD_EN, CYREG_PRT0_LCD_EN
.set Sar0__MASK, 0x10
.set Sar0__PORT, 0
.set Sar0__PRT, CYREG_PRT0_PRT
.set Sar0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sar0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sar0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sar0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sar0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sar0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sar0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sar0__PS, CYREG_PRT0_PS
.set Sar0__SHIFT, 4
.set Sar0__SLW, CYREG_PRT0_SLW

/* Sar1 */
.set Sar1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Sar1__0__MASK, 0x04
.set Sar1__0__PC, CYREG_PRT0_PC2
.set Sar1__0__PORT, 0
.set Sar1__0__SHIFT, 2
.set Sar1__AG, CYREG_PRT0_AG
.set Sar1__AMUX, CYREG_PRT0_AMUX
.set Sar1__BIE, CYREG_PRT0_BIE
.set Sar1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sar1__BYP, CYREG_PRT0_BYP
.set Sar1__CTL, CYREG_PRT0_CTL
.set Sar1__DM0, CYREG_PRT0_DM0
.set Sar1__DM1, CYREG_PRT0_DM1
.set Sar1__DM2, CYREG_PRT0_DM2
.set Sar1__DR, CYREG_PRT0_DR
.set Sar1__INP_DIS, CYREG_PRT0_INP_DIS
.set Sar1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sar1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sar1__LCD_EN, CYREG_PRT0_LCD_EN
.set Sar1__MASK, 0x04
.set Sar1__PORT, 0
.set Sar1__PRT, CYREG_PRT0_PRT
.set Sar1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sar1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sar1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sar1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sar1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sar1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sar1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sar1__PS, CYREG_PRT0_PS
.set Sar1__SHIFT, 2
.set Sar1__SLW, CYREG_PRT0_SLW

/* Cap1_1 */
.set Cap1_1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Cap1_1__0__MASK, 0x08
.set Cap1_1__0__PC, CYREG_PRT2_PC3
.set Cap1_1__0__PORT, 2
.set Cap1_1__0__SHIFT, 3
.set Cap1_1__AG, CYREG_PRT2_AG
.set Cap1_1__AMUX, CYREG_PRT2_AMUX
.set Cap1_1__BIE, CYREG_PRT2_BIE
.set Cap1_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Cap1_1__BYP, CYREG_PRT2_BYP
.set Cap1_1__CTL, CYREG_PRT2_CTL
.set Cap1_1__DM0, CYREG_PRT2_DM0
.set Cap1_1__DM1, CYREG_PRT2_DM1
.set Cap1_1__DM2, CYREG_PRT2_DM2
.set Cap1_1__DR, CYREG_PRT2_DR
.set Cap1_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Cap1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Cap1_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Cap1_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Cap1_1__MASK, 0x08
.set Cap1_1__PORT, 2
.set Cap1_1__PRT, CYREG_PRT2_PRT
.set Cap1_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Cap1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Cap1_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Cap1_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Cap1_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Cap1_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Cap1_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Cap1_1__PS, CYREG_PRT2_PS
.set Cap1_1__SHIFT, 3
.set Cap1_1__SLW, CYREG_PRT2_SLW

/* Cap1_2 */
.set Cap1_2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Cap1_2__0__MASK, 0x10
.set Cap1_2__0__PC, CYREG_PRT2_PC4
.set Cap1_2__0__PORT, 2
.set Cap1_2__0__SHIFT, 4
.set Cap1_2__AG, CYREG_PRT2_AG
.set Cap1_2__AMUX, CYREG_PRT2_AMUX
.set Cap1_2__BIE, CYREG_PRT2_BIE
.set Cap1_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Cap1_2__BYP, CYREG_PRT2_BYP
.set Cap1_2__CTL, CYREG_PRT2_CTL
.set Cap1_2__DM0, CYREG_PRT2_DM0
.set Cap1_2__DM1, CYREG_PRT2_DM1
.set Cap1_2__DM2, CYREG_PRT2_DM2
.set Cap1_2__DR, CYREG_PRT2_DR
.set Cap1_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Cap1_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Cap1_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Cap1_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Cap1_2__MASK, 0x10
.set Cap1_2__PORT, 2
.set Cap1_2__PRT, CYREG_PRT2_PRT
.set Cap1_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Cap1_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Cap1_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Cap1_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Cap1_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Cap1_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Cap1_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Cap1_2__PS, CYREG_PRT2_PS
.set Cap1_2__SHIFT, 4
.set Cap1_2__SLW, CYREG_PRT2_SLW

/* Cap1_3 */
.set Cap1_3__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Cap1_3__0__MASK, 0x20
.set Cap1_3__0__PC, CYREG_PRT2_PC5
.set Cap1_3__0__PORT, 2
.set Cap1_3__0__SHIFT, 5
.set Cap1_3__AG, CYREG_PRT2_AG
.set Cap1_3__AMUX, CYREG_PRT2_AMUX
.set Cap1_3__BIE, CYREG_PRT2_BIE
.set Cap1_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Cap1_3__BYP, CYREG_PRT2_BYP
.set Cap1_3__CTL, CYREG_PRT2_CTL
.set Cap1_3__DM0, CYREG_PRT2_DM0
.set Cap1_3__DM1, CYREG_PRT2_DM1
.set Cap1_3__DM2, CYREG_PRT2_DM2
.set Cap1_3__DR, CYREG_PRT2_DR
.set Cap1_3__INP_DIS, CYREG_PRT2_INP_DIS
.set Cap1_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Cap1_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Cap1_3__LCD_EN, CYREG_PRT2_LCD_EN
.set Cap1_3__MASK, 0x20
.set Cap1_3__PORT, 2
.set Cap1_3__PRT, CYREG_PRT2_PRT
.set Cap1_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Cap1_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Cap1_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Cap1_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Cap1_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Cap1_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Cap1_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Cap1_3__PS, CYREG_PRT2_PS
.set Cap1_3__SHIFT, 5
.set Cap1_3__SLW, CYREG_PRT2_SLW

/* Cap1_4 */
.set Cap1_4__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Cap1_4__0__MASK, 0x40
.set Cap1_4__0__PC, CYREG_PRT2_PC6
.set Cap1_4__0__PORT, 2
.set Cap1_4__0__SHIFT, 6
.set Cap1_4__AG, CYREG_PRT2_AG
.set Cap1_4__AMUX, CYREG_PRT2_AMUX
.set Cap1_4__BIE, CYREG_PRT2_BIE
.set Cap1_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Cap1_4__BYP, CYREG_PRT2_BYP
.set Cap1_4__CTL, CYREG_PRT2_CTL
.set Cap1_4__DM0, CYREG_PRT2_DM0
.set Cap1_4__DM1, CYREG_PRT2_DM1
.set Cap1_4__DM2, CYREG_PRT2_DM2
.set Cap1_4__DR, CYREG_PRT2_DR
.set Cap1_4__INP_DIS, CYREG_PRT2_INP_DIS
.set Cap1_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Cap1_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Cap1_4__LCD_EN, CYREG_PRT2_LCD_EN
.set Cap1_4__MASK, 0x40
.set Cap1_4__PORT, 2
.set Cap1_4__PRT, CYREG_PRT2_PRT
.set Cap1_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Cap1_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Cap1_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Cap1_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Cap1_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Cap1_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Cap1_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Cap1_4__PS, CYREG_PRT2_PS
.set Cap1_4__SHIFT, 6
.set Cap1_4__SLW, CYREG_PRT2_SLW

/* Cap2_1 */
.set Cap2_1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Cap2_1__0__MASK, 0x04
.set Cap2_1__0__PC, CYREG_PRT1_PC2
.set Cap2_1__0__PORT, 1
.set Cap2_1__0__SHIFT, 2
.set Cap2_1__AG, CYREG_PRT1_AG
.set Cap2_1__AMUX, CYREG_PRT1_AMUX
.set Cap2_1__BIE, CYREG_PRT1_BIE
.set Cap2_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Cap2_1__BYP, CYREG_PRT1_BYP
.set Cap2_1__CTL, CYREG_PRT1_CTL
.set Cap2_1__DM0, CYREG_PRT1_DM0
.set Cap2_1__DM1, CYREG_PRT1_DM1
.set Cap2_1__DM2, CYREG_PRT1_DM2
.set Cap2_1__DR, CYREG_PRT1_DR
.set Cap2_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Cap2_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Cap2_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Cap2_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Cap2_1__MASK, 0x04
.set Cap2_1__PORT, 1
.set Cap2_1__PRT, CYREG_PRT1_PRT
.set Cap2_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Cap2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Cap2_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Cap2_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Cap2_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Cap2_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Cap2_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Cap2_1__PS, CYREG_PRT1_PS
.set Cap2_1__SHIFT, 2
.set Cap2_1__SLW, CYREG_PRT1_SLW

/* Cap2_2 */
.set Cap2_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Cap2_2__0__MASK, 0x10
.set Cap2_2__0__PC, CYREG_PRT1_PC4
.set Cap2_2__0__PORT, 1
.set Cap2_2__0__SHIFT, 4
.set Cap2_2__AG, CYREG_PRT1_AG
.set Cap2_2__AMUX, CYREG_PRT1_AMUX
.set Cap2_2__BIE, CYREG_PRT1_BIE
.set Cap2_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Cap2_2__BYP, CYREG_PRT1_BYP
.set Cap2_2__CTL, CYREG_PRT1_CTL
.set Cap2_2__DM0, CYREG_PRT1_DM0
.set Cap2_2__DM1, CYREG_PRT1_DM1
.set Cap2_2__DM2, CYREG_PRT1_DM2
.set Cap2_2__DR, CYREG_PRT1_DR
.set Cap2_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Cap2_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Cap2_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Cap2_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Cap2_2__MASK, 0x10
.set Cap2_2__PORT, 1
.set Cap2_2__PRT, CYREG_PRT1_PRT
.set Cap2_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Cap2_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Cap2_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Cap2_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Cap2_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Cap2_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Cap2_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Cap2_2__PS, CYREG_PRT1_PS
.set Cap2_2__SHIFT, 4
.set Cap2_2__SLW, CYREG_PRT1_SLW

/* Cap2_3 */
.set Cap2_3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Cap2_3__0__MASK, 0x20
.set Cap2_3__0__PC, CYREG_PRT1_PC5
.set Cap2_3__0__PORT, 1
.set Cap2_3__0__SHIFT, 5
.set Cap2_3__AG, CYREG_PRT1_AG
.set Cap2_3__AMUX, CYREG_PRT1_AMUX
.set Cap2_3__BIE, CYREG_PRT1_BIE
.set Cap2_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Cap2_3__BYP, CYREG_PRT1_BYP
.set Cap2_3__CTL, CYREG_PRT1_CTL
.set Cap2_3__DM0, CYREG_PRT1_DM0
.set Cap2_3__DM1, CYREG_PRT1_DM1
.set Cap2_3__DM2, CYREG_PRT1_DM2
.set Cap2_3__DR, CYREG_PRT1_DR
.set Cap2_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Cap2_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Cap2_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Cap2_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Cap2_3__MASK, 0x20
.set Cap2_3__PORT, 1
.set Cap2_3__PRT, CYREG_PRT1_PRT
.set Cap2_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Cap2_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Cap2_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Cap2_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Cap2_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Cap2_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Cap2_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Cap2_3__PS, CYREG_PRT1_PS
.set Cap2_3__SHIFT, 5
.set Cap2_3__SLW, CYREG_PRT1_SLW

/* Cap2_4 */
.set Cap2_4__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Cap2_4__0__MASK, 0x40
.set Cap2_4__0__PC, CYREG_PRT1_PC6
.set Cap2_4__0__PORT, 1
.set Cap2_4__0__SHIFT, 6
.set Cap2_4__AG, CYREG_PRT1_AG
.set Cap2_4__AMUX, CYREG_PRT1_AMUX
.set Cap2_4__BIE, CYREG_PRT1_BIE
.set Cap2_4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Cap2_4__BYP, CYREG_PRT1_BYP
.set Cap2_4__CTL, CYREG_PRT1_CTL
.set Cap2_4__DM0, CYREG_PRT1_DM0
.set Cap2_4__DM1, CYREG_PRT1_DM1
.set Cap2_4__DM2, CYREG_PRT1_DM2
.set Cap2_4__DR, CYREG_PRT1_DR
.set Cap2_4__INP_DIS, CYREG_PRT1_INP_DIS
.set Cap2_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Cap2_4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Cap2_4__LCD_EN, CYREG_PRT1_LCD_EN
.set Cap2_4__MASK, 0x40
.set Cap2_4__PORT, 1
.set Cap2_4__PRT, CYREG_PRT1_PRT
.set Cap2_4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Cap2_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Cap2_4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Cap2_4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Cap2_4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Cap2_4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Cap2_4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Cap2_4__PS, CYREG_PRT1_PS
.set Cap2_4__SHIFT, 6
.set Cap2_4__SLW, CYREG_PRT1_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x04
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x04
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP2_TR1

/* USB_isr */
.set USB_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_isr__INTC_MASK, 0x200000
.set USB_isr__INTC_NUMBER, 21
.set USB_isr__INTC_PRIOR_NUM, 6
.set USB_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USB_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Vout_R1 */
.set Vout_R1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Vout_R1__0__MASK, 0x80
.set Vout_R1__0__PC, CYREG_PRT3_PC7
.set Vout_R1__0__PORT, 3
.set Vout_R1__0__SHIFT, 7
.set Vout_R1__AG, CYREG_PRT3_AG
.set Vout_R1__AMUX, CYREG_PRT3_AMUX
.set Vout_R1__BIE, CYREG_PRT3_BIE
.set Vout_R1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_R1__BYP, CYREG_PRT3_BYP
.set Vout_R1__CTL, CYREG_PRT3_CTL
.set Vout_R1__DM0, CYREG_PRT3_DM0
.set Vout_R1__DM1, CYREG_PRT3_DM1
.set Vout_R1__DM2, CYREG_PRT3_DM2
.set Vout_R1__DR, CYREG_PRT3_DR
.set Vout_R1__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_R1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_R1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_R1__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_R1__MASK, 0x80
.set Vout_R1__PORT, 3
.set Vout_R1__PRT, CYREG_PRT3_PRT
.set Vout_R1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_R1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_R1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_R1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_R1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_R1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_R1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_R1__PS, CYREG_PRT3_PS
.set Vout_R1__SHIFT, 7
.set Vout_R1__SLW, CYREG_PRT3_SLW

/* Channel2 */
.set Channel2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Channel2__0__MASK, 0x20
.set Channel2__0__PC, CYREG_PRT3_PC5
.set Channel2__0__PORT, 3
.set Channel2__0__SHIFT, 5
.set Channel2__AG, CYREG_PRT3_AG
.set Channel2__AMUX, CYREG_PRT3_AMUX
.set Channel2__BIE, CYREG_PRT3_BIE
.set Channel2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Channel2__BYP, CYREG_PRT3_BYP
.set Channel2__CTL, CYREG_PRT3_CTL
.set Channel2__DM0, CYREG_PRT3_DM0
.set Channel2__DM1, CYREG_PRT3_DM1
.set Channel2__DM2, CYREG_PRT3_DM2
.set Channel2__DR, CYREG_PRT3_DR
.set Channel2__INP_DIS, CYREG_PRT3_INP_DIS
.set Channel2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Channel2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Channel2__LCD_EN, CYREG_PRT3_LCD_EN
.set Channel2__MASK, 0x20
.set Channel2__PORT, 3
.set Channel2__PRT, CYREG_PRT3_PRT
.set Channel2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Channel2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Channel2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Channel2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Channel2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Channel2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Channel2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Channel2__PS, CYREG_PRT3_PS
.set Channel2__SHIFT, 5
.set Channel2__SLW, CYREG_PRT3_SLW

/* Count7_1 */
.set Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Count7_1_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Count7_1_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Count7_1_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Count7_1_Counter7__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Count7_1_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Count7_1_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Count7_1_Counter7__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Count7_1_Counter7__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Count7_1_Counter7__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Count7_1_Counter7__COUNT_REG, CYREG_B1_UDB09_CTL
.set Count7_1_Counter7__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Count7_1_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Count7_1_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Count7_1_Counter7__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Vout_Ch2 */
.set Vout_Ch2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Vout_Ch2__0__MASK, 0x01
.set Vout_Ch2__0__PC, CYREG_PRT0_PC0
.set Vout_Ch2__0__PORT, 0
.set Vout_Ch2__0__SHIFT, 0
.set Vout_Ch2__AG, CYREG_PRT0_AG
.set Vout_Ch2__AMUX, CYREG_PRT0_AMUX
.set Vout_Ch2__BIE, CYREG_PRT0_BIE
.set Vout_Ch2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vout_Ch2__BYP, CYREG_PRT0_BYP
.set Vout_Ch2__CTL, CYREG_PRT0_CTL
.set Vout_Ch2__DM0, CYREG_PRT0_DM0
.set Vout_Ch2__DM1, CYREG_PRT0_DM1
.set Vout_Ch2__DM2, CYREG_PRT0_DM2
.set Vout_Ch2__DR, CYREG_PRT0_DR
.set Vout_Ch2__INP_DIS, CYREG_PRT0_INP_DIS
.set Vout_Ch2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vout_Ch2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vout_Ch2__LCD_EN, CYREG_PRT0_LCD_EN
.set Vout_Ch2__MASK, 0x01
.set Vout_Ch2__PORT, 0
.set Vout_Ch2__PRT, CYREG_PRT0_PRT
.set Vout_Ch2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vout_Ch2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vout_Ch2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vout_Ch2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vout_Ch2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vout_Ch2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vout_Ch2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vout_Ch2__PS, CYREG_PRT0_PS
.set Vout_Ch2__SHIFT, 0
.set Vout_Ch2__SLW, CYREG_PRT0_SLW

/* ButtonSW1 */
.set ButtonSW1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set ButtonSW1__0__MASK, 0x04
.set ButtonSW1__0__PC, CYREG_PRT2_PC2
.set ButtonSW1__0__PORT, 2
.set ButtonSW1__0__SHIFT, 2
.set ButtonSW1__AG, CYREG_PRT2_AG
.set ButtonSW1__AMUX, CYREG_PRT2_AMUX
.set ButtonSW1__BIE, CYREG_PRT2_BIE
.set ButtonSW1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ButtonSW1__BYP, CYREG_PRT2_BYP
.set ButtonSW1__CTL, CYREG_PRT2_CTL
.set ButtonSW1__DM0, CYREG_PRT2_DM0
.set ButtonSW1__DM1, CYREG_PRT2_DM1
.set ButtonSW1__DM2, CYREG_PRT2_DM2
.set ButtonSW1__DR, CYREG_PRT2_DR
.set ButtonSW1__INP_DIS, CYREG_PRT2_INP_DIS
.set ButtonSW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ButtonSW1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ButtonSW1__LCD_EN, CYREG_PRT2_LCD_EN
.set ButtonSW1__MASK, 0x04
.set ButtonSW1__PORT, 2
.set ButtonSW1__PRT, CYREG_PRT2_PRT
.set ButtonSW1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ButtonSW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ButtonSW1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ButtonSW1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ButtonSW1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ButtonSW1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ButtonSW1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ButtonSW1__PS, CYREG_PRT2_PS
.set ButtonSW1__SHIFT, 2
.set ButtonSW1__SLW, CYREG_PRT2_SLW

/* Channel_1 */
.set Channel_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Channel_1__0__MASK, 0x02
.set Channel_1__0__PC, CYREG_PRT0_PC1
.set Channel_1__0__PORT, 0
.set Channel_1__0__SHIFT, 1
.set Channel_1__AG, CYREG_PRT0_AG
.set Channel_1__AMUX, CYREG_PRT0_AMUX
.set Channel_1__BIE, CYREG_PRT0_BIE
.set Channel_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Channel_1__BYP, CYREG_PRT0_BYP
.set Channel_1__CTL, CYREG_PRT0_CTL
.set Channel_1__DM0, CYREG_PRT0_DM0
.set Channel_1__DM1, CYREG_PRT0_DM1
.set Channel_1__DM2, CYREG_PRT0_DM2
.set Channel_1__DR, CYREG_PRT0_DR
.set Channel_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Channel_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Channel_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Channel_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Channel_1__MASK, 0x02
.set Channel_1__PORT, 0
.set Channel_1__PRT, CYREG_PRT0_PRT
.set Channel_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Channel_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Channel_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Channel_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Channel_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Channel_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Channel_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Channel_1__PS, CYREG_PRT0_PS
.set Channel_1__SHIFT, 1
.set Channel_1__SLW, CYREG_PRT0_SLW

/* USBUART_1 */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 6
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x04
.set USBUART_1_ep_1__INTC_NUMBER, 2
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x08
.set USBUART_1_ep_2__INTC_NUMBER, 3
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x10
.set USBUART_1_ep_3__INTC_NUMBER, 4
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep1__DRQ_NUMBER, 0
.set USBUART_1_ep1__NUMBEROF_TDS, 0
.set USBUART_1_ep1__PRIORITY, 2
.set USBUART_1_ep1__TERMIN_EN, 1
.set USBUART_1_ep1__TERMIN_SEL, 0
.set USBUART_1_ep1__TERMOUT0_EN, 0
.set USBUART_1_ep1__TERMOUT0_SEL, 0
.set USBUART_1_ep1__TERMOUT1_EN, 0
.set USBUART_1_ep1__TERMOUT1_SEL, 0
.set USBUART_1_ep2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep2__DRQ_NUMBER, 1
.set USBUART_1_ep2__NUMBEROF_TDS, 0
.set USBUART_1_ep2__PRIORITY, 2
.set USBUART_1_ep2__TERMIN_EN, 1
.set USBUART_1_ep2__TERMIN_SEL, 0
.set USBUART_1_ep2__TERMOUT0_EN, 0
.set USBUART_1_ep2__TERMOUT0_SEL, 0
.set USBUART_1_ep2__TERMOUT1_EN, 0
.set USBUART_1_ep2__TERMOUT1_SEL, 0
.set USBUART_1_ep3__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep3__DRQ_NUMBER, 2
.set USBUART_1_ep3__NUMBEROF_TDS, 0
.set USBUART_1_ep3__PRIORITY, 2
.set USBUART_1_ep3__TERMIN_EN, 1
.set USBUART_1_ep3__TERMIN_SEL, 0
.set USBUART_1_ep3__TERMOUT0_EN, 0
.set USBUART_1_ep3__TERMOUT0_SEL, 0
.set USBUART_1_ep3__TERMOUT1_EN, 0
.set USBUART_1_ep3__TERMOUT1_SEL, 0
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x20
.set USBUART_1_sof_int__INTC_NUMBER, 5
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Channel1_R */
.set Channel1_R__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Channel1_R__0__MASK, 0x80
.set Channel1_R__0__PC, CYREG_PRT1_PC7
.set Channel1_R__0__PORT, 1
.set Channel1_R__0__SHIFT, 7
.set Channel1_R__AG, CYREG_PRT1_AG
.set Channel1_R__AMUX, CYREG_PRT1_AMUX
.set Channel1_R__BIE, CYREG_PRT1_BIE
.set Channel1_R__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Channel1_R__BYP, CYREG_PRT1_BYP
.set Channel1_R__CTL, CYREG_PRT1_CTL
.set Channel1_R__DM0, CYREG_PRT1_DM0
.set Channel1_R__DM1, CYREG_PRT1_DM1
.set Channel1_R__DM2, CYREG_PRT1_DM2
.set Channel1_R__DR, CYREG_PRT1_DR
.set Channel1_R__INP_DIS, CYREG_PRT1_INP_DIS
.set Channel1_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Channel1_R__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Channel1_R__LCD_EN, CYREG_PRT1_LCD_EN
.set Channel1_R__MASK, 0x80
.set Channel1_R__PORT, 1
.set Channel1_R__PRT, CYREG_PRT1_PRT
.set Channel1_R__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Channel1_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Channel1_R__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Channel1_R__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Channel1_R__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Channel1_R__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Channel1_R__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Channel1_R__PS, CYREG_PRT1_PS
.set Channel1_R__SHIFT, 7
.set Channel1_R__SLW, CYREG_PRT1_SLW

/* ShiftReg_5 */
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB08_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB08_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB08_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB08_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB08_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB08_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB09_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB09_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB09_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB09_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB09_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB09_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB10_A0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB10_A1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB10_D0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB10_D1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB10_F0
.set ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB10_F1
.set ShiftReg_5_bSR_StsReg__0__MASK, 0x01
.set ShiftReg_5_bSR_StsReg__0__POS, 0
.set ShiftReg_5_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ShiftReg_5_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set ShiftReg_5_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_5_bSR_StsReg__3__POS, 3
.set ShiftReg_5_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_5_bSR_StsReg__4__POS, 4
.set ShiftReg_5_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_5_bSR_StsReg__5__POS, 5
.set ShiftReg_5_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_5_bSR_StsReg__6__POS, 6
.set ShiftReg_5_bSR_StsReg__MASK, 0x79
.set ShiftReg_5_bSR_StsReg__MASK_REG, CYREG_B0_UDB10_MSK
.set ShiftReg_5_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ShiftReg_5_bSR_StsReg__STATUS_REG, CYREG_B0_UDB10_ST
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_5_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* ShiftReg_6 */
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB12_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB12_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB12_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB12_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB12_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB12_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB13_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB13_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB13_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB13_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB13_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB13_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB14_A0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB14_A1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB14_D0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB14_D1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB14_F0
.set ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB14_F1
.set ShiftReg_6_bSR_StsReg__0__MASK, 0x01
.set ShiftReg_6_bSR_StsReg__0__POS, 0
.set ShiftReg_6_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ShiftReg_6_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set ShiftReg_6_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_6_bSR_StsReg__3__POS, 3
.set ShiftReg_6_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_6_bSR_StsReg__4__POS, 4
.set ShiftReg_6_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_6_bSR_StsReg__5__POS, 5
.set ShiftReg_6_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_6_bSR_StsReg__6__POS, 6
.set ShiftReg_6_bSR_StsReg__MASK, 0x79
.set ShiftReg_6_bSR_StsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set ShiftReg_6_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ShiftReg_6_bSR_StsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ShiftReg_6_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* ShiftReg_7 */
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB04_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB04_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB04_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB04_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB04_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB04_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB05_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB05_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB05_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB05_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB05_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB05_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB06_A0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB06_A1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB06_D0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB06_D1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB06_F0
.set ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB06_F1
.set ShiftReg_7_bSR_StsReg__0__MASK, 0x01
.set ShiftReg_7_bSR_StsReg__0__POS, 0
.set ShiftReg_7_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftReg_7_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ShiftReg_7_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_7_bSR_StsReg__3__POS, 3
.set ShiftReg_7_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_7_bSR_StsReg__4__POS, 4
.set ShiftReg_7_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_7_bSR_StsReg__5__POS, 5
.set ShiftReg_7_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_7_bSR_StsReg__6__POS, 6
.set ShiftReg_7_bSR_StsReg__MASK, 0x79
.set ShiftReg_7_bSR_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set ShiftReg_7_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftReg_7_bSR_StsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_7_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* ShiftReg_8 */
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB08_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB08_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB08_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB08_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB08_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB08_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB09_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB09_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB09_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB09_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB09_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB09_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB10_A0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB10_A1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB10_D0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB10_D1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB10_F0
.set ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB10_F1
.set ShiftReg_8_bSR_StsReg__0__MASK, 0x01
.set ShiftReg_8_bSR_StsReg__0__POS, 0
.set ShiftReg_8_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ShiftReg_8_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set ShiftReg_8_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_8_bSR_StsReg__3__POS, 3
.set ShiftReg_8_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_8_bSR_StsReg__4__POS, 4
.set ShiftReg_8_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_8_bSR_StsReg__5__POS, 5
.set ShiftReg_8_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_8_bSR_StsReg__6__POS, 6
.set ShiftReg_8_bSR_StsReg__MASK, 0x79
.set ShiftReg_8_bSR_StsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set ShiftReg_8_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ShiftReg_8_bSR_StsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB11_CTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ShiftReg_8_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* EN_Channel1 */
.set EN_Channel1_Sync_ctrl_reg__REMOVED, 1

/* EN_Channel2 */
.set EN_Channel2_Sync_ctrl_reg__REMOVED, 1

/* ADC_Channel1 */
.set ADC_Channel1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_Channel1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_Channel1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_Channel1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_Channel1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_Channel1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_Channel1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_Channel1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_Channel1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_Channel1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_Channel1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_Channel1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_Channel1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_Channel1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_Channel1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_Channel1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_Channel1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_Channel1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_Channel1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_Channel1_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_Channel1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_Channel1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_Channel1_IRQ__INTC_MASK, 0x01
.set ADC_Channel1_IRQ__INTC_NUMBER, 0
.set ADC_Channel1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_Channel1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_Channel1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_Channel1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_Channel1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_Channel1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_Channel1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_Channel1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Channel1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_Channel1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_Channel1_theACLK__INDEX, 0x00
.set ADC_Channel1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_Channel1_theACLK__PM_ACT_MSK, 0x01
.set ADC_Channel1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_Channel1_theACLK__PM_STBY_MSK, 0x01

/* ADC_Channel2 */
.set ADC_Channel2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_Channel2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_Channel2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_Channel2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_Channel2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_Channel2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_Channel2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_Channel2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_Channel2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_Channel2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_Channel2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_Channel2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_Channel2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_Channel2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_Channel2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_Channel2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_Channel2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_Channel2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_Channel2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_Channel2_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_Channel2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_Channel2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_Channel2_IRQ__INTC_MASK, 0x02
.set ADC_Channel2_IRQ__INTC_NUMBER, 1
.set ADC_Channel2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_Channel2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_Channel2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_Channel2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_Channel2_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_Channel2_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_Channel2_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_Channel2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Channel2_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_Channel2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_Channel2_theACLK__INDEX, 0x01
.set ADC_Channel2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_Channel2_theACLK__PM_ACT_MSK, 0x02
.set ADC_Channel2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_Channel2_theACLK__PM_STBY_MSK, 0x02

/* PGA_Channel1 */
.set PGA_Channel1_SC__BST, CYREG_SC0_BST
.set PGA_Channel1_SC__CLK, CYREG_SC0_CLK
.set PGA_Channel1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_Channel1_SC__CMPINV_MASK, 0x01
.set PGA_Channel1_SC__CPTR, CYREG_SC_CPTR
.set PGA_Channel1_SC__CPTR_MASK, 0x01
.set PGA_Channel1_SC__CR0, CYREG_SC0_CR0
.set PGA_Channel1_SC__CR1, CYREG_SC0_CR1
.set PGA_Channel1_SC__CR2, CYREG_SC0_CR2
.set PGA_Channel1_SC__MSK, CYREG_SC_MSK
.set PGA_Channel1_SC__MSK_MASK, 0x01
.set PGA_Channel1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Channel1_SC__PM_ACT_MSK, 0x01
.set PGA_Channel1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Channel1_SC__PM_STBY_MSK, 0x01
.set PGA_Channel1_SC__SR, CYREG_SC_SR
.set PGA_Channel1_SC__SR_MASK, 0x01
.set PGA_Channel1_SC__SW0, CYREG_SC0_SW0
.set PGA_Channel1_SC__SW10, CYREG_SC0_SW10
.set PGA_Channel1_SC__SW2, CYREG_SC0_SW2
.set PGA_Channel1_SC__SW3, CYREG_SC0_SW3
.set PGA_Channel1_SC__SW4, CYREG_SC0_SW4
.set PGA_Channel1_SC__SW6, CYREG_SC0_SW6
.set PGA_Channel1_SC__SW7, CYREG_SC0_SW7
.set PGA_Channel1_SC__SW8, CYREG_SC0_SW8
.set PGA_Channel1_SC__WRK1, CYREG_SC_WRK1
.set PGA_Channel1_SC__WRK1_MASK, 0x01

/* PGA_Channel2 */
.set PGA_Channel2_SC__BST, CYREG_SC1_BST
.set PGA_Channel2_SC__CLK, CYREG_SC1_CLK
.set PGA_Channel2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_Channel2_SC__CMPINV_MASK, 0x02
.set PGA_Channel2_SC__CPTR, CYREG_SC_CPTR
.set PGA_Channel2_SC__CPTR_MASK, 0x02
.set PGA_Channel2_SC__CR0, CYREG_SC1_CR0
.set PGA_Channel2_SC__CR1, CYREG_SC1_CR1
.set PGA_Channel2_SC__CR2, CYREG_SC1_CR2
.set PGA_Channel2_SC__MSK, CYREG_SC_MSK
.set PGA_Channel2_SC__MSK_MASK, 0x02
.set PGA_Channel2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Channel2_SC__PM_ACT_MSK, 0x02
.set PGA_Channel2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Channel2_SC__PM_STBY_MSK, 0x02
.set PGA_Channel2_SC__SR, CYREG_SC_SR
.set PGA_Channel2_SC__SR_MASK, 0x02
.set PGA_Channel2_SC__SW0, CYREG_SC1_SW0
.set PGA_Channel2_SC__SW10, CYREG_SC1_SW10
.set PGA_Channel2_SC__SW2, CYREG_SC1_SW2
.set PGA_Channel2_SC__SW3, CYREG_SC1_SW3
.set PGA_Channel2_SC__SW4, CYREG_SC1_SW4
.set PGA_Channel2_SC__SW6, CYREG_SC1_SW6
.set PGA_Channel2_SC__SW7, CYREG_SC1_SW7
.set PGA_Channel2_SC__SW8, CYREG_SC1_SW8
.set PGA_Channel2_SC__WRK1, CYREG_SC_WRK1
.set PGA_Channel2_SC__WRK1_MASK, 0x02

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Opamp_Channel1 */
.set Opamp_Channel1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_Channel1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_Channel1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_Channel1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_Channel1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_Channel1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_Channel1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_Channel1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_Channel1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_Channel1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_Channel1_ABuf__TR1, CYREG_OPAMP3_TR1

/* SWReg_Channel1 */
.set SWReg_Channel1_sts_sts_reg__0__MASK, 0x01
.set SWReg_Channel1_sts_sts_reg__0__POS, 0
.set SWReg_Channel1_sts_sts_reg__1__MASK, 0x02
.set SWReg_Channel1_sts_sts_reg__1__POS, 1
.set SWReg_Channel1_sts_sts_reg__MASK, 0x03
.set SWReg_Channel1_sts_sts_reg__MASK_REG, CYREG_B0_UDB15_MSK
.set SWReg_Channel1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SWReg_Channel1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SWReg_Channel1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SWReg_Channel1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set SWReg_Channel1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set SWReg_Channel1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB15_ST

/* SWReg_Channel2 */
.set SWReg_Channel2_sts_sts_reg__0__MASK, 0x01
.set SWReg_Channel2_sts_sts_reg__0__POS, 0
.set SWReg_Channel2_sts_sts_reg__1__MASK, 0x02
.set SWReg_Channel2_sts_sts_reg__1__POS, 1
.set SWReg_Channel2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SWReg_Channel2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SWReg_Channel2_sts_sts_reg__MASK, 0x03
.set SWReg_Channel2_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set SWReg_Channel2_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SWReg_Channel2_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SWReg_Channel2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SWReg_Channel2_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SWReg_Channel2_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SWReg_Channel2_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* Opamp_Channel2_1 */
.set Opamp_Channel2_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_Channel2_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_Channel2_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_Channel2_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_Channel2_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_Channel2_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_Channel2_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_Channel2_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_Channel2_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_Channel2_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_Channel2_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Sel_Gen_Channel1 */
.set Sel_Gen_Channel1_Sync_ctrl_reg__0__MASK, 0x01
.set Sel_Gen_Channel1_Sync_ctrl_reg__0__POS, 0
.set Sel_Gen_Channel1_Sync_ctrl_reg__1__MASK, 0x02
.set Sel_Gen_Channel1_Sync_ctrl_reg__1__POS, 1
.set Sel_Gen_Channel1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__MASK, 0x03
.set Sel_Gen_Channel1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Sel_Gen_Channel1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK

/* Sel_Gen_Channel2 */
.set Sel_Gen_Channel2_Sync_ctrl_reg__0__MASK, 0x01
.set Sel_Gen_Channel2_Sync_ctrl_reg__0__POS, 0
.set Sel_Gen_Channel2_Sync_ctrl_reg__1__MASK, 0x02
.set Sel_Gen_Channel2_Sync_ctrl_reg__1__POS, 1
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Sel_Gen_Channel2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Sel_Gen_Channel2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__MASK, 0x03
.set Sel_Gen_Channel2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Sel_Gen_Channel2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
