$date
	Sat Sep 27 10:31:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var reg 1 ! Q $end
$var reg 1 & Z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
1%
0$
x#
x"
x!
$end
#50
0!
0&
1$
#100
0$
0#
0"
0%
#150
1$
#200
0$
1#
#250
1!
1&
1$
#300
0$
0#
1"
#350
1$
#400
0$
1#
#450
1$
#500
0$
