{:input (genetic.crossover/dumb-crossover 1868990940 (genetic.mutation/change-names-remove-clause 509947866 (genetic.crossover/dumb-crossover 148254364 (genetic.crossover/dumb-crossover 784506857 (genetic.mutation/change-constant-value 1788037308 (genetic.representation/genetic-representation "examples/58030.A849F769.blif")) (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")) (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif"))))) (genetic.mutation/change-constant-value 1694117950 (genetic.mutation/change-constant-value 43924805 (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire3_7, \\wire4_:missing , wire5_8);\n  wire \\:missing_edge ;\n  wire wire1;\n  input wire3_7;\n  wire wire3_7;\n  wire wire4_7;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  output wire5_8;\n  wire wire5_8;\n  wire wire7_8;\n  wire \\wire:missing_8 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire7_8 = 4'h8 >> { wire4_7, wire3_7 };\n  assign wire1 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_8  = wire7_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:3.1-23.10\" *)\nmodule postsynth(\\wire:missing_edge , wire3_7, \\wire4_:missing , wire5_8);\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:5.8-5.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:6.9-6.16\" *)\n  input wire3_7;\n  wire wire3_7;\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:9.9-9.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:11.10-11.17\" *)\n  output wire5_8;\n  wire wire5_8;\n  (* src = \"/tmp/fuzzmount731121EF/9F3C1220.v:15.9-15.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h1;\n  assign wire5_8 = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd/src/top.v'.\nSBY 15:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] Copy '/tmp/fuzzmount731121EF/9F3C1220.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd/src/9F3C1220.v'.\nSBY 15:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] Copy '/tmp/fuzzmount731121EF/9F3C1220.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd/src/9F3C1220.post.v'.\nSBY 15:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: abc pdr\nSBY 15:46:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:46:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] base: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 15:46:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] base: finished (returncode=0)\nSBY 15:46:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:46:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] aig: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] aig: finished (returncode=0)\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: Warning: The network has no constraints.\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: finished (returncode=0)\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] engine_0: Status returned by engine: FAIL\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd'.\nSBY 15:46:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp018h14fd] DONE (FAIL, rc=2)\n", :err ""}}}