#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep  4 21:35:58 2020
# Process ID: 19950
# Current directory: /home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder
# Command line: vivado -mode batch -source syn_page.tcl
# Log file: /home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/vivado.log
# Journal file: /home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/vivado.jou
#-----------------------------------------------------------
source syn_page.tcl
# set fun_name "DigitRec_mono"
# add_files -norecurse ./src/Config_Controls.v
# add_files -norecurse ./src/converge_ctrl.v
# add_files -norecurse ./src/ExtractCtrl.v
# add_files -norecurse ./src/Input_Port_Cluster.v
# add_files -norecurse ./src/Input_Port.v
# add_files -norecurse ./src/leaf_interface.v
# add_files -norecurse ./src/Output_Port_Cluster.v
# add_files -norecurse ./src/Output_Port.v
# add_files -norecurse ./src/read_b_in.v
# add_files -norecurse ./src/Stream_Flow_Control.v
# add_files -norecurse ./src/write_b_in.v
# add_files -norecurse ./src/write_b_out.v
# add_files -norecurse ./leaf.v
# set dir "../../solution1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_$fun_name.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top leaf -part xc7z020clg400-1 -mode out_of_context
Command: synth_design -top leaf -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19969 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.840 ; gain = 203.598 ; free physical = 7007 ; free virtual = 25613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leaf' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/leaf.v:2]
INFO: [Synth 8-6157] synthesizing module 'leaf_interface' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/leaf_interface.v:11]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 122 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Extract_Control' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/ExtractCtrl.v:24]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Extract_Control' (1#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/ExtractCtrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'Config_Controls' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:25]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 122 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Config_Controls' (2#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:25]
INFO: [Synth 8-6157] synthesizing module 'Stream_Flow_Control' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Stream_Flow_Control.v:21]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
	Parameter IN_PORTS_REG_BITS bound to: 9 - type: integer 
	Parameter REG_CONTROL_BITS bound to: 122 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'converge_ctrl' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter MAX_NUM_OUT_PORTS bound to: 7 - type: integer 
	Parameter MAX_NUM_IN_PORTS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 49 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 49 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 49 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 49 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 784 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 784 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 49 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 49 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 49 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 52 - type: integer 
	Parameter rstb_loop_iter bound to: 52 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (3#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (4#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (5#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (6#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (6#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (6#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (7#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (8#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
WARNING: [Synth 8-7023] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' has 25 connections declared, but only 19 given [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:252]
INFO: [Synth 8-6157] synthesizing module 'rise_detect' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/leaf_interface.v:121]
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rise_detect' (9#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/leaf_interface.v:121]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net update_packet[2] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[3] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[4] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[5] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:61]
WARNING: [Synth 8-3848] Net update_packet[6] in module/entity converge_ctrl does not have driver. [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:61]
INFO: [Synth 8-6155] done synthesizing module 'converge_ctrl' (10#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/converge_ctrl.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'outport_sel' does not match port width (7) of module 'converge_ctrl' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Stream_Flow_Control.v:72]
INFO: [Synth 8-6157] synthesizing module 'Input_Port_Cluster' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port_Cluster.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Input_Port' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 2 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter BRAM_DEPTH bound to: 2112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_in' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_in.v:5]
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_in' (11#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_in.v:5]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
	Parameter MEMORY_SIZE bound to: 2112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 2112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (11#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (12#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-6157] synthesizing module 'read_b_in' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/read_b_in.v:9]
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter R0W1 bound to: 1'b0 
	Parameter R1W0 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'read_b_in' (13#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/read_b_in.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_converter' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:325]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (13#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (14#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (15#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (15#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (15#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1574]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1580]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (16#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (16#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (16#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (17#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (4) of module 'xpm_fifo_async' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:388]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (4) of module 'xpm_fifo_async' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:390]
WARNING: [Synth 8-7023] instance 'xpm_fifo_async2user' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:372]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'data_converter' (18#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:325]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port' (19#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Port__parameterized0' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 3 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter BRAM_DEPTH bound to: 2112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_in__parameterized0' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_in.v:5]
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PORT_No bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_in__parameterized0' (19#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_in.v:5]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port__parameterized0' (19#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port.v:23]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Input_Port_Cluster' (20#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Input_Port_Cluster.v:23]
INFO: [Synth 8-6157] synthesizing module 'Output_Port_Cluster' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port_Cluster.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_IN_PORTS bound to: 2 - type: integer 
	Parameter NUM_OUT_PORTS bound to: 4 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter OUT_PORTS_REG_BITS bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Output_Port' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port.v:23]
	Parameter PACKET_BITS bound to: 49 - type: integer 
	Parameter NUM_LEAF_BITS bound to: 5 - type: integer 
	Parameter NUM_PORT_BITS bound to: 4 - type: integer 
	Parameter NUM_ADDR_BITS bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FREESPACE_UPDATE_SIZE bound to: 64 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_b_out' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_out.v:1]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_b_out' (21#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/write_b_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized0' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized2' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized2' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized0' (21#1) [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_async__parameterized0' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_async__parameterized0' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port.v:173]
WARNING: [Synth 8-7023] instance 'xpm_fifo_async_inst' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port.v:155]
INFO: [Synth 8-6155] done synthesizing module 'Output_Port' (22#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Output_Port_Cluster' (23#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Output_Port_Cluster.v:23]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Stream_Flow_Control' (24#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Stream_Flow_Control.v:21]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'leaf_interface' (25#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/leaf_interface.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'dout_leaf_interface2user' does not match port width (64) of module 'leaf_interface' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/leaf.v:38]
WARNING: [Synth 8-689] width (1) of port connection 'vld_interface2user' does not match port width (2) of module 'leaf_interface' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/leaf.v:39]
WARNING: [Synth 8-689] width (1) of port connection 'ack_interface2user' does not match port width (4) of module 'leaf_interface' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/leaf.v:41]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:12]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:82]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_tesbkb' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:40]
	Parameter DataWidth bound to: 196 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_tesbkb_ram' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:6]
	Parameter DWIDTH bound to: 196 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:19]
INFO: [Synth 8-3876] $readmem data file './DigitRec_mono_tesbkb_ram.dat' is read successfully [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_tesbkb_ram' (26#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_tesbkb' (27#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tesbkb.v:40]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_tracud' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:40]
	Parameter DataWidth bound to: 196 - type: integer 
	Parameter AddressRange bound to: 450 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_tracud_ram' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:6]
	Parameter DWIDTH bound to: 196 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 450 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:19]
INFO: [Synth 8-3876] $readmem data file './DigitRec_mono_tracud_ram.dat' is read successfully [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_tracud_ram' (28#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_tracud' (29#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_tracud.v:40]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_resQgW' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:40]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_resQgW_ram' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:19]
INFO: [Synth 8-3876] $readmem data file './DigitRec_mono_resQgW_ram.dat' is read successfully [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_resQgW_ram' (30#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_resQgW' (31#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_resQgW.v:40]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/popcount.v:10]
INFO: [Synth 8-6155] done synthesizing module 'popcount' (32#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/popcount.v:10]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_muxRg6' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxRg6.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter din65_WIDTH bound to: 32 - type: integer 
	Parameter din66_WIDTH bound to: 32 - type: integer 
	Parameter din67_WIDTH bound to: 32 - type: integer 
	Parameter din68_WIDTH bound to: 32 - type: integer 
	Parameter din69_WIDTH bound to: 32 - type: integer 
	Parameter din70_WIDTH bound to: 32 - type: integer 
	Parameter din71_WIDTH bound to: 32 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter din73_WIDTH bound to: 32 - type: integer 
	Parameter din74_WIDTH bound to: 32 - type: integer 
	Parameter din75_WIDTH bound to: 32 - type: integer 
	Parameter din76_WIDTH bound to: 32 - type: integer 
	Parameter din77_WIDTH bound to: 32 - type: integer 
	Parameter din78_WIDTH bound to: 32 - type: integer 
	Parameter din79_WIDTH bound to: 32 - type: integer 
	Parameter din80_WIDTH bound to: 32 - type: integer 
	Parameter din81_WIDTH bound to: 32 - type: integer 
	Parameter din82_WIDTH bound to: 32 - type: integer 
	Parameter din83_WIDTH bound to: 32 - type: integer 
	Parameter din84_WIDTH bound to: 32 - type: integer 
	Parameter din85_WIDTH bound to: 32 - type: integer 
	Parameter din86_WIDTH bound to: 32 - type: integer 
	Parameter din87_WIDTH bound to: 32 - type: integer 
	Parameter din88_WIDTH bound to: 32 - type: integer 
	Parameter din89_WIDTH bound to: 32 - type: integer 
	Parameter din90_WIDTH bound to: 32 - type: integer 
	Parameter din91_WIDTH bound to: 32 - type: integer 
	Parameter din92_WIDTH bound to: 32 - type: integer 
	Parameter din93_WIDTH bound to: 32 - type: integer 
	Parameter din94_WIDTH bound to: 32 - type: integer 
	Parameter din95_WIDTH bound to: 32 - type: integer 
	Parameter din96_WIDTH bound to: 32 - type: integer 
	Parameter din97_WIDTH bound to: 32 - type: integer 
	Parameter din98_WIDTH bound to: 32 - type: integer 
	Parameter din99_WIDTH bound to: 32 - type: integer 
	Parameter din100_WIDTH bound to: 32 - type: integer 
	Parameter din101_WIDTH bound to: 32 - type: integer 
	Parameter din102_WIDTH bound to: 32 - type: integer 
	Parameter din103_WIDTH bound to: 32 - type: integer 
	Parameter din104_WIDTH bound to: 32 - type: integer 
	Parameter din105_WIDTH bound to: 32 - type: integer 
	Parameter din106_WIDTH bound to: 32 - type: integer 
	Parameter din107_WIDTH bound to: 32 - type: integer 
	Parameter din108_WIDTH bound to: 32 - type: integer 
	Parameter din109_WIDTH bound to: 32 - type: integer 
	Parameter din110_WIDTH bound to: 32 - type: integer 
	Parameter din111_WIDTH bound to: 32 - type: integer 
	Parameter din112_WIDTH bound to: 32 - type: integer 
	Parameter din113_WIDTH bound to: 32 - type: integer 
	Parameter din114_WIDTH bound to: 32 - type: integer 
	Parameter din115_WIDTH bound to: 32 - type: integer 
	Parameter din116_WIDTH bound to: 32 - type: integer 
	Parameter din117_WIDTH bound to: 32 - type: integer 
	Parameter din118_WIDTH bound to: 32 - type: integer 
	Parameter din119_WIDTH bound to: 32 - type: integer 
	Parameter din120_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_muxRg6' (33#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxRg6.v:8]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_muxShg' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxShg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_muxShg' (34#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxShg.v:8]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_muxThq' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxThq.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_muxThq' (35#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxThq.v:8]
INFO: [Synth 8-6157] synthesizing module 'DigitRec_mono_muxUhA' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxUhA.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono_muxUhA' (36#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono_muxUhA.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_forward' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/regslice_core.v:93]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (37#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_forward' (38#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/regslice_core.v:93]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:8663]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DigitRec_mono' (39#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:12]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'leaf' (40#1) [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/leaf.v:2]
WARNING: [Synth 8-3331] design popcount has unconnected port ap_rst
WARNING: [Synth 8-3331] design DigitRec_mono_resQgW has unconnected port reset
WARNING: [Synth 8-3331] design DigitRec_mono_tracud has unconnected port reset
WARNING: [Synth 8-3331] design DigitRec_mono_tesbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design Input_Port__parameterized0 has unconnected port din_leaf_bft2interface[47]
WARNING: [Synth 8-3331] design Input_Port__parameterized0 has unconnected port din_leaf_bft2interface[46]
WARNING: [Synth 8-3331] design Input_Port__parameterized0 has unconnected port din_leaf_bft2interface[45]
WARNING: [Synth 8-3331] design Input_Port__parameterized0 has unconnected port din_leaf_bft2interface[44]
WARNING: [Synth 8-3331] design Input_Port__parameterized0 has unconnected port din_leaf_bft2interface[43]
WARNING: [Synth 8-3331] design Input_Port has unconnected port din_leaf_bft2interface[47]
WARNING: [Synth 8-3331] design Input_Port has unconnected port din_leaf_bft2interface[46]
WARNING: [Synth 8-3331] design Input_Port has unconnected port din_leaf_bft2interface[45]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.527 ; gain = 331.285 ; free physical = 6957 ; free virtual = 25583
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2160.402 ; gain = 343.160 ; free physical = 6972 ; free virtual = 25597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2160.402 ; gain = 343.160 ; free physical = 6972 ; free virtual = 25597
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2160.402 ; gain = 0.000 ; free physical = 6913 ; free virtual = 25538
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leaf_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leaf_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2362.953 ; gain = 0.000 ; free physical = 6762 ; free virtual = 25387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2362.953 ; gain = 0.000 ; free physical = 6762 ; free virtual = 25387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6953 ; free virtual = 25562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6953 ; free virtual = 25562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /data_converter_inst/xpm_fifo_async2user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /data_converter_inst/xpm_fifo_async2user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[0].OPort /xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[1].OPort /xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[2].OPort /xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/opc/\output_port_cluster[3].OPort /xpm_fifo_async_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /xpm_memory_tdpram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /xpm_memory_tdpram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[0].IPort /xpm_memory_tdpram_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leaf_interface_inst/sfc/ipc/\input_port_inst[1].IPort /xpm_memory_tdpram_inst_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6931 ; free virtual = 25557
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'out_port_reg[0].update_bram_addr_en_reg[0:0]' into 'out_port_reg[0].update_freespace_en_reg[0:0]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:128]
INFO: [Synth 8-4471] merging register 'out_port_reg[1].update_bram_addr_en_reg[1:1]' into 'out_port_reg[1].update_freespace_en_reg[1:1]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:128]
INFO: [Synth 8-4471] merging register 'out_port_reg[2].update_bram_addr_en_reg[2:2]' into 'out_port_reg[2].update_freespace_en_reg[2:2]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:128]
INFO: [Synth 8-4471] merging register 'out_port_reg[3].update_bram_addr_en_reg[3:3]' into 'out_port_reg[3].update_freespace_en_reg[3:3]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/src/Config_Controls.v:128]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-5544] ROM "outport_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-4471] merging register 'zext_ln4141_6_reg_11806_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9527]
INFO: [Synth 8-4471] merging register 'zext_ln4141_9_reg_11839_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9559]
INFO: [Synth 8-4471] merging register 'zext_ln4141_10_reg_11850_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9571]
INFO: [Synth 8-4471] merging register 'zext_ln4141_13_reg_11883_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9603]
INFO: [Synth 8-4471] merging register 'zext_ln4141_21_reg_12271_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9293]
INFO: [Synth 8-4471] merging register 'zext_ln4141_22_reg_12282_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9305]
INFO: [Synth 8-4471] merging register 'zext_ln4141_26_reg_12326_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9349]
INFO: [Synth 8-4471] merging register 'zext_ln4141_27_reg_12337_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9359]
INFO: [Synth 8-4471] merging register 'zext_ln4141_31_reg_12381_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9403]
INFO: [Synth 8-4471] merging register 'zext_ln4141_32_reg_12392_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9415]
INFO: [Synth 8-4471] merging register 'zext_ln4141_33_reg_12403_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9425]
INFO: [Synth 8-4471] merging register 'zext_ln4141_35_reg_12425_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9447]
INFO: [Synth 8-4471] merging register 'zext_ln4141_36_reg_12436_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9459]
INFO: [Synth 8-4471] merging register 'zext_ln4141_39_reg_12469_reg[31:31]' into 'zext_ln4141_1_reg_11751_reg[31:31]' [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/solution1/syn/verilog/DigitRec_mono.v:9687]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6899 ; free virtual = 25528
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DigitRec_mono__GB0 |           1|     22147|
|2     |DigitRec_mono__GB1 |           1|     12323|
|3     |DigitRec_mono__GB2 |           1|      9861|
|4     |DigitRec_mono__GB3 |           1|     12263|
|5     |DigitRec_mono__GB4 |           1|     41161|
|6     |leaf_interface     |           1|      8075|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 8     
	   8 Input      8 Bit       Adders := 20    
	   4 Input      7 Bit       Adders := 13    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 7     
	   4 Input      5 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 6     
	   8 Input      5 Bit       Adders := 80    
	   7 Input      5 Bit       Adders := 80    
	   4 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   5 Input      3 Bit       Adders := 80    
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1200  
+---XORs : 
	   2 Input    196 Bit         XORs := 40    
	   2 Input      8 Bit         XORs := 8     
	   2 Input      7 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 136   
+---Registers : 
	              196 Bit    Registers := 82    
	               49 Bit    Registers := 7     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 11    
	               32 Bit    Registers := 238   
	               31 Bit    Registers := 15    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 68    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 197   
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 195   
+---RAMs : 
	             382K Bit         RAMs := 1     
	              86K Bit         RAMs := 40    
	               7K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 4     
	              784 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 20    
	   2 Input     49 Bit        Muxes := 23    
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 562   
	   3 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 21    
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 49    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 57    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 328   
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Extract_Control 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 2     
Module Config_Controls 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 8     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
+---RAMs : 
	              784 Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rise_detect 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module converge_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               49 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 17    
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module write_b_in 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module read_b_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_converter__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_b_in__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module read_b_in__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_b_out 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_sync_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Output_Port__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_b_out__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_sync_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Output_Port__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_b_out__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_sync_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Output_Port__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_b_out__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_sync_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Output_Port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DigitRec_mono_muxRg6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 119   
Module DigitRec_mono_resQgW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module DigitRec_mono_muxUhA__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxUhA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module DigitRec_mono_muxThq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module DigitRec_mono_muxShg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module popcount__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__8 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__9 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__10 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__11 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__12 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__13 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__14 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__15 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__16 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__17 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__18 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount__19 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 4     
	   7 Input      5 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 60    
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DigitRec_mono_tracud_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tracud_ram 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	              86K Bit         RAMs := 1     
Module DigitRec_mono_tesbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
+---RAMs : 
	             382K Bit         RAMs := 1     
Module DigitRec_mono 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    196 Bit         XORs := 40    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              196 Bit    Registers := 41    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 232   
	               31 Bit    Registers := 15    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input    196 Bit        Muxes := 20    
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 317   
	   3 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 44    
	   2 Input      1 Bit        Muxes := 278   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][0]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][0]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][1]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][1]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][2]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][2]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][3]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][3]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][4]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][4]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][5]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][5]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][6]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][6]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][7]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][7]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][8]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][8]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][9]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][9]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][10]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][10]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][11]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][11]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][12]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][12]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][13]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][13]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][14]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][14]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][15]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][15]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][16]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][16]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][17]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][17]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][18]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][18]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][19]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][19]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][20]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][20]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][21]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][21]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][22]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][22]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][23]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][23]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][24]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][24]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][25]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][25]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][26]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][26]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][27]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][27]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][28]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][28]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][29]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][29]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][30]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][30]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][31]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][31]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][32]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][32]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][33]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][33]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][34]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][34]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][35]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][35]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][36]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][36]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][37]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][37]' (FDRE) to 'leaf_interface_inst/sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (leaf_interface_inst/\sfc/ConCtrl/updata_reg[1].update_packet_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (leaf_interface_inst/\sfc/ConCtrl/updata_reg[0].update_packet_reg[0][38] )
INFO: [Synth 8-3886] merging instance 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]' (FDR) to 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[9]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[10]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[11]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[12]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[13]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[14]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[15]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[16]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[17]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[18]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[19]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[20]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[21]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[22]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[23]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[24]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[25]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[26]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[27]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[28]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[29]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/zext_ln4141_39_reg_12469_reg[30]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Synth 8-3886] merging instance 'DigitRec_mono_insti_5_0/select_ln4141_191_reg_12463_reg[9]' (FDE) to 'DigitRec_mono_insti_5_0/select_ln4141_146_reg_12364_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_191_reg_12463_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_141_reg_12353_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_121_reg_12309_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_171_reg_12419_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_146_reg_12364_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_151_reg_12375_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_0/\select_ln4141_151_reg_12375_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_1/\select_ln4141_101_reg_12265_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_1/\select_ln4141_116_reg_12298_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_1/\select_ln4141_186_reg_12452_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_1/\select_ln4141_186_reg_12452_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_3/\select_ln4202_2_reg_12819_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_3/\select_ln4202_2_reg_12819_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_3/\select_ln4141_126_reg_12320_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_3/\select_ln4141_126_reg_12320_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_3/\zext_ln4141_1_reg_11751_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DigitRec_mono_insti_5_4/\regslice_forward_Output_1_V_V_U/obuf_inst/odata_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6779 ; free virtual = 25427
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                             | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                       | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                       | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf                                                                                                                                                                    | results_U/DigitRec_mono_resQgW_ram_U/ram_reg           | 2 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_31_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_30_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_29_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_28_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_27_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_26_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_25_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_24_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_23_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_22_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_21_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_20_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_19_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_18_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_17_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_16_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_15_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_14_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_13_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_12_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_11_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_10_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_9_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_8_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_7_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_6_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_5_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_4_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_3_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_2_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_1_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_0_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | test_set_V_U/DigitRec_mono_tesbkb_ram_U/ram_reg        | 2 K x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 11     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|leaf_interface_inst/\sfc/ConCtrl/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 49              | RAM32M x 9	 | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DigitRec_mono__GB0 |           1|      9111|
|2     |DigitRec_mono__GB1 |           1|      6878|
|3     |DigitRec_mono__GB2 |           1|     10489|
|4     |DigitRec_mono__GB3 |           1|      8703|
|5     |DigitRec_mono__GB4 |           1|     66796|
|6     |leaf_interface     |           1|      5541|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6658 ; free virtual = 25314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2362.953 ; gain = 545.711 ; free physical = 6641 ; free virtual = 25290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                             | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                       | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1 /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                       | 64 x 33(READ_FIRST)    | W | R | 64 x 33(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|leaf_interface_inst/\sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                       | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf_interface_inst/\sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg                       | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
|leaf                                                                                                                                                                    | results_U/DigitRec_mono_resQgW_ram_U/ram_reg           | 2 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_31_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_30_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_29_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_28_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_27_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_26_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_25_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_24_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_23_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_22_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_21_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_20_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_19_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_18_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_17_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_16_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_15_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_14_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_13_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_12_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_11_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_10_U/DigitRec_mono_tracud_ram_U/ram_reg | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_9_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_8_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_7_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_6_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_5_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_4_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_3_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_2_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_1_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | training_set_V_0_U/DigitRec_mono_tracud_ram_U/ram_reg  | 512 x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 6      | 0      | 
|leaf                                                                                                                                                                    | test_set_V_U/DigitRec_mono_tesbkb_ram_U/ram_reg        | 2 K x 196(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 11     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|leaf_interface_inst/\sfc/ConCtrl/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 49              | RAM32M x 9	 | 
+----------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DigitRec_mono__GB0 |           1|      9111|
|2     |DigitRec_mono__GB1 |           1|      6878|
|3     |DigitRec_mono__GB2 |           1|     10489|
|4     |DigitRec_mono__GB3 |           1|      8703|
|5     |DigitRec_mono__GB4 |           1|     66796|
|6     |leaf_interface     |           1|      5541|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DigitRec_mono_inst/select_ln4141_56_reg_11866_reg[30] )
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/results_U/DigitRec_mono_resQgW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_39_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_38_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_37_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_36_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_35_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_34_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_33_U/DigitRec_mono_tracud_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DigitRec_mono_inst/training_set_V_32_U/DigitRec_mono_tracud_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6644 ; free virtual = 25310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [0] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [1] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [2] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [3] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [4] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [5] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [6] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [7] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_address0 [8] is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/training_set_V_0_ce0  is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3234 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3192 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3199 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3227 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3206 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3213 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3220 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3185 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3241 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3250 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3233 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3191 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3198 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3226 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3205 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3212 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3219 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3184 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3240 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3249 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3230 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3188 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3195 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3223 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3202 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3209 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3216 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3181 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3237 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3246 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3232 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3190 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3197 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3225 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3204 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3211 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3218 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3183 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3239 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_3248 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \DigitRec_mono_inst/test_set_V_we0  is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6660 ; free virtual = 25308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6653 ; free virtual = 25310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6644 ; free virtual = 25301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6644 ; free virtual = 25301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6641 ; free virtual = 25297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6640 ; free virtual = 25297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   615|
|2     |LUT1       |    74|
|3     |LUT2       |  8465|
|4     |LUT3       |  3808|
|5     |LUT4       |  5530|
|6     |LUT5       |  3586|
|7     |LUT6       |  4122|
|8     |MUXF7      |   208|
|9     |MUXF8      |    63|
|10    |RAM32M     |     9|
|11    |RAMB18E1   |     6|
|12    |RAMB18E1_1 |     1|
|13    |RAMB18E1_2 |   240|
|14    |RAMB36E1   |     4|
|15    |RAMB36E1_2 |    11|
|16    |FDCE       |     6|
|17    |FDRE       | 13425|
|18    |FDSE       |   170|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------------------+------+
|      |Instance                                             |Module                                    |Cells |
+------+-----------------------------------------------------+------------------------------------------+------+
|1     |top                                                  |                                          | 40343|
|2     |  DigitRec_mono_inst                                 |DigitRec_mono                             | 37079|
|3     |    DigitRec_mono_muxShg_U3                          |DigitRec_mono_muxShg                      |     4|
|4     |    DigitRec_mono_muxThq_U4                          |DigitRec_mono_muxThq                      |   128|
|5     |    DigitRec_mono_muxUhA_U10                         |DigitRec_mono_muxUhA                      |    96|
|6     |    DigitRec_mono_muxUhA_U11                         |DigitRec_mono_muxUhA_55                   |    96|
|7     |    DigitRec_mono_muxUhA_U5                          |DigitRec_mono_muxUhA_56                   |    32|
|8     |    DigitRec_mono_muxUhA_U6                          |DigitRec_mono_muxUhA_57                   |    32|
|9     |    DigitRec_mono_muxUhA_U7                          |DigitRec_mono_muxUhA_58                   |    48|
|10    |    DigitRec_mono_muxUhA_U8                          |DigitRec_mono_muxUhA_59                   |    64|
|11    |    DigitRec_mono_muxUhA_U9                          |DigitRec_mono_muxUhA_60                   |   128|
|12    |    grp_popcount_fu_3350                             |popcount                                  |   570|
|13    |    grp_popcount_fu_3355                             |popcount_61                               |  1956|
|14    |    grp_popcount_fu_3360                             |popcount_62                               |   570|
|15    |    grp_popcount_fu_3365                             |popcount_63                               |   570|
|16    |    grp_popcount_fu_3370                             |popcount_64                               |   570|
|17    |    grp_popcount_fu_3375                             |popcount_65                               |   570|
|18    |    grp_popcount_fu_3380                             |popcount_66                               |   570|
|19    |    grp_popcount_fu_3385                             |popcount_67                               |   570|
|20    |    grp_popcount_fu_3390                             |popcount_68                               |   570|
|21    |    grp_popcount_fu_3395                             |popcount_69                               |   570|
|22    |    grp_popcount_fu_3400                             |popcount_70                               |   570|
|23    |    grp_popcount_fu_3405                             |popcount_71                               |   570|
|24    |    grp_popcount_fu_3410                             |popcount_72                               |   570|
|25    |    grp_popcount_fu_3415                             |popcount_73                               |   570|
|26    |    grp_popcount_fu_3420                             |popcount_74                               |   570|
|27    |    grp_popcount_fu_3425                             |popcount_75                               |   570|
|28    |    grp_popcount_fu_3430                             |popcount_76                               |   570|
|29    |    grp_popcount_fu_3435                             |popcount_77                               |   570|
|30    |    grp_popcount_fu_3440                             |popcount_78                               |   570|
|31    |    grp_popcount_fu_3445                             |popcount_79                               |   570|
|32    |    regslice_forward_Output_1_V_V_U                  |regslice_forward                          |    33|
|33    |      obuf_inst                                      |obuf                                      |    32|
|34    |    results_U                                        |DigitRec_mono_resQgW                      |    56|
|35    |      DigitRec_mono_resQgW_ram_U                     |DigitRec_mono_resQgW_ram                  |    56|
|36    |    test_set_V_U                                     |DigitRec_mono_tesbkb                      |  7865|
|37    |      DigitRec_mono_tesbkb_ram_U                     |DigitRec_mono_tesbkb_ram                  |  7865|
|38    |    training_set_V_0_U                               |DigitRec_mono_tracud                      |    27|
|39    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_157              |    27|
|40    |    training_set_V_10_U                              |DigitRec_mono_tracud_80                   |    27|
|41    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_156              |    27|
|42    |    training_set_V_11_U                              |DigitRec_mono_tracud_81                   |    27|
|43    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_155              |    27|
|44    |    training_set_V_12_U                              |DigitRec_mono_tracud_82                   |    27|
|45    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_154              |    27|
|46    |    training_set_V_13_U                              |DigitRec_mono_tracud_83                   |    27|
|47    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_153              |    27|
|48    |    training_set_V_14_U                              |DigitRec_mono_tracud_84                   |    17|
|49    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_152              |    17|
|50    |    training_set_V_15_U                              |DigitRec_mono_tracud_85                   |    27|
|51    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_151              |    27|
|52    |    training_set_V_16_U                              |DigitRec_mono_tracud_86                   |     7|
|53    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_150              |     7|
|54    |    training_set_V_17_U                              |DigitRec_mono_tracud_87                   |    27|
|55    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_149              |    27|
|56    |    training_set_V_18_U                              |DigitRec_mono_tracud_88                   |    17|
|57    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_148              |    17|
|58    |    training_set_V_19_U                              |DigitRec_mono_tracud_89                   |    28|
|59    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_147              |    28|
|60    |    training_set_V_1_U                               |DigitRec_mono_tracud_90                   |     7|
|61    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_146              |     7|
|62    |    training_set_V_20_U                              |DigitRec_mono_tracud_91                   |    27|
|63    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_145              |    27|
|64    |    training_set_V_21_U                              |DigitRec_mono_tracud_92                   |    17|
|65    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_144              |    17|
|66    |    training_set_V_22_U                              |DigitRec_mono_tracud_93                   |    27|
|67    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_143              |    27|
|68    |    training_set_V_23_U                              |DigitRec_mono_tracud_94                   |    27|
|69    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_142              |    27|
|70    |    training_set_V_24_U                              |DigitRec_mono_tracud_95                   |    17|
|71    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_141              |    17|
|72    |    training_set_V_25_U                              |DigitRec_mono_tracud_96                   |    27|
|73    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_140              |    27|
|74    |    training_set_V_26_U                              |DigitRec_mono_tracud_97                   |     7|
|75    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_139              |     7|
|76    |    training_set_V_27_U                              |DigitRec_mono_tracud_98                   |    27|
|77    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_138              |    27|
|78    |    training_set_V_28_U                              |DigitRec_mono_tracud_99                   |     7|
|79    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_137              |     7|
|80    |    training_set_V_29_U                              |DigitRec_mono_tracud_100                  |    27|
|81    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_136              |    27|
|82    |    training_set_V_2_U                               |DigitRec_mono_tracud_101                  |    28|
|83    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_135              |    28|
|84    |    training_set_V_30_U                              |DigitRec_mono_tracud_102                  |    27|
|85    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_134              |    27|
|86    |    training_set_V_31_U                              |DigitRec_mono_tracud_103                  |    27|
|87    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_133              |    27|
|88    |    training_set_V_32_U                              |DigitRec_mono_tracud_104                  |    27|
|89    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_132              |    27|
|90    |    training_set_V_33_U                              |DigitRec_mono_tracud_105                  |    27|
|91    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_131              |    27|
|92    |    training_set_V_34_U                              |DigitRec_mono_tracud_106                  |    17|
|93    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_130              |    17|
|94    |    training_set_V_35_U                              |DigitRec_mono_tracud_107                  |    27|
|95    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_129              |    27|
|96    |    training_set_V_36_U                              |DigitRec_mono_tracud_108                  |     7|
|97    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_128              |     7|
|98    |    training_set_V_37_U                              |DigitRec_mono_tracud_109                  |    27|
|99    |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_127              |    27|
|100   |    training_set_V_38_U                              |DigitRec_mono_tracud_110                  |     7|
|101   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_126              |     7|
|102   |    training_set_V_39_U                              |DigitRec_mono_tracud_111                  |    28|
|103   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_125              |    28|
|104   |    training_set_V_3_U                               |DigitRec_mono_tracud_112                  |    28|
|105   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_124              |    28|
|106   |    training_set_V_4_U                               |DigitRec_mono_tracud_113                  |    17|
|107   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_123              |    17|
|108   |    training_set_V_5_U                               |DigitRec_mono_tracud_114                  |    27|
|109   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_122              |    27|
|110   |    training_set_V_6_U                               |DigitRec_mono_tracud_115                  |     7|
|111   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_121              |     7|
|112   |    training_set_V_7_U                               |DigitRec_mono_tracud_116                  |    27|
|113   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_120              |    27|
|114   |    training_set_V_8_U                               |DigitRec_mono_tracud_117                  |    17|
|115   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram_119              |    17|
|116   |    training_set_V_9_U                               |DigitRec_mono_tracud_118                  |    27|
|117   |      DigitRec_mono_tracud_ram_U                     |DigitRec_mono_tracud_ram                  |    27|
|118   |  leaf_interface_inst                                |leaf_interface                            |  3264|
|119   |    ConCtrl                                          |Config_Controls                           |   134|
|120   |    ExCtrl                                           |Extract_Control                           |   186|
|121   |    sfc                                              |Stream_Flow_Control                       |  2944|
|122   |      ConCtrl                                        |converge_ctrl                             |   476|
|123   |        xpm_fifo_sync_inst                           |xpm_fifo_sync                             |   154|
|124   |          xpm_fifo_base_inst                         |xpm_fifo_base                             |   154|
|125   |            \gen_sdpram.xpm_memory_base_inst         |xpm_memory_base                           |    58|
|126   |            rdp_inst                                 |xpm_counter_updn_50                       |    25|
|127   |            rdpp1_inst                               |xpm_counter_updn__parameterized0_51       |     8|
|128   |            rst_d1_inst                              |xpm_fifo_reg_bit_52                       |     2|
|129   |            wrp_inst                                 |xpm_counter_updn_53                       |    15|
|130   |            wrpp1_inst                               |xpm_counter_updn__parameterized0_54       |    11|
|131   |            xpm_fifo_rst_inst                        |xpm_fifo_rst                              |    14|
|132   |        rise_detect_u                                |rise_detect                               |    28|
|133   |      ipc                                            |Input_Port_Cluster                        |   731|
|134   |        \input_port_inst[0].IPort                    |Input_Port                                |   370|
|135   |          xpm_memory_tdpram_inst_0                   |xpm_memory_tdpram__3                      |     1|
|136   |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__3        |     1|
|137   |          xpm_memory_tdpram_inst_1                   |xpm_memory_tdpram                         |     1|
|138   |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0           |     1|
|139   |          data_converter_inst                        |data_converter__xdcDup__1                 |   252|
|140   |            xpm_fifo_async2user                      |xpm_fifo_async__xdcDup__1                 |   237|
|141   |              \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__parameterized0__xdcDup__1  |   237|
|142   |                \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized1           |     2|
|143   |                \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__6                           |    18|
|144   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__6           |    23|
|145   |                \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                              |    18|
|146   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0              |    23|
|147   |                \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec_40                       |    10|
|148   |                \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_41       |     9|
|149   |                \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_42                       |     9|
|150   |                \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_43       |     6|
|151   |                rdp_inst                             |xpm_counter_updn_44                       |    18|
|152   |                rdpp1_inst                           |xpm_counter_updn__parameterized0_45       |     8|
|153   |                rst_d1_inst                          |xpm_fifo_reg_bit_46                       |     2|
|154   |                wrp_inst                             |xpm_counter_updn_47                       |    11|
|155   |                wrpp1_inst                           |xpm_counter_updn__parameterized0_48       |    10|
|156   |                wrpp2_inst                           |xpm_counter_updn__parameterized1_49       |     8|
|157   |                xpm_fifo_rst_inst                    |xpm_fifo_rst__parameterized0__xdcDup__1   |    39|
|158   |                  \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__22                      |     2|
|159   |                  \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                          |     2|
|160   |          rbi                                        |read_b_in_39                              |    73|
|161   |          wbi                                        |write_b_in                                |    43|
|162   |        \input_port_inst[1].IPort                    |Input_Port__parameterized0                |   361|
|163   |          xpm_memory_tdpram_inst_0                   |xpm_memory_tdpram__1                      |     1|
|164   |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__1        |     1|
|165   |          xpm_memory_tdpram_inst_1                   |xpm_memory_tdpram__2                      |     1|
|166   |            xpm_memory_base_inst                     |xpm_memory_base__parameterized0__2        |     1|
|167   |          data_converter_inst                        |data_converter                            |   243|
|168   |            xpm_fifo_async2user                      |xpm_fifo_async                            |   237|
|169   |              \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__parameterized0             |   237|
|170   |                \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized1__2        |     2|
|171   |                \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__4                           |    18|
|172   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__4           |    23|
|173   |                \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__5                           |    18|
|174   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__5           |    23|
|175   |                \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                          |    10|
|176   |                \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0          |     9|
|177   |                \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_34                       |     9|
|178   |                \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_35       |     6|
|179   |                rdp_inst                             |xpm_counter_updn                          |    18|
|180   |                rdpp1_inst                           |xpm_counter_updn__parameterized0          |     8|
|181   |                rst_d1_inst                          |xpm_fifo_reg_bit_36                       |     2|
|182   |                wrp_inst                             |xpm_counter_updn_37                       |    11|
|183   |                wrpp1_inst                           |xpm_counter_updn__parameterized0_38       |    10|
|184   |                wrpp2_inst                           |xpm_counter_updn__parameterized1          |     8|
|185   |                xpm_fifo_rst_inst                    |xpm_fifo_rst__parameterized0__xdcDup__2   |    39|
|186   |                  \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__20                      |     2|
|187   |                  \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst__21                      |     2|
|188   |          rbi                                        |read_b_in                                 |    73|
|189   |          wbi                                        |write_b_in__parameterized0                |    43|
|190   |      opc                                            |Output_Port_Cluster                       |  1737|
|191   |        \output_port_cluster[0].OPort                |Output_Port__xdcDup__1                    |   413|
|192   |          xpm_fifo_async_inst                        |xpm_fifo_async__parameterized0__xdcDup__1 |   383|
|193   |            \gnuram_async_fifo.xpm_fifo_base_inst    |xpm_fifo_base__parameterized1__xdcDup__1  |   383|
|194   |              \gen_sdpram.xpm_memory_base_inst       |xpm_memory_base__parameterized2           |     2|
|195   |              \gen_cdc_pntr.wr_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__14          |    33|
|196   |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__14          |    38|
|197   |              \gen_cdc_pntr.rd_pntr_cdc_inst         |xpm_cdc_gray__parameterized1              |    33|
|198   |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2              |    38|
|199   |              \gen_cdc_pntr.rpw_gray_reg             |xpm_fifo_reg_vec__parameterized1_24       |    13|
|200   |              \gen_cdc_pntr.rpw_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_25       |     8|
|201   |              \gen_cdc_pntr.wpr_gray_reg             |xpm_fifo_reg_vec__parameterized1_26       |    10|
|202   |              \gen_cdc_pntr.wpr_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_27       |    18|
|203   |              rdp_inst                               |xpm_counter_updn__parameterized2_28       |    27|
|204   |              rdpp1_inst                             |xpm_counter_updn__parameterized3_29       |    18|
|205   |              rst_d1_inst                            |xpm_fifo_reg_bit_30                       |     2|
|206   |              wrp_inst                               |xpm_counter_updn__parameterized2_31       |    28|
|207   |              wrpp1_inst                             |xpm_counter_updn__parameterized3_32       |    24|
|208   |              wrpp2_inst                             |xpm_counter_updn__parameterized4_33       |    15|
|209   |              xpm_fifo_rst_inst                      |xpm_fifo_rst__parameterized0__xdcDup__3   |    39|
|210   |                \gen_rst_ic.wrst_rd_inst             |xpm_cdc_sync_rst__18                      |     2|
|211   |                \gen_rst_ic.rrst_wr_inst             |xpm_cdc_sync_rst__19                      |     2|
|212   |        \output_port_cluster[1].OPort                |Output_Port__xdcDup__2                    |   452|
|213   |          xpm_fifo_async_inst                        |xpm_fifo_async__parameterized0__xdcDup__2 |   383|
|214   |            \gnuram_async_fifo.xpm_fifo_base_inst    |xpm_fifo_base__parameterized1__xdcDup__2  |   383|
|215   |              \gen_sdpram.xpm_memory_base_inst       |xpm_memory_base__parameterized2__6        |     2|
|216   |              \gen_cdc_pntr.wr_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__12          |    33|
|217   |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__12          |    38|
|218   |              \gen_cdc_pntr.rd_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__13          |    33|
|219   |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__13          |    38|
|220   |              \gen_cdc_pntr.rpw_gray_reg             |xpm_fifo_reg_vec__parameterized1_14       |    13|
|221   |              \gen_cdc_pntr.rpw_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_15       |     8|
|222   |              \gen_cdc_pntr.wpr_gray_reg             |xpm_fifo_reg_vec__parameterized1_16       |    10|
|223   |              \gen_cdc_pntr.wpr_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_17       |    18|
|224   |              rdp_inst                               |xpm_counter_updn__parameterized2_18       |    27|
|225   |              rdpp1_inst                             |xpm_counter_updn__parameterized3_19       |    18|
|226   |              rst_d1_inst                            |xpm_fifo_reg_bit_20                       |     2|
|227   |              wrp_inst                               |xpm_counter_updn__parameterized2_21       |    28|
|228   |              wrpp1_inst                             |xpm_counter_updn__parameterized3_22       |    24|
|229   |              wrpp2_inst                             |xpm_counter_updn__parameterized4_23       |    15|
|230   |              xpm_fifo_rst_inst                      |xpm_fifo_rst__parameterized0__xdcDup__4   |    39|
|231   |                \gen_rst_ic.wrst_rd_inst             |xpm_cdc_sync_rst__16                      |     2|
|232   |                \gen_rst_ic.rrst_wr_inst             |xpm_cdc_sync_rst__17                      |     2|
|233   |        \output_port_cluster[2].OPort                |Output_Port__xdcDup__3                    |   460|
|234   |          xpm_fifo_async_inst                        |xpm_fifo_async__parameterized0__xdcDup__3 |   383|
|235   |            \gnuram_async_fifo.xpm_fifo_base_inst    |xpm_fifo_base__parameterized1__xdcDup__3  |   383|
|236   |              \gen_sdpram.xpm_memory_base_inst       |xpm_memory_base__parameterized2__5        |     2|
|237   |              \gen_cdc_pntr.wr_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__10          |    33|
|238   |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__10          |    38|
|239   |              \gen_cdc_pntr.rd_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__11          |    33|
|240   |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__11          |    38|
|241   |              \gen_cdc_pntr.rpw_gray_reg             |xpm_fifo_reg_vec__parameterized1_4        |    13|
|242   |              \gen_cdc_pntr.rpw_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_5        |     8|
|243   |              \gen_cdc_pntr.wpr_gray_reg             |xpm_fifo_reg_vec__parameterized1_6        |    10|
|244   |              \gen_cdc_pntr.wpr_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_7        |    18|
|245   |              rdp_inst                               |xpm_counter_updn__parameterized2_8        |    27|
|246   |              rdpp1_inst                             |xpm_counter_updn__parameterized3_9        |    18|
|247   |              rst_d1_inst                            |xpm_fifo_reg_bit_10                       |     2|
|248   |              wrp_inst                               |xpm_counter_updn__parameterized2_11       |    28|
|249   |              wrpp1_inst                             |xpm_counter_updn__parameterized3_12       |    24|
|250   |              wrpp2_inst                             |xpm_counter_updn__parameterized4_13       |    15|
|251   |              xpm_fifo_rst_inst                      |xpm_fifo_rst__parameterized0__xdcDup__5   |    39|
|252   |                \gen_rst_ic.wrst_rd_inst             |xpm_cdc_sync_rst__14                      |     2|
|253   |                \gen_rst_ic.rrst_wr_inst             |xpm_cdc_sync_rst__15                      |     2|
|254   |        \output_port_cluster[3].OPort                |Output_Port                               |   412|
|255   |          xpm_fifo_async_inst                        |xpm_fifo_async__parameterized0            |   383|
|256   |            \gnuram_async_fifo.xpm_fifo_base_inst    |xpm_fifo_base__parameterized1             |   383|
|257   |              \gen_sdpram.xpm_memory_base_inst       |xpm_memory_base__parameterized2__4        |     2|
|258   |              \gen_cdc_pntr.wr_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__8           |    33|
|259   |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__8           |    38|
|260   |              \gen_cdc_pntr.rd_pntr_cdc_inst         |xpm_cdc_gray__parameterized1__9           |    33|
|261   |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst      |xpm_cdc_gray__parameterized2__9           |    38|
|262   |              \gen_cdc_pntr.rpw_gray_reg             |xpm_fifo_reg_vec__parameterized1          |    13|
|263   |              \gen_cdc_pntr.rpw_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2          |     8|
|264   |              \gen_cdc_pntr.wpr_gray_reg             |xpm_fifo_reg_vec__parameterized1_0        |    10|
|265   |              \gen_cdc_pntr.wpr_gray_reg_dc          |xpm_fifo_reg_vec__parameterized2_1        |    18|
|266   |              rdp_inst                               |xpm_counter_updn__parameterized2          |    27|
|267   |              rdpp1_inst                             |xpm_counter_updn__parameterized3          |    18|
|268   |              rst_d1_inst                            |xpm_fifo_reg_bit                          |     2|
|269   |              wrp_inst                               |xpm_counter_updn__parameterized2_2        |    28|
|270   |              wrpp1_inst                             |xpm_counter_updn__parameterized3_3        |    24|
|271   |              wrpp2_inst                             |xpm_counter_updn__parameterized4          |    15|
|272   |              xpm_fifo_rst_inst                      |xpm_fifo_rst__parameterized0              |    39|
|273   |                \gen_rst_ic.wrst_rd_inst             |xpm_cdc_sync_rst__12                      |     2|
|274   |                \gen_rst_ic.rrst_wr_inst             |xpm_cdc_sync_rst__13                      |     2|
+------+-----------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 2382.945 ; gain = 565.703 ; free physical = 6640 ; free virtual = 25297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 2382.945 ; gain = 363.152 ; free physical = 6694 ; free virtual = 25350
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 2382.953 ; gain = 565.703 ; free physical = 6694 ; free virtual = 25350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2382.953 ; gain = 0.000 ; free physical = 6744 ; free virtual = 25393
INFO: [Netlist 29-17] Analyzing 1157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[3].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[1].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/opc/output_port_cluster[2].OPort/xpm_fifo_async_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'leaf_interface_inst/sfc/ConCtrl/xpm_fifo_sync_inst'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_0'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/xpm_memory_tdpram_inst_1'
Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
Finished Sourcing Tcl File [/home/ylxiao/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.883 ; gain = 0.000 ; free physical = 6353 ; free virtual = 25019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
701 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 2905.883 ; gain = 1395.363 ; free physical = 6519 ; free virtual = 25185
# write_checkpoint -force page_netlist.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.883 ; gain = 0.000 ; free physical = 6519 ; free virtual = 25185
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_192/F200831_DoBlink_FPGA2021/hls/dg_reg/src/place_holder/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2937.898 ; gain = 32.016 ; free physical = 6501 ; free virtual = 25162
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Sep  4 21:38:06 2020
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical
| Design       : leaf
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                        Instance                        |                   Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| leaf                                                   |                                     (top) |      18203 |      18167 |      36 |    0 | 13601 |     15 |    247 |            0 |
|   DigitRec_mono_inst                                   |                             DigitRec_mono |      16877 |      16877 |       0 |    0 | 11897 |     11 |    241 |            0 |
|     (DigitRec_mono_inst)                               |                             DigitRec_mono |       2352 |       2352 |       0 |    0 | 10930 |      0 |      0 |            0 |
|     DigitRec_mono_muxShg_U3                            |                      DigitRec_mono_muxShg |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxThq_U4                            |                      DigitRec_mono_muxThq |         96 |         96 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U10                           |                      DigitRec_mono_muxUhA |         64 |         64 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U11                           |                   DigitRec_mono_muxUhA_55 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U5                            |                   DigitRec_mono_muxUhA_56 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U6                            |                   DigitRec_mono_muxUhA_57 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U7                            |                   DigitRec_mono_muxUhA_58 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U8                            |                   DigitRec_mono_muxUhA_59 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U9                            |                   DigitRec_mono_muxUhA_60 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |            0 |
|     grp_popcount_fu_3350                               |                                  popcount |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3355                               |                               popcount_61 |       1479 |       1479 |       0 |    0 |    49 |      0 |      0 |            0 |
|     grp_popcount_fu_3360                               |                               popcount_62 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3365                               |                               popcount_63 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3370                               |                               popcount_64 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3375                               |                               popcount_65 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3380                               |                               popcount_66 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3385                               |                               popcount_67 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3390                               |                               popcount_68 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3395                               |                               popcount_69 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3400                               |                               popcount_70 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3405                               |                               popcount_71 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3410                               |                               popcount_72 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3415                               |                               popcount_73 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3420                               |                               popcount_74 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3425                               |                               popcount_75 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3430                               |                               popcount_76 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3435                               |                               popcount_77 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3440                               |                               popcount_78 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3445                               |                               popcount_79 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     regslice_forward_Output_1_V_V_U                    |                          regslice_forward |         23 |         23 |       0 |    0 |     6 |      0 |      0 |            0 |
|       (regslice_forward_Output_1_V_V_U)                |                          regslice_forward |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       obuf_inst                                        |                                      obuf |         22 |         22 |       0 |    0 |     6 |      0 |      0 |            0 |
|     results_U                                          |                      DigitRec_mono_resQgW |         33 |         33 |       0 |    0 |     0 |      0 |      1 |            0 |
|       DigitRec_mono_resQgW_ram_U                       |                  DigitRec_mono_resQgW_ram |         33 |         33 |       0 |    0 |     0 |      0 |      1 |            0 |
|     test_set_V_U                                       |                      DigitRec_mono_tesbkb |       3934 |       3934 |       0 |    0 |     0 |     11 |      0 |            0 |
|       DigitRec_mono_tesbkb_ram_U                       |                  DigitRec_mono_tesbkb_ram |       3934 |       3934 |       0 |    0 |     0 |     11 |      0 |            0 |
|     training_set_V_0_U                                 |                      DigitRec_mono_tracud |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_157 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_10_U                                |                   DigitRec_mono_tracud_80 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_156 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_11_U                                |                   DigitRec_mono_tracud_81 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_155 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_12_U                                |                   DigitRec_mono_tracud_82 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_154 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_13_U                                |                   DigitRec_mono_tracud_83 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_153 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_14_U                                |                   DigitRec_mono_tracud_84 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_152 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_15_U                                |                   DigitRec_mono_tracud_85 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_151 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_16_U                                |                   DigitRec_mono_tracud_86 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_150 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_17_U                                |                   DigitRec_mono_tracud_87 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_149 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_18_U                                |                   DigitRec_mono_tracud_88 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_148 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_19_U                                |                   DigitRec_mono_tracud_89 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_147 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_1_U                                 |                   DigitRec_mono_tracud_90 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_146 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_20_U                                |                   DigitRec_mono_tracud_91 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_145 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_21_U                                |                   DigitRec_mono_tracud_92 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_144 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_22_U                                |                   DigitRec_mono_tracud_93 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_143 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_23_U                                |                   DigitRec_mono_tracud_94 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_142 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_24_U                                |                   DigitRec_mono_tracud_95 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_141 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_25_U                                |                   DigitRec_mono_tracud_96 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_140 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_26_U                                |                   DigitRec_mono_tracud_97 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_139 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_27_U                                |                   DigitRec_mono_tracud_98 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_138 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_28_U                                |                   DigitRec_mono_tracud_99 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_137 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_29_U                                |                  DigitRec_mono_tracud_100 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_136 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_2_U                                 |                  DigitRec_mono_tracud_101 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_135 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_30_U                                |                  DigitRec_mono_tracud_102 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_134 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_31_U                                |                  DigitRec_mono_tracud_103 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_133 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_32_U                                |                  DigitRec_mono_tracud_104 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_132 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_33_U                                |                  DigitRec_mono_tracud_105 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_131 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_34_U                                |                  DigitRec_mono_tracud_106 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_130 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_35_U                                |                  DigitRec_mono_tracud_107 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_129 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_36_U                                |                  DigitRec_mono_tracud_108 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_128 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_37_U                                |                  DigitRec_mono_tracud_109 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_127 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_38_U                                |                  DigitRec_mono_tracud_110 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_126 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_39_U                                |                  DigitRec_mono_tracud_111 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_125 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_3_U                                 |                  DigitRec_mono_tracud_112 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_124 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_4_U                                 |                  DigitRec_mono_tracud_113 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_123 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_5_U                                 |                  DigitRec_mono_tracud_114 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_122 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_6_U                                 |                  DigitRec_mono_tracud_115 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_121 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_7_U                                 |                  DigitRec_mono_tracud_116 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_120 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_8_U                                 |                  DigitRec_mono_tracud_117 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_119 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_9_U                                 |                  DigitRec_mono_tracud_118 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |                  DigitRec_mono_tracud_ram |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|   leaf_interface_inst                                  |                            leaf_interface |       1326 |       1290 |      36 |    0 |  1704 |      4 |      6 |            0 |
|     ConCtrl                                            |                           Config_Controls |         12 |         12 |       0 |    0 |   118 |      0 |      0 |            0 |
|     ExCtrl                                             |                           Extract_Control |        100 |        100 |       0 |    0 |    77 |      0 |      0 |            0 |
|     sfc                                                |                       Stream_Flow_Control |       1214 |       1178 |      36 |    0 |  1509 |      4 |      6 |            0 |
|       ConCtrl                                          |                             converge_ctrl |        250 |        214 |      36 |    0 |   227 |      0 |      0 |            0 |
|         (ConCtrl)                                      |                             converge_ctrl |        160 |        160 |       0 |    0 |   129 |      0 |      0 |            0 |
|         rise_detect_u                                  |                               rise_detect |         13 |         13 |       0 |    0 |     6 |      0 |      0 |            0 |
|         xpm_fifo_sync_inst                             |                             xpm_fifo_sync |         77 |         41 |      36 |    0 |    92 |      0 |      0 |            0 |
|           (xpm_fifo_sync_inst)                         |                             xpm_fifo_sync |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           xpm_fifo_base_inst                           |                             xpm_fifo_base |         77 |         41 |      36 |    0 |    92 |      0 |      0 |            0 |
|             (xpm_fifo_base_inst)                       |                             xpm_fifo_base |          2 |          2 |       0 |    0 |    19 |      0 |      0 |            0 |
|             gen_sdpram.xpm_memory_base_inst            |                           xpm_memory_base |         36 |          0 |      36 |    0 |    49 |      0 |      0 |            0 |
|             rdp_inst                                   |                       xpm_counter_updn_50 |         17 |         17 |       0 |    0 |     5 |      0 |      0 |            0 |
|             rdpp1_inst                                 |       xpm_counter_updn__parameterized0_51 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|             rst_d1_inst                                |                       xpm_fifo_reg_bit_52 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             wrp_inst                                   |                       xpm_counter_updn_53 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|             wrpp1_inst                                 |       xpm_counter_updn__parameterized0_54 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             xpm_fifo_rst_inst                          |                              xpm_fifo_rst |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|       ipc                                              |                        Input_Port_Cluster |        279 |        279 |       0 |    0 |   390 |      4 |      2 |            0 |
|         input_port_inst[0].IPort                       |                                Input_Port |        143 |        143 |       0 |    0 |   195 |      2 |      1 |            0 |
|           (input_port_inst[0].IPort)                   |                                Input_Port |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__1 |         94 |         94 |       0 |    0 |   134 |      0 |      1 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__1 |         11 |         11 |       0 |    0 |     1 |      0 |      0 |            0 |
|             xpm_fifo_async2user                        |                 xpm_fifo_async__xdcDup__1 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|               (xpm_fifo_async2user)                    |                 xpm_fifo_async__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized0__xdcDup__1 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |    21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |              xpm_cdc_gray__parameterized0 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                              xpm_cdc_gray |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                       xpm_fifo_reg_vec_40 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_41 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                       xpm_fifo_reg_vec_42 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_43 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__6 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                           xpm_cdc_gray__6 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |           xpm_memory_base__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|                 rdp_inst                               |                       xpm_counter_updn_44 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized0_45 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_46 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 wrp_inst                               |                       xpm_counter_updn_47 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized0_48 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized1_49 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                      |   xpm_fifo_rst__parameterized0__xdcDup__1 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                  |   xpm_fifo_rst__parameterized0__xdcDup__1 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                          xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           rbi                                          |                              read_b_in_39 |         47 |         47 |       0 |    0 |    20 |      0 |      0 |            0 |
|           wbi                                          |                                write_b_in |          2 |          2 |       0 |    0 |    41 |      0 |      0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |           xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         input_port_inst[1].IPort                       |                Input_Port__parameterized0 |        136 |        136 |       0 |    0 |   195 |      2 |      1 |            0 |
|           (input_port_inst[1].IPort)                   |                Input_Port__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           data_converter_inst                          |                            data_converter |         87 |         87 |       0 |    0 |   134 |      0 |      1 |            0 |
|             (data_converter_inst)                      |                            data_converter |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             xpm_fifo_async2user                        |                            xpm_fifo_async |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|               (xpm_fifo_async2user)                    |                            xpm_fifo_async |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |             xpm_fifo_base__parameterized0 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |             xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |    21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__5 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                           xpm_cdc_gray__5 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                          xpm_fifo_reg_vec |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |          xpm_fifo_reg_vec__parameterized0 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                       xpm_fifo_reg_vec_34 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_35 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__4 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                           xpm_cdc_gray__4 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized1__2 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|                 rdp_inst                               |                          xpm_counter_updn |          8 |          8 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 rdpp1_inst                             |          xpm_counter_updn__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 wrp_inst                               |                       xpm_counter_updn_37 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized0_38 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 wrpp2_inst                             |          xpm_counter_updn__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                      |   xpm_fifo_rst__parameterized0__xdcDup__2 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                  |   xpm_fifo_rst__parameterized0__xdcDup__2 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           rbi                                          |                                 read_b_in |         47 |         47 |       0 |    0 |    20 |      0 |      0 |            0 |
|           wbi                                          |                write_b_in__parameterized0 |          2 |          2 |       0 |    0 |    41 |      0 |      0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|       opc                                              |                       Output_Port_Cluster |        685 |        685 |       0 |    0 |   892 |      0 |      4 |            0 |
|         output_port_cluster[0].OPort                   |                    Output_Port__xdcDup__1 |        150 |        150 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[0].OPort)               |                    Output_Port__xdcDup__1 |         11 |         11 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |              xpm_cdc_gray__parameterized2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |              xpm_cdc_gray__parameterized1 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |       xpm_fifo_reg_vec__parameterized1_24 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_25 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |       xpm_fifo_reg_vec__parameterized1_26 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_27 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__14 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__14 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |           xpm_memory_base__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |       xpm_counter_updn__parameterized2_28 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized3_29 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_30 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_31 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_32 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_33 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__3 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__3 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[1].OPort                   |                    Output_Port__xdcDup__2 |        189 |        189 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[1].OPort)               |                    Output_Port__xdcDup__2 |         50 |         50 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__2 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__2 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__2 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__13 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__13 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |       xpm_fifo_reg_vec__parameterized1_14 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_15 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |       xpm_fifo_reg_vec__parameterized1_16 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_17 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__12 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__12 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__6 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |       xpm_counter_updn__parameterized2_18 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized3_19 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_20 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_21 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_22 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_23 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__4 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__4 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[2].OPort                   |                    Output_Port__xdcDup__3 |        197 |        197 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[2].OPort)               |                    Output_Port__xdcDup__3 |         58 |         58 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__3 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__3 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__3 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__11 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__11 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |        xpm_fifo_reg_vec__parameterized1_4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_5 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |        xpm_fifo_reg_vec__parameterized1_6 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_7 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__10 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__10 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__5 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |        xpm_counter_updn__parameterized2_8 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |        xpm_counter_updn__parameterized3_9 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_11 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_13 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__5 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__5 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[3].OPort                   |                               Output_Port |        149 |        149 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[3].OPort)               |                               Output_Port |         10 |         10 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          |            xpm_fifo_async__parameterized0 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      |            xpm_fifo_async__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |             xpm_fifo_base__parameterized1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |             xpm_fifo_base__parameterized1 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized2__9 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |           xpm_cdc_gray__parameterized1__9 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |          xpm_fifo_reg_vec__parameterized1 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |          xpm_fifo_reg_vec__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |        xpm_fifo_reg_vec__parameterized1_0 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_1 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized2__8 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |           xpm_cdc_gray__parameterized1__8 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__4 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |          xpm_counter_updn__parameterized2 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |          xpm_counter_updn__parameterized3 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                          xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |        xpm_counter_updn__parameterized2_2 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |        xpm_counter_updn__parameterized3_3 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |          xpm_counter_updn__parameterized4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |              xpm_fifo_rst__parameterized0 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |              xpm_fifo_rst__parameterized0 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 21:38:06 2020...
