============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:44:34 pm
  Module:                 carry_bypass8_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module     Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------------
carry_bypass8_32bits  NA                    401   3251.869  1994.825     5246.694 
  BPS1                bypass8                89    716.938   314.487     1031.424 
    FA1               full_adder              6     55.053    15.228       70.281 
    FA2               full_adder_96          11     75.072    37.157      112.229 
    FA3               full_adder_95          11     77.574    37.157      114.732 
    FA4               full_adder_94           7     65.062    16.969       82.031 
    FA5               full_adder_93           9     72.570    27.063       99.633 
    FA6               full_adder_92           8     68.816    22.016       90.832 
    FA7               full_adder_91           9     72.570    27.063       99.633 
    FA8               full_adder_90           8     68.816    22.016       90.832 
  bypass_loop[1].BPS2 bypass8_7              86    713.184   300.999     1014.183 
    FA1               full_adder_89           9     72.570    27.063       99.633 
    FA2               full_adder_88           9     72.570    27.063       99.633 
    FA3               full_adder_87           9     72.570    27.063       99.633 
    FA4               full_adder_86           9     72.570    27.063       99.633 
    FA5               full_adder_85           9     72.570    27.063       99.633 
    FA6               full_adder_84           9     72.570    27.063       99.633 
    FA7               full_adder_83           9     72.570    27.063       99.633 
    FA8               full_adder_82           9     72.570    27.063       99.633 
  bypass_loop[2].BPS2 bypass8_6              70    703.174   235.125      938.300 
    FA1               full_adder_81           7     71.318    18.622       89.940 
    FA2               full_adder_80           7     71.318    18.622       89.940 
    FA3               full_adder_79           7     71.318    18.622       89.940 
    FA4               full_adder_78           7     71.318    18.622       89.940 
    FA5               full_adder_77           7     71.318    18.622       89.940 
    FA6               full_adder_76           8     75.072    23.669       98.741 
    FA7               full_adder_75           7     66.314    20.275       86.589 
    FA8               full_adder_74           6     72.570    13.575       86.145 
  bypass_loop[3].BPS2 bypass8_5              87    834.550   304.393     1138.943 
    FA1               full_adder_73           7     67.565    20.275       87.840 
    FA2               full_adder_72           7     67.565    20.275       87.840 
    FA3               full_adder_71           7     76.323    20.275       96.599 
    FA4               full_adder_70          11    107.603    33.850      141.454 
    FA5               full_adder_69          11    102.598    33.850      136.449 
    FA6               full_adder_68          11    102.598    33.850      136.449 
    FA7               full_adder_67           9     81.328    27.063      108.391 
    FA8               full_adder_66           9     85.082    25.410      110.491 
