{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:33:34 2018 " "Info: Processing started: Sat May 26 15:33:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "K1 " "Info: Assuming node \"K1\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "K1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "LXMC " "Info: Assuming node \"LXMC\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LXMC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "op:inst3\|inst~13 " "Info: Detected gated clock \"op:inst3\|inst~13\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 160 568 632 272 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~248 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~248\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~248" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst8~105 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst8~105\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 200 616 680 280 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst8~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst6 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst6\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 520 480 544 568 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst14 " "Info: Detected gated clock \"op:inst3\|inst14\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -128 568 632 -16 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst16 " "Info: Detected gated clock \"op:inst3\|inst16\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -32 568 632 80 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~261 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~261\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~261" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst4~41 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst4~41\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst4~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~262 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~262\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~262" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~260 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~260\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~260" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst8~106 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst8~106\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 200 616 680 280 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst8~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst8~107 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst8~107\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 200 616 680 280 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst8~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5~324 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5~324\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5~324" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5~323 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5~323\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5~323" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst2~34 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst2~34\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 304 480 544 352 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst2~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst4 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst4\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst34~15 " "Info: Detected gated clock \"op:inst3\|inst34~15\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst34~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst28~22 " "Info: Detected gated clock \"op:inst3\|inst28~22\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -816 568 632 -704 "inst28" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst28~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst30~18 " "Info: Detected gated clock \"op:inst3\|inst30~18\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -624 568 632 -512 "inst30" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst30~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst19~14 " "Info: Detected gated clock \"op:inst3\|inst19~14\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 640 568 632 752 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst19~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|14 " "Info: Detected ripple clock \"74273:IR\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPIR:inst2\|inst " "Info: Detected gated clock \"Controller:inst12\|CPIR:inst2\|inst\" as buffer" {  } { { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPIR:inst2\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst18 " "Info: Detected gated clock \"op:inst3\|inst18\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst19 " "Info: Detected gated clock \"op:inst3\|inst19\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 640 568 632 752 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|13 " "Info: Detected ripple clock \"74273:IR\|13\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst34~14 " "Info: Detected gated clock \"op:inst3\|inst34~14\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst34~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst~12 " "Info: Detected gated clock \"op:inst3\|inst~12\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 160 568 632 272 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|18 " "Info: Detected ripple clock \"74273:IR\|18\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst27 " "Info: Detected gated clock \"op:inst3\|inst27\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1424 568 632 1536 "inst27" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst26 " "Info: Detected gated clock \"op:inst3\|inst26\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1328 568 632 1440 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst20 " "Info: Detected gated clock \"op:inst3\|inst20\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst21 " "Info: Detected gated clock \"op:inst3\|inst21\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 832 568 632 944 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|S1:inst23\|inst8~83 " "Info: Detected gated clock \"Controller:inst12\|S1:inst23\|inst8~83\" as buffer" {  } { { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 152 384 448 360 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|S1:inst23\|inst8~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|16 " "Info: Detected ripple clock \"74273:IR\|16\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst15~21 " "Info: Detected gated clock \"op:inst3\|inst15~21\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -224 568 632 -112 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst15~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|G:inst15\|inst~32 " "Info: Detected gated clock \"Controller:inst12\|G:inst15\|inst~32\" as buffer" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { { 280 296 360 328 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|G:inst15\|inst~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|17 " "Info: Detected ripple clock \"74273:IR\|17\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|15 " "Info: Detected ripple clock \"74273:IR\|15\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CN:inst20\|inst~11 " "Info: Detected gated clock \"Controller:inst12\|CN:inst20\|inst~11\" as buffer" {  } { { "CN.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cn/CN.bdf" { { 304 336 400 352 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CN:inst20\|inst~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|S2:inst21\|inst9~81 " "Info: Detected gated clock \"Controller:inst12\|S2:inst21\|inst9~81\" as buffer" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|S2:inst21\|inst9~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst25~11 " "Info: Detected gated clock \"op:inst3\|inst25~11\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1232 568 632 1344 "inst25" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst25~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|4-1counter:inst\|inst1 " "Info: Detected ripple clock \"beat:inst\|4-1counter:inst\|inst1\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|4-1counter:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|4-1counter:inst\|inst " "Info: Detected ripple clock \"beat:inst\|4-1counter:inst\|inst\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|4-1counter:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|S1:inst23\|inst8~84 " "Info: Detected gated clock \"Controller:inst12\|S1:inst23\|inst8~84\" as buffer" {  } { { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 152 384 448 360 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|S1:inst23\|inst8~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst17 " "Info: Detected gated clock \"op:inst3\|inst17\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 64 568 632 176 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst3 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst3\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lxmc:inst5\|inst " "Info: Detected ripple clock \"lxmc:inst5\|inst\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|G:inst15\|inst " "Info: Detected gated clock \"Controller:inst12\|G:inst15\|inst\" as buffer" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { { 280 296 360 328 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|G:inst15\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4~494 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4~494\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4~494" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|inst2 " "Info: Detected ripple clock \"beat:inst\|inst2\" as buffer" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4~493 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4~493\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4~493" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lxmc:inst5\|inst7 " "Info: Detected gated clock \"lxmc:inst5\|inst7\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74273:PC\|18 register 74273:IR\|15 42.85 MHz 23.337 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 42.85 MHz between source register \"74273:PC\|18\" and destination register \"74273:IR\|15\" (period= 23.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.243 ns + Longest register register " "Info: + Longest register to register delay is 8.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|18 1 REG LCFF_X19_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst21 2 COMB LCCOMB_X19_Y13_N16 23 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 23; COMB Node = '2C1:B\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:PC|18 2C1:B|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.521 ns) 1.728 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|44 3 COMB LCCOMB_X21_Y13_N22 2 " "Info: 3: + IC(0.849 ns) + CELL(0.521 ns) = 1.728 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.521 ns) 3.398 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 4 COMB LCCOMB_X19_Y14_N14 3 " "Info: 4: + IC(1.149 ns) + CELL(0.521 ns) = 3.398 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 4.028 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45 5 COMB LCCOMB_X19_Y14_N18 3 " "Info: 5: + IC(0.311 ns) + CELL(0.319 ns) = 4.028 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 5.372 ns ALU:inst10\|8b_add:inst11\|74181:inst\|80 6 COMB LCCOMB_X16_Y12_N0 1 " "Info: 6: + IC(1.166 ns) + CELL(0.178 ns) = 5.372 ns; Loc. = LCCOMB_X16_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.322 ns) 6.562 ns ALU:inst10\|3C1:inst14\|inst4 7 COMB LCCOMB_X17_Y13_N6 7 " "Info: 7: + IC(0.868 ns) + CELL(0.322 ns) = 6.562 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 288 680 744 336 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.413 ns) 8.243 ns 74273:IR\|15 8 REG LCFF_X18_Y11_N11 33 " "Info: 8: + IC(1.268 ns) + CELL(0.413 ns) = 8.243 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 31.93 % ) " "Info: Total cell delay = 2.632 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.611 ns ( 68.07 % ) " "Info: Total interconnect delay = 5.611 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.855 ns - Smallest " "Info: - Smallest clock skew is -14.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.110 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.461 ns) 5.230 ns Controller:inst12\|CPIR:inst2\|inst 4 COMB LCCOMB_X18_Y11_N16 2 " "Info: 4: + IC(0.848 ns) + CELL(0.461 ns) = 5.230 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 6.110 ns 74273:IR\|15 5 REG LCFF_X18_Y11_N11 33 " "Info: 5: + IC(0.278 ns) + CELL(0.602 ns) = 6.110 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 52.31 % ) " "Info: Total cell delay = 3.196 ns ( 52.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.914 ns ( 47.69 % ) " "Info: Total interconnect delay = 2.914 ns ( 47.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.461ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 20.965 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 20.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 5.090 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X19_Y12_N1 21 " "Info: 4: + IC(0.290 ns) + CELL(0.879 ns) = 5.090 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 6.250 ns Controller:inst12\|CPIR:inst2\|inst 5 COMB LCCOMB_X18_Y11_N16 2 " "Info: 5: + IC(0.983 ns) + CELL(0.177 ns) = 6.250 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 8.130 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 6 COMB CLKCTRL_G1 5 " "Info: 6: + IC(1.880 ns) + CELL(0.000 ns) = 8.130 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.831 ns 74273:IR\|17 7 REG LCFF_X21_Y12_N27 24 " "Info: 7: + IC(0.822 ns) + CELL(0.879 ns) = 9.831 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.764 ns op:inst3\|inst34~14 8 COMB LCCOMB_X21_Y12_N28 5 " "Info: 8: + IC(0.412 ns) + CELL(0.521 ns) = 10.764 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 12.466 ns op:inst3\|inst20 9 COMB LCCOMB_X18_Y11_N22 4 " "Info: 9: + IC(1.181 ns) + CELL(0.521 ns) = 12.466 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.804 ns Controller:inst12\|S1:inst23\|inst14~46 10 COMB LCCOMB_X18_Y12_N8 6 " "Info: 10: + IC(1.888 ns) + CELL(0.450 ns) = 14.804 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 16.001 ns Controller:inst12\|S2:inst21\|inst9~81 11 COMB LCCOMB_X19_Y12_N14 5 " "Info: 11: + IC(0.875 ns) + CELL(0.322 ns) = 16.001 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 5; COMB Node = 'Controller:inst12\|S2:inst21\|inst9~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 16.630 ns Controller:inst12\|CPPC:inst3\|inst5~324 12 COMB LCCOMB_X19_Y12_N16 1 " "Info: 12: + IC(0.307 ns) + CELL(0.322 ns) = 16.630 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 1; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.178 ns) 17.608 ns Controller:inst12\|CPPC:inst3\|inst5 13 COMB LCCOMB_X19_Y12_N18 2 " "Info: 13: + IC(0.800 ns) + CELL(0.178 ns) = 17.608 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 2; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 19.543 ns Controller:inst12\|CPPC:inst3\|inst5~clkctrl 14 COMB CLKCTRL_G4 8 " "Info: 14: + IC(1.935 ns) + CELL(0.000 ns) = 19.543 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 20.965 ns 74273:PC\|18 15 REG LCFF_X19_Y13_N17 1 " "Info: 15: + IC(0.820 ns) + CELL(0.602 ns) = 20.965 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.984 ns ( 33.31 % ) " "Info: Total cell delay = 6.984 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.981 ns ( 66.69 % ) " "Info: Total interconnect delay = 13.981 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.965 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.965 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.965 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.965 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.965 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.965 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "K1 register 74273:PC\|18 register 74273:IR\|15 42.85 MHz 23.337 ns Internal " "Info: Clock \"K1\" has Internal fmax of 42.85 MHz between source register \"74273:PC\|18\" and destination register \"74273:IR\|15\" (period= 23.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.243 ns + Longest register register " "Info: + Longest register to register delay is 8.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|18 1 REG LCFF_X19_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst21 2 COMB LCCOMB_X19_Y13_N16 23 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 23; COMB Node = '2C1:B\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:PC|18 2C1:B|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.521 ns) 1.728 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|44 3 COMB LCCOMB_X21_Y13_N22 2 " "Info: 3: + IC(0.849 ns) + CELL(0.521 ns) = 1.728 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.521 ns) 3.398 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 4 COMB LCCOMB_X19_Y14_N14 3 " "Info: 4: + IC(1.149 ns) + CELL(0.521 ns) = 3.398 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 4.028 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45 5 COMB LCCOMB_X19_Y14_N18 3 " "Info: 5: + IC(0.311 ns) + CELL(0.319 ns) = 4.028 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 5.372 ns ALU:inst10\|8b_add:inst11\|74181:inst\|80 6 COMB LCCOMB_X16_Y12_N0 1 " "Info: 6: + IC(1.166 ns) + CELL(0.178 ns) = 5.372 ns; Loc. = LCCOMB_X16_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.322 ns) 6.562 ns ALU:inst10\|3C1:inst14\|inst4 7 COMB LCCOMB_X17_Y13_N6 7 " "Info: 7: + IC(0.868 ns) + CELL(0.322 ns) = 6.562 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 288 680 744 336 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.413 ns) 8.243 ns 74273:IR\|15 8 REG LCFF_X18_Y11_N11 33 " "Info: 8: + IC(1.268 ns) + CELL(0.413 ns) = 8.243 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 31.93 % ) " "Info: Total cell delay = 2.632 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.611 ns ( 68.07 % ) " "Info: Total interconnect delay = 5.611 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.855 ns - Smallest " "Info: - Smallest clock skew is -14.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 5.358 ns + Shortest register " "Info: + Shortest clock path from clock \"K1\" to destination register is 5.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.322 ns) 3.169 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.934 ns) + CELL(0.322 ns) = 3.169 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.461 ns) 4.478 ns Controller:inst12\|CPIR:inst2\|inst 3 COMB LCCOMB_X18_Y11_N16 2 " "Info: 3: + IC(0.848 ns) + CELL(0.461 ns) = 4.478 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 5.358 ns 74273:IR\|15 4 REG LCFF_X18_Y11_N11 33 " "Info: 4: + IC(0.278 ns) + CELL(0.602 ns) = 5.358 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 42.89 % ) " "Info: Total cell delay = 2.298 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.060 ns ( 57.11 % ) " "Info: Total interconnect delay = 3.060 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.358 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.934ns 0.848ns 0.278ns } { 0.000ns 0.913ns 0.322ns 0.461ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 20.213 ns - Longest register " "Info: - Longest clock path from clock \"K1\" to source register is 20.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.322 ns) 3.169 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.934 ns) + CELL(0.322 ns) = 3.169 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 4.338 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.879 ns) = 4.338 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 5.498 ns Controller:inst12\|CPIR:inst2\|inst 4 COMB LCCOMB_X18_Y11_N16 2 " "Info: 4: + IC(0.983 ns) + CELL(0.177 ns) = 5.498 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 7.378 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 5 COMB CLKCTRL_G1 5 " "Info: 5: + IC(1.880 ns) + CELL(0.000 ns) = 7.378 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.079 ns 74273:IR\|17 6 REG LCFF_X21_Y12_N27 24 " "Info: 6: + IC(0.822 ns) + CELL(0.879 ns) = 9.079 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.012 ns op:inst3\|inst34~14 7 COMB LCCOMB_X21_Y12_N28 5 " "Info: 7: + IC(0.412 ns) + CELL(0.521 ns) = 10.012 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 11.714 ns op:inst3\|inst20 8 COMB LCCOMB_X18_Y11_N22 4 " "Info: 8: + IC(1.181 ns) + CELL(0.521 ns) = 11.714 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.052 ns Controller:inst12\|S1:inst23\|inst14~46 9 COMB LCCOMB_X18_Y12_N8 6 " "Info: 9: + IC(1.888 ns) + CELL(0.450 ns) = 14.052 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 15.249 ns Controller:inst12\|S2:inst21\|inst9~81 10 COMB LCCOMB_X19_Y12_N14 5 " "Info: 10: + IC(0.875 ns) + CELL(0.322 ns) = 15.249 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 5; COMB Node = 'Controller:inst12\|S2:inst21\|inst9~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 15.878 ns Controller:inst12\|CPPC:inst3\|inst5~324 11 COMB LCCOMB_X19_Y12_N16 1 " "Info: 11: + IC(0.307 ns) + CELL(0.322 ns) = 15.878 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 1; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.178 ns) 16.856 ns Controller:inst12\|CPPC:inst3\|inst5 12 COMB LCCOMB_X19_Y12_N18 2 " "Info: 12: + IC(0.800 ns) + CELL(0.178 ns) = 16.856 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 2; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 18.791 ns Controller:inst12\|CPPC:inst3\|inst5~clkctrl 13 COMB CLKCTRL_G4 8 " "Info: 13: + IC(1.935 ns) + CELL(0.000 ns) = 18.791 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 20.213 ns 74273:PC\|18 14 REG LCFF_X19_Y13_N17 1 " "Info: 14: + IC(0.820 ns) + CELL(0.602 ns) = 20.213 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.086 ns ( 30.11 % ) " "Info: Total cell delay = 6.086 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.127 ns ( 69.89 % ) " "Info: Total interconnect delay = 14.127 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.213 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.213 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.358 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.934ns 0.848ns 0.278ns } { 0.000ns 0.913ns 0.322ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.213 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.213 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.358 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.934ns 0.848ns 0.278ns } { 0.000ns 0.913ns 0.322ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.213 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.213 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LXMC register 74273:PC\|18 register 74273:IR\|15 42.85 MHz 23.337 ns Internal " "Info: Clock \"LXMC\" has Internal fmax of 42.85 MHz between source register \"74273:PC\|18\" and destination register \"74273:IR\|15\" (period= 23.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.243 ns + Longest register register " "Info: + Longest register to register delay is 8.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|18 1 REG LCFF_X19_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst21 2 COMB LCCOMB_X19_Y13_N16 23 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 23; COMB Node = '2C1:B\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:PC|18 2C1:B|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.521 ns) 1.728 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|44 3 COMB LCCOMB_X21_Y13_N22 2 " "Info: 3: + IC(0.849 ns) + CELL(0.521 ns) = 1.728 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.521 ns) 3.398 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 4 COMB LCCOMB_X19_Y14_N14 3 " "Info: 4: + IC(1.149 ns) + CELL(0.521 ns) = 3.398 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 4.028 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45 5 COMB LCCOMB_X19_Y14_N18 3 " "Info: 5: + IC(0.311 ns) + CELL(0.319 ns) = 4.028 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 5.372 ns ALU:inst10\|8b_add:inst11\|74181:inst\|80 6 COMB LCCOMB_X16_Y12_N0 1 " "Info: 6: + IC(1.166 ns) + CELL(0.178 ns) = 5.372 ns; Loc. = LCCOMB_X16_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.322 ns) 6.562 ns ALU:inst10\|3C1:inst14\|inst4 7 COMB LCCOMB_X17_Y13_N6 7 " "Info: 7: + IC(0.868 ns) + CELL(0.322 ns) = 6.562 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 288 680 744 336 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.413 ns) 8.243 ns 74273:IR\|15 8 REG LCFF_X18_Y11_N11 33 " "Info: 8: + IC(1.268 ns) + CELL(0.413 ns) = 8.243 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 31.93 % ) " "Info: Total cell delay = 2.632 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.611 ns ( 68.07 % ) " "Info: Total interconnect delay = 5.611 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.855 ns - Smallest " "Info: - Smallest clock skew is -14.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 5.018 ns + Shortest register " "Info: + Shortest clock path from clock \"LXMC\" to destination register is 5.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.521 ns) 2.829 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.232 ns) + CELL(0.521 ns) = 2.829 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.461 ns) 4.138 ns Controller:inst12\|CPIR:inst2\|inst 3 COMB LCCOMB_X18_Y11_N16 2 " "Info: 3: + IC(0.848 ns) + CELL(0.461 ns) = 4.138 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 5.018 ns 74273:IR\|15 4 REG LCFF_X18_Y11_N11 33 " "Info: 4: + IC(0.278 ns) + CELL(0.602 ns) = 5.018 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 53.01 % ) " "Info: Total cell delay = 2.660 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 46.99 % ) " "Info: Total interconnect delay = 2.358 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.232ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.521ns 0.461ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 19.873 ns - Longest register " "Info: - Longest clock path from clock \"LXMC\" to source register is 19.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.521 ns) 2.829 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.232 ns) + CELL(0.521 ns) = 2.829 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 3.998 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.879 ns) = 3.998 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 5.158 ns Controller:inst12\|CPIR:inst2\|inst 4 COMB LCCOMB_X18_Y11_N16 2 " "Info: 4: + IC(0.983 ns) + CELL(0.177 ns) = 5.158 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 7.038 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 5 COMB CLKCTRL_G1 5 " "Info: 5: + IC(1.880 ns) + CELL(0.000 ns) = 7.038 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 8.739 ns 74273:IR\|17 6 REG LCFF_X21_Y12_N27 24 " "Info: 6: + IC(0.822 ns) + CELL(0.879 ns) = 8.739 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 9.672 ns op:inst3\|inst34~14 7 COMB LCCOMB_X21_Y12_N28 5 " "Info: 7: + IC(0.412 ns) + CELL(0.521 ns) = 9.672 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 11.374 ns op:inst3\|inst20 8 COMB LCCOMB_X18_Y11_N22 4 " "Info: 8: + IC(1.181 ns) + CELL(0.521 ns) = 11.374 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 13.712 ns Controller:inst12\|S1:inst23\|inst14~46 9 COMB LCCOMB_X18_Y12_N8 6 " "Info: 9: + IC(1.888 ns) + CELL(0.450 ns) = 13.712 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 14.909 ns Controller:inst12\|S2:inst21\|inst9~81 10 COMB LCCOMB_X19_Y12_N14 5 " "Info: 10: + IC(0.875 ns) + CELL(0.322 ns) = 14.909 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 5; COMB Node = 'Controller:inst12\|S2:inst21\|inst9~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 15.538 ns Controller:inst12\|CPPC:inst3\|inst5~324 11 COMB LCCOMB_X19_Y12_N16 1 " "Info: 11: + IC(0.307 ns) + CELL(0.322 ns) = 15.538 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 1; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.178 ns) 16.516 ns Controller:inst12\|CPPC:inst3\|inst5 12 COMB LCCOMB_X19_Y12_N18 2 " "Info: 12: + IC(0.800 ns) + CELL(0.178 ns) = 16.516 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 2; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 18.451 ns Controller:inst12\|CPPC:inst3\|inst5~clkctrl 13 COMB CLKCTRL_G4 8 " "Info: 13: + IC(1.935 ns) + CELL(0.000 ns) = 18.451 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 19.873 ns 74273:PC\|18 14 REG LCFF_X19_Y13_N17 1 " "Info: 14: + IC(0.820 ns) + CELL(0.602 ns) = 19.873 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.448 ns ( 32.45 % ) " "Info: Total cell delay = 6.448 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.425 ns ( 67.55 % ) " "Info: Total interconnect delay = 13.425 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.873 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.873 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.232ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.521ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.873 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.873 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.232ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.521ns 0.461ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.873 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.873 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|13 CLK 11.714 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|13\" for clock \"CLK\" (Hold time is 11.714 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.877 ns + Largest " "Info: + Largest clock skew is 15.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.690 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 20.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 5.090 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X19_Y12_N1 21 " "Info: 4: + IC(0.290 ns) + CELL(0.879 ns) = 5.090 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 6.250 ns Controller:inst12\|CPIR:inst2\|inst 5 COMB LCCOMB_X18_Y11_N16 2 " "Info: 5: + IC(0.983 ns) + CELL(0.177 ns) = 6.250 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 8.130 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 6 COMB CLKCTRL_G1 5 " "Info: 6: + IC(1.880 ns) + CELL(0.000 ns) = 8.130 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.831 ns 74273:IR\|17 7 REG LCFF_X21_Y12_N27 24 " "Info: 7: + IC(0.822 ns) + CELL(0.879 ns) = 9.831 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.764 ns op:inst3\|inst34~14 8 COMB LCCOMB_X21_Y12_N28 5 " "Info: 8: + IC(0.412 ns) + CELL(0.521 ns) = 10.764 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 12.466 ns op:inst3\|inst20 9 COMB LCCOMB_X18_Y11_N22 4 " "Info: 9: + IC(1.181 ns) + CELL(0.521 ns) = 12.466 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.804 ns Controller:inst12\|S1:inst23\|inst14~46 10 COMB LCCOMB_X18_Y12_N8 6 " "Info: 10: + IC(1.888 ns) + CELL(0.450 ns) = 14.804 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 16.001 ns Controller:inst12\|CPMAR:inst19\|inst4~494 11 COMB LCCOMB_X19_Y12_N30 1 " "Info: 11: + IC(0.875 ns) + CELL(0.322 ns) = 16.001 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~494'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.178 ns) 17.596 ns Controller:inst12\|CPMAR:inst19\|inst4 12 COMB LCCOMB_X19_Y12_N24 2 " "Info: 12: + IC(1.417 ns) + CELL(0.178 ns) = 17.596 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.000 ns) 19.261 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 13 COMB CLKCTRL_G6 8 " "Info: 13: + IC(1.665 ns) + CELL(0.000 ns) = 19.261 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 20.690 ns 74273:MAR\|13 14 REG LCFF_X19_Y14_N17 1 " "Info: 14: + IC(0.827 ns) + CELL(0.602 ns) = 20.690 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.662 ns ( 32.20 % ) " "Info: Total cell delay = 6.662 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.028 ns ( 67.80 % ) " "Info: Total interconnect delay = 14.028 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.690 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.690 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.813 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.602 ns) 4.813 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X19_Y12_N1 21 " "Info: 4: + IC(0.290 ns) + CELL(0.602 ns) = 4.813 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 56.83 % ) " "Info: Total cell delay = 2.735 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 43.17 % ) " "Info: Total interconnect delay = 2.078 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.690 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.690 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.172 ns - Shortest register register " "Info: - Shortest register to register delay is 4.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X19_Y12_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.178 ns) 0.848 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X19_Y13_N0 15 " "Info: 2: + IC(0.670 ns) + CELL(0.178 ns) = 0.848 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.322 ns) 2.355 ns Controller:inst12\|EN1:inst6\|inst 3 COMB LCCOMB_X21_Y12_N10 9 " "Info: 3: + IC(1.185 ns) + CELL(0.322 ns) = 2.355 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 9; COMB Node = 'Controller:inst12\|EN1:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst } "NODE_NAME" } } { "EN1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en1/EN1.bdf" { { 280 512 576 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.521 ns) 4.076 ns ALU:inst10\|3C1:inst14\|inst6~1010 4 COMB LCCOMB_X19_Y14_N16 7 " "Info: 4: + IC(1.200 ns) + CELL(0.521 ns) = 4.076 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst6~1010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.172 ns 74273:MAR\|13 5 REG LCFF_X19_Y14_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.172 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 26.77 % ) " "Info: Total cell delay = 1.117 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.055 ns ( 73.23 % ) " "Info: Total interconnect delay = 3.055 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.690 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.690 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "K1 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"K1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|13 K1 11.714 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|13\" for clock \"K1\" (Hold time is 11.714 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.877 ns + Largest " "Info: + Largest clock skew is 15.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 19.938 ns + Longest register " "Info: + Longest clock path from clock \"K1\" to destination register is 19.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.322 ns) 3.169 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.934 ns) + CELL(0.322 ns) = 3.169 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 4.338 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.879 ns) = 4.338 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 5.498 ns Controller:inst12\|CPIR:inst2\|inst 4 COMB LCCOMB_X18_Y11_N16 2 " "Info: 4: + IC(0.983 ns) + CELL(0.177 ns) = 5.498 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 7.378 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 5 COMB CLKCTRL_G1 5 " "Info: 5: + IC(1.880 ns) + CELL(0.000 ns) = 7.378 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.079 ns 74273:IR\|17 6 REG LCFF_X21_Y12_N27 24 " "Info: 6: + IC(0.822 ns) + CELL(0.879 ns) = 9.079 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.012 ns op:inst3\|inst34~14 7 COMB LCCOMB_X21_Y12_N28 5 " "Info: 7: + IC(0.412 ns) + CELL(0.521 ns) = 10.012 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 11.714 ns op:inst3\|inst20 8 COMB LCCOMB_X18_Y11_N22 4 " "Info: 8: + IC(1.181 ns) + CELL(0.521 ns) = 11.714 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.052 ns Controller:inst12\|S1:inst23\|inst14~46 9 COMB LCCOMB_X18_Y12_N8 6 " "Info: 9: + IC(1.888 ns) + CELL(0.450 ns) = 14.052 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 15.249 ns Controller:inst12\|CPMAR:inst19\|inst4~494 10 COMB LCCOMB_X19_Y12_N30 1 " "Info: 10: + IC(0.875 ns) + CELL(0.322 ns) = 15.249 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~494'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.178 ns) 16.844 ns Controller:inst12\|CPMAR:inst19\|inst4 11 COMB LCCOMB_X19_Y12_N24 2 " "Info: 11: + IC(1.417 ns) + CELL(0.178 ns) = 16.844 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.000 ns) 18.509 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 12 COMB CLKCTRL_G6 8 " "Info: 12: + IC(1.665 ns) + CELL(0.000 ns) = 18.509 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 19.938 ns 74273:MAR\|13 13 REG LCFF_X19_Y14_N17 1 " "Info: 13: + IC(0.827 ns) + CELL(0.602 ns) = 19.938 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.764 ns ( 28.91 % ) " "Info: Total cell delay = 5.764 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.174 ns ( 71.09 % ) " "Info: Total interconnect delay = 14.174 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.938 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.938 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 4.061 ns - Shortest register " "Info: - Shortest clock path from clock \"K1\" to source register is 4.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.322 ns) 3.169 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.934 ns) + CELL(0.322 ns) = 3.169 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.602 ns) 4.061 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.602 ns) = 4.061 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 45.24 % ) " "Info: Total cell delay = 1.837 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.224 ns ( 54.76 % ) " "Info: Total interconnect delay = 2.224 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.934ns 0.290ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.938 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.938 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.934ns 0.290ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.172 ns - Shortest register register " "Info: - Shortest register to register delay is 4.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X19_Y12_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.178 ns) 0.848 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X19_Y13_N0 15 " "Info: 2: + IC(0.670 ns) + CELL(0.178 ns) = 0.848 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.322 ns) 2.355 ns Controller:inst12\|EN1:inst6\|inst 3 COMB LCCOMB_X21_Y12_N10 9 " "Info: 3: + IC(1.185 ns) + CELL(0.322 ns) = 2.355 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 9; COMB Node = 'Controller:inst12\|EN1:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst } "NODE_NAME" } } { "EN1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en1/EN1.bdf" { { 280 512 576 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.521 ns) 4.076 ns ALU:inst10\|3C1:inst14\|inst6~1010 4 COMB LCCOMB_X19_Y14_N16 7 " "Info: 4: + IC(1.200 ns) + CELL(0.521 ns) = 4.076 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst6~1010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.172 ns 74273:MAR\|13 5 REG LCFF_X19_Y14_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.172 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 26.77 % ) " "Info: Total cell delay = 1.117 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.055 ns ( 73.23 % ) " "Info: Total interconnect delay = 3.055 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.938 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.938 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.934ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.934ns 0.290ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LXMC 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"LXMC\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|13 LXMC 11.714 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|13\" for clock \"LXMC\" (Hold time is 11.714 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.877 ns + Largest " "Info: + Largest clock skew is 15.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 19.598 ns + Longest register " "Info: + Longest clock path from clock \"LXMC\" to destination register is 19.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.521 ns) 2.829 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.232 ns) + CELL(0.521 ns) = 2.829 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 3.998 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.879 ns) = 3.998 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 5.158 ns Controller:inst12\|CPIR:inst2\|inst 4 COMB LCCOMB_X18_Y11_N16 2 " "Info: 4: + IC(0.983 ns) + CELL(0.177 ns) = 5.158 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 7.038 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 5 COMB CLKCTRL_G1 5 " "Info: 5: + IC(1.880 ns) + CELL(0.000 ns) = 7.038 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 8.739 ns 74273:IR\|17 6 REG LCFF_X21_Y12_N27 24 " "Info: 6: + IC(0.822 ns) + CELL(0.879 ns) = 8.739 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 9.672 ns op:inst3\|inst34~14 7 COMB LCCOMB_X21_Y12_N28 5 " "Info: 7: + IC(0.412 ns) + CELL(0.521 ns) = 9.672 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 11.374 ns op:inst3\|inst20 8 COMB LCCOMB_X18_Y11_N22 4 " "Info: 8: + IC(1.181 ns) + CELL(0.521 ns) = 11.374 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 13.712 ns Controller:inst12\|S1:inst23\|inst14~46 9 COMB LCCOMB_X18_Y12_N8 6 " "Info: 9: + IC(1.888 ns) + CELL(0.450 ns) = 13.712 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 14.909 ns Controller:inst12\|CPMAR:inst19\|inst4~494 10 COMB LCCOMB_X19_Y12_N30 1 " "Info: 10: + IC(0.875 ns) + CELL(0.322 ns) = 14.909 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~494'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.178 ns) 16.504 ns Controller:inst12\|CPMAR:inst19\|inst4 11 COMB LCCOMB_X19_Y12_N24 2 " "Info: 11: + IC(1.417 ns) + CELL(0.178 ns) = 16.504 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.000 ns) 18.169 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 12 COMB CLKCTRL_G6 8 " "Info: 12: + IC(1.665 ns) + CELL(0.000 ns) = 18.169 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.602 ns) 19.598 ns 74273:MAR\|13 13 REG LCFF_X19_Y14_N17 1 " "Info: 13: + IC(0.827 ns) + CELL(0.602 ns) = 19.598 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.126 ns ( 31.26 % ) " "Info: Total cell delay = 6.126 ns ( 31.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.472 ns ( 68.74 % ) " "Info: Total interconnect delay = 13.472 ns ( 68.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.598 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.598 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 3.721 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to source register is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.521 ns) 2.829 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.232 ns) + CELL(0.521 ns) = 2.829 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.602 ns) 3.721 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X19_Y12_N1 21 " "Info: 3: + IC(0.290 ns) + CELL(0.602 ns) = 3.721 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 59.10 % ) " "Info: Total cell delay = 2.199 ns ( 59.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 40.90 % ) " "Info: Total interconnect delay = 1.522 ns ( 40.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.232ns 0.290ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.598 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.598 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.232ns 0.290ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.172 ns - Shortest register register " "Info: - Shortest register to register delay is 4.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X19_Y12_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.178 ns) 0.848 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X19_Y13_N0 15 " "Info: 2: + IC(0.670 ns) + CELL(0.178 ns) = 0.848 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.322 ns) 2.355 ns Controller:inst12\|EN1:inst6\|inst 3 COMB LCCOMB_X21_Y12_N10 9 " "Info: 3: + IC(1.185 ns) + CELL(0.322 ns) = 2.355 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 9; COMB Node = 'Controller:inst12\|EN1:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst } "NODE_NAME" } } { "EN1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en1/EN1.bdf" { { 280 512 576 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.521 ns) 4.076 ns ALU:inst10\|3C1:inst14\|inst6~1010 4 COMB LCCOMB_X19_Y14_N16 7 " "Info: 4: + IC(1.200 ns) + CELL(0.521 ns) = 4.076 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst6~1010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 384 680 744 432 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.172 ns 74273:MAR\|13 5 REG LCFF_X19_Y14_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.172 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 1; REG Node = '74273:MAR\|13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 26.77 % ) " "Info: Total cell delay = 1.117 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.055 ns ( 73.23 % ) " "Info: Total interconnect delay = 3.055 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.598 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.598 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|13 {} } { 0.000ns 0.000ns 1.232ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.827ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.232ns 0.290ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 Controller:inst12|EN1:inst6|inst ALU:inst10|3C1:inst14|inst6~1010 74273:MAR|13 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|EN1:inst6|inst {} ALU:inst10|3C1:inst14|inst6~1010 {} 74273:MAR|13 {} } { 0.000ns 0.670ns 1.185ns 1.200ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:IR\|15 RAM0 LXMC 10.746 ns register " "Info: tsu for register \"74273:IR\|15\" (data pin = \"RAM0\", clock pin = \"LXMC\") is 10.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.802 ns + Longest pin register " "Info: + Longest pin to register delay is 15.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAM0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAM0 RAM0~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.401 ns) + CELL(0.544 ns) 7.858 ns 2C1:inst6\|inst20 3 COMB LCCOMB_X18_Y13_N22 20 " "Info: 3: + IC(6.401 ns) + CELL(0.544 ns) = 7.858 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 20; COMB Node = '2C1:inst6\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { RAM0~0 2C1:inst6|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.521 ns) 9.280 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|43 4 COMB LCCOMB_X21_Y13_N12 3 " "Info: 4: + IC(0.901 ns) + CELL(0.521 ns) = 9.280 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 2C1:inst6|inst20 ALU:inst10|8b_add:inst11|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.545 ns) 10.957 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 5 COMB LCCOMB_X19_Y14_N14 3 " "Info: 5: + IC(1.132 ns) + CELL(0.545 ns) = 10.957 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst10|8b_add:inst11|74181:inst1|43 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 11.587 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45 6 COMB LCCOMB_X19_Y14_N18 3 " "Info: 6: + IC(0.311 ns) + CELL(0.319 ns) = 11.587 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|78~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 12.931 ns ALU:inst10\|8b_add:inst11\|74181:inst\|80 7 COMB LCCOMB_X16_Y12_N0 1 " "Info: 7: + IC(1.166 ns) + CELL(0.178 ns) = 12.931 ns; Loc. = LCCOMB_X16_Y12_N0; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.322 ns) 14.121 ns ALU:inst10\|3C1:inst14\|inst4 8 COMB LCCOMB_X17_Y13_N6 7 " "Info: 8: + IC(0.868 ns) + CELL(0.322 ns) = 14.121 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 288 680 744 336 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.413 ns) 15.802 ns 74273:IR\|15 9 REG LCFF_X18_Y11_N11 33 " "Info: 9: + IC(1.268 ns) + CELL(0.413 ns) = 15.802 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.755 ns ( 23.76 % ) " "Info: Total cell delay = 3.755 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.047 ns ( 76.24 % ) " "Info: Total interconnect delay = 12.047 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.802 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|8b_add:inst11|74181:inst1|43 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.802 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|8b_add:inst11|74181:inst1|43 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 6.401ns 0.901ns 1.132ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.913ns 0.544ns 0.521ns 0.545ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 5.018 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to destination register is 5.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.521 ns) 2.829 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X19_Y12_N12 6 " "Info: 2: + IC(1.232 ns) + CELL(0.521 ns) = 2.829 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.461 ns) 4.138 ns Controller:inst12\|CPIR:inst2\|inst 3 COMB LCCOMB_X18_Y11_N16 2 " "Info: 3: + IC(0.848 ns) + CELL(0.461 ns) = 4.138 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 5.018 ns 74273:IR\|15 4 REG LCFF_X18_Y11_N11 33 " "Info: 4: + IC(0.278 ns) + CELL(0.602 ns) = 5.018 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 33; REG Node = '74273:IR\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 53.01 % ) " "Info: Total cell delay = 2.660 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 46.99 % ) " "Info: Total interconnect delay = 2.358 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.232ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.521ns 0.461ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.802 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|8b_add:inst11|74181:inst1|43 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|78~45 ALU:inst10|8b_add:inst11|74181:inst|80 ALU:inst10|3C1:inst14|inst4 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.802 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|8b_add:inst11|74181:inst1|43 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|78~45 {} ALU:inst10|8b_add:inst11|74181:inst|80 {} ALU:inst10|3C1:inst14|inst4 {} 74273:IR|15 {} } { 0.000ns 0.000ns 6.401ns 0.901ns 1.132ns 0.311ns 1.166ns 0.868ns 1.268ns } { 0.000ns 0.913ns 0.544ns 0.521ns 0.545ns 0.319ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPIR:inst2|inst 74273:IR|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPIR:inst2|inst {} 74273:IR|15 {} } { 0.000ns 0.000ns 1.232ns 0.848ns 0.278ns } { 0.000ns 1.076ns 0.521ns 0.461ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LD2 74273:PC\|18 33.854 ns register " "Info: tco from clock \"CLK\" to destination pin \"LD2\" through register \"74273:PC\|18\" is 33.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 20.965 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 20.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 5.090 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X19_Y12_N1 21 " "Info: 4: + IC(0.290 ns) + CELL(0.879 ns) = 5.090 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 6.250 ns Controller:inst12\|CPIR:inst2\|inst 5 COMB LCCOMB_X18_Y11_N16 2 " "Info: 5: + IC(0.983 ns) + CELL(0.177 ns) = 6.250 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 8.130 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 6 COMB CLKCTRL_G1 5 " "Info: 6: + IC(1.880 ns) + CELL(0.000 ns) = 8.130 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.831 ns 74273:IR\|17 7 REG LCFF_X21_Y12_N27 24 " "Info: 7: + IC(0.822 ns) + CELL(0.879 ns) = 9.831 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.764 ns op:inst3\|inst34~14 8 COMB LCCOMB_X21_Y12_N28 5 " "Info: 8: + IC(0.412 ns) + CELL(0.521 ns) = 10.764 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 12.466 ns op:inst3\|inst20 9 COMB LCCOMB_X18_Y11_N22 4 " "Info: 9: + IC(1.181 ns) + CELL(0.521 ns) = 12.466 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.804 ns Controller:inst12\|S1:inst23\|inst14~46 10 COMB LCCOMB_X18_Y12_N8 6 " "Info: 10: + IC(1.888 ns) + CELL(0.450 ns) = 14.804 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 16.001 ns Controller:inst12\|S2:inst21\|inst9~81 11 COMB LCCOMB_X19_Y12_N14 5 " "Info: 11: + IC(0.875 ns) + CELL(0.322 ns) = 16.001 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 5; COMB Node = 'Controller:inst12\|S2:inst21\|inst9~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 16.630 ns Controller:inst12\|CPPC:inst3\|inst5~324 12 COMB LCCOMB_X19_Y12_N16 1 " "Info: 12: + IC(0.307 ns) + CELL(0.322 ns) = 16.630 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 1; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.178 ns) 17.608 ns Controller:inst12\|CPPC:inst3\|inst5 13 COMB LCCOMB_X19_Y12_N18 2 " "Info: 13: + IC(0.800 ns) + CELL(0.178 ns) = 17.608 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 2; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 19.543 ns Controller:inst12\|CPPC:inst3\|inst5~clkctrl 14 COMB CLKCTRL_G4 8 " "Info: 14: + IC(1.935 ns) + CELL(0.000 ns) = 19.543 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 20.965 ns 74273:PC\|18 15 REG LCFF_X19_Y13_N17 1 " "Info: 15: + IC(0.820 ns) + CELL(0.602 ns) = 20.965 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.984 ns ( 33.31 % ) " "Info: Total cell delay = 6.984 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.981 ns ( 66.69 % ) " "Info: Total interconnect delay = 13.981 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.965 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.965 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.612 ns + Longest register pin " "Info: + Longest register to pin delay is 12.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|18 1 REG LCFF_X19_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 2C1:B\|inst21 2 COMB LCCOMB_X19_Y13_N16 23 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 23; COMB Node = '2C1:B\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74273:PC|18 2C1:B|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.521 ns) 1.728 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|44 3 COMB LCCOMB_X21_Y13_N22 2 " "Info: 3: + IC(0.849 ns) + CELL(0.521 ns) = 1.728 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.521 ns) 3.398 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 4 COMB LCCOMB_X19_Y14_N14 3 " "Info: 4: + IC(1.149 ns) + CELL(0.521 ns) = 3.398 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.178 ns) 5.058 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|82 5 COMB LCCOMB_X22_Y15_N18 1 " "Info: 5: + IC(1.482 ns) + CELL(0.178 ns) = 5.058 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 5.530 ns ALU:inst10\|3C1:inst14\|inst2~631 6 COMB LCCOMB_X22_Y15_N26 7 " "Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 5.530 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst2~631'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { ALU:inst10|8b_add:inst11|74181:inst1|82 ALU:inst10|3C1:inst14|inst2~631 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 192 680 744 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.212 ns) + CELL(2.870 ns) 12.612 ns LD2 7 PIN PIN_37 0 " "Info: 7: + IC(4.212 ns) + CELL(2.870 ns) = 12.612 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'LD2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { ALU:inst10|3C1:inst14|inst2~631 LD2 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1584 1400 1576 -1568 "LD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.626 ns ( 36.68 % ) " "Info: Total cell delay = 4.626 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.986 ns ( 63.32 % ) " "Info: Total interconnect delay = 7.986 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.612 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|82 ALU:inst10|3C1:inst14|inst2~631 LD2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.612 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|82 {} ALU:inst10|3C1:inst14|inst2~631 {} LD2 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 1.482ns 0.294ns 4.212ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.965 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|S2:inst21|inst9~81 Controller:inst12|CPPC:inst3|inst5~324 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.965 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|S2:inst21|inst9~81 {} Controller:inst12|CPPC:inst3|inst5~324 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|18 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 0.307ns 0.800ns 1.935ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.612 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|82 ALU:inst10|3C1:inst14|inst2~631 LD2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.612 ns" { 74273:PC|18 {} 2C1:B|inst21 {} ALU:inst10|8b_add:inst11|74181:inst1|44 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|82 {} ALU:inst10|3C1:inst14|inst2~631 {} LD2 {} } { 0.000ns 0.000ns 0.849ns 1.149ns 1.482ns 0.294ns 4.212ns } { 0.000ns 0.358ns 0.521ns 0.521ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAM0 LD2 20.171 ns Longest " "Info: Longest tpd from source pin \"RAM0\" to destination pin \"LD2\" is 20.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAM0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAM0 RAM0~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.401 ns) + CELL(0.544 ns) 7.858 ns 2C1:inst6\|inst20 3 COMB LCCOMB_X18_Y13_N22 20 " "Info: 3: + IC(6.401 ns) + CELL(0.544 ns) = 7.858 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 20; COMB Node = '2C1:inst6\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { RAM0~0 2C1:inst6|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.521 ns) 9.280 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|43 4 COMB LCCOMB_X21_Y13_N12 3 " "Info: 4: + IC(0.901 ns) + CELL(0.521 ns) = 9.280 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 2C1:inst6|inst20 ALU:inst10|8b_add:inst11|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.545 ns) 10.957 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 5 COMB LCCOMB_X19_Y14_N14 3 " "Info: 5: + IC(1.132 ns) + CELL(0.545 ns) = 10.957 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst10|8b_add:inst11|74181:inst1|43 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.178 ns) 12.617 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|82 6 COMB LCCOMB_X22_Y15_N18 1 " "Info: 6: + IC(1.482 ns) + CELL(0.178 ns) = 12.617 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 13.089 ns ALU:inst10\|3C1:inst14\|inst2~631 7 COMB LCCOMB_X22_Y15_N26 7 " "Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 13.089 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst2~631'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { ALU:inst10|8b_add:inst11|74181:inst1|82 ALU:inst10|3C1:inst14|inst2~631 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 192 680 744 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.212 ns) + CELL(2.870 ns) 20.171 ns LD2 8 PIN PIN_37 0 " "Info: 8: + IC(4.212 ns) + CELL(2.870 ns) = 20.171 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'LD2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { ALU:inst10|3C1:inst14|inst2~631 LD2 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1584 1400 1576 -1568 "LD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.749 ns ( 28.50 % ) " "Info: Total cell delay = 5.749 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.422 ns ( 71.50 % ) " "Info: Total interconnect delay = 14.422 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.171 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|8b_add:inst11|74181:inst1|43 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|82 ALU:inst10|3C1:inst14|inst2~631 LD2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.171 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|8b_add:inst11|74181:inst1|43 {} ALU:inst10|8b_add:inst11|74181:inst1|75~52 {} ALU:inst10|8b_add:inst11|74181:inst1|82 {} ALU:inst10|3C1:inst14|inst2~631 {} LD2 {} } { 0.000ns 0.000ns 6.401ns 0.901ns 1.132ns 1.482ns 0.294ns 4.212ns } { 0.000ns 0.913ns 0.544ns 0.521ns 0.545ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:MAR\|14 RAM1 CLK 10.958 ns register " "Info: th for register \"74273:MAR\|14\" (data pin = \"RAM1\", clock pin = \"CLK\") is 10.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.703 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 20.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.879 ns) 3.395 ns lxmc:inst5\|inst 2 REG LCFF_X19_Y12_N27 1 " "Info: 2: + IC(1.440 ns) + CELL(0.879 ns) = 3.395 ns; Loc. = LCFF_X19_Y12_N27; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 3.921 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X19_Y12_N12 6 " "Info: 3: + IC(0.348 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 6; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.879 ns) 5.090 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X19_Y12_N1 21 " "Info: 4: + IC(0.290 ns) + CELL(0.879 ns) = 5.090 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 21; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.177 ns) 6.250 ns Controller:inst12\|CPIR:inst2\|inst 5 COMB LCCOMB_X18_Y11_N16 2 " "Info: 5: + IC(0.983 ns) + CELL(0.177 ns) = 6.250 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.000 ns) 8.130 ns Controller:inst12\|CPIR:inst2\|inst~clkctrl 6 COMB CLKCTRL_G1 5 " "Info: 6: + IC(1.880 ns) + CELL(0.000 ns) = 8.130 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'Controller:inst12\|CPIR:inst2\|inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl } "NODE_NAME" } } { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.879 ns) 9.831 ns 74273:IR\|17 7 REG LCFF_X21_Y12_N27 24 " "Info: 7: + IC(0.822 ns) + CELL(0.879 ns) = 9.831 ns; Loc. = LCFF_X21_Y12_N27; Fanout = 24; REG Node = '74273:IR\|17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 10.764 ns op:inst3\|inst34~14 8 COMB LCCOMB_X21_Y12_N28 5 " "Info: 8: + IC(0.412 ns) + CELL(0.521 ns) = 10.764 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 5; COMB Node = 'op:inst3\|inst34~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { 74273:IR|17 op:inst3|inst34~14 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.521 ns) 12.466 ns op:inst3\|inst20 9 COMB LCCOMB_X18_Y11_N22 4 " "Info: 9: + IC(1.181 ns) + CELL(0.521 ns) = 12.466 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 4; COMB Node = 'op:inst3\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { op:inst3|inst34~14 op:inst3|inst20 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.450 ns) 14.804 ns Controller:inst12\|S1:inst23\|inst14~46 10 COMB LCCOMB_X18_Y12_N8 6 " "Info: 10: + IC(1.888 ns) + CELL(0.450 ns) = 14.804 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Controller:inst12\|S1:inst23\|inst14~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 616 384 448 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 16.001 ns Controller:inst12\|CPMAR:inst19\|inst4~494 11 COMB LCCOMB_X19_Y12_N30 1 " "Info: 11: + IC(0.875 ns) + CELL(0.322 ns) = 16.001 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~494'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.178 ns) 17.596 ns Controller:inst12\|CPMAR:inst19\|inst4 12 COMB LCCOMB_X19_Y12_N24 2 " "Info: 12: + IC(1.417 ns) + CELL(0.178 ns) = 17.596 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.000 ns) 19.261 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 13 COMB CLKCTRL_G6 8 " "Info: 13: + IC(1.665 ns) + CELL(0.000 ns) = 19.261 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.602 ns) 20.703 ns 74273:MAR\|14 14 REG LCFF_X17_Y13_N17 1 " "Info: 14: + IC(0.840 ns) + CELL(0.602 ns) = 20.703 ns; Loc. = LCFF_X17_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.662 ns ( 32.18 % ) " "Info: Total cell delay = 6.662 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.041 ns ( 67.82 % ) " "Info: Total interconnect delay = 14.041 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.703 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.703 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|14 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.840ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1 1 PIN PIN_193 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_193; Fanout = 1; PIN Node = 'RAM1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1552 3544 3720 -1536 "RAM1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAM1~0 2 COMB IOC_X9_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N1; Fanout = 1; COMB Node = 'RAM1~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAM1 RAM1~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1552 3544 3720 -1536 "RAM1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.986 ns) + CELL(0.544 ns) 7.443 ns 2C1:inst6\|inst21 3 COMB LCCOMB_X18_Y13_N10 19 " "Info: 3: + IC(5.986 ns) + CELL(0.544 ns) = 7.443 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 19; COMB Node = '2C1:inst6\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { RAM1~0 2C1:inst6|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 8.353 ns ALU:inst10\|MUL:inst12\|74284:inst\|45~93 4 COMB LCCOMB_X17_Y13_N4 3 " "Info: 4: + IC(0.588 ns) + CELL(0.322 ns) = 8.353 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 3; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|45~93'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { 2C1:inst6|inst21 ALU:inst10|MUL:inst12|74284:inst|45~93 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 376 1248 1312 416 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.322 ns) 8.996 ns ALU:inst10\|MUL:inst12\|74284:inst\|87~186 5 COMB LCCOMB_X17_Y13_N18 1 " "Info: 5: + IC(0.321 ns) + CELL(0.322 ns) = 8.996 ns; Loc. = LCCOMB_X17_Y13_N18; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|87~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { ALU:inst10|MUL:inst12|74284:inst|45~93 ALU:inst10|MUL:inst12|74284:inst|87~186 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1520 968 1032 1656 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 9.468 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 6 COMB LCCOMB_X17_Y13_N28 1 " "Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 9.468 ns; Loc. = LCCOMB_X17_Y13_N28; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { ALU:inst10|MUL:inst12|74284:inst|87~186 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.935 ns ALU:inst10\|3C1:inst14\|inst5 7 COMB LCCOMB_X17_Y13_N16 7 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 9.935 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.031 ns 74273:MAR\|14 8 REG LCFF_X17_Y13_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.031 ns; Loc. = LCFF_X17_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst5 74273:MAR|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 25.45 % ) " "Info: Total cell delay = 2.553 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.478 ns ( 74.55 % ) " "Info: Total interconnect delay = 7.478 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.031 ns" { RAM1 RAM1~0 2C1:inst6|inst21 ALU:inst10|MUL:inst12|74284:inst|45~93 ALU:inst10|MUL:inst12|74284:inst|87~186 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:MAR|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.031 ns" { RAM1 {} RAM1~0 {} 2C1:inst6|inst21 {} ALU:inst10|MUL:inst12|74284:inst|45~93 {} ALU:inst10|MUL:inst12|74284:inst|87~186 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:MAR|14 {} } { 0.000ns 0.000ns 5.986ns 0.588ns 0.321ns 0.294ns 0.289ns 0.000ns } { 0.000ns 0.913ns 0.544ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.703 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst Controller:inst12|CPIR:inst2|inst Controller:inst12|CPIR:inst2|inst~clkctrl 74273:IR|17 op:inst3|inst34~14 op:inst3|inst20 Controller:inst12|S1:inst23|inst14~46 Controller:inst12|CPMAR:inst19|inst4~494 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.703 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} Controller:inst12|CPIR:inst2|inst {} Controller:inst12|CPIR:inst2|inst~clkctrl {} 74273:IR|17 {} op:inst3|inst34~14 {} op:inst3|inst20 {} Controller:inst12|S1:inst23|inst14~46 {} Controller:inst12|CPMAR:inst19|inst4~494 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|14 {} } { 0.000ns 0.000ns 1.440ns 0.348ns 0.290ns 0.983ns 1.880ns 0.822ns 0.412ns 1.181ns 1.888ns 0.875ns 1.417ns 1.665ns 0.840ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.177ns 0.000ns 0.879ns 0.521ns 0.521ns 0.450ns 0.322ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.031 ns" { RAM1 RAM1~0 2C1:inst6|inst21 ALU:inst10|MUL:inst12|74284:inst|45~93 ALU:inst10|MUL:inst12|74284:inst|87~186 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:MAR|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.031 ns" { RAM1 {} RAM1~0 {} 2C1:inst6|inst21 {} ALU:inst10|MUL:inst12|74284:inst|45~93 {} ALU:inst10|MUL:inst12|74284:inst|87~186 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:MAR|14 {} } { 0.000ns 0.000ns 5.986ns 0.588ns 0.321ns 0.294ns 0.289ns 0.000ns } { 0.000ns 0.913ns 0.544ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:33:35 2018 " "Info: Processing ended: Sat May 26 15:33:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
