#Timing report of worst 12 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: axay_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:aq.outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axay_reg.clk[0] (.latch)                                        23.440    23.440
axay_reg.Q[0] (.latch) [clock-to-output]                         0.430    23.870
aq.in[0] (.names)                                               23.440    47.310
aq.out[0] (.names)                                               0.920    48.230
out:aq.outpad[0] (.output)                                      23.440    71.670
data arrival time                                                         71.670

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -71.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -71.670


#Path 2
Startpoint: bxcy_xor_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:bq.outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxcy_xor_reg.clk[0] (.latch)                                    23.440    23.440
bxcy_xor_reg.Q[0] (.latch) [clock-to-output]                     0.430    23.870
bq.in[0] (.names)                                               23.440    47.310
bq.out[0] (.names)                                               0.920    48.230
out:bq.outpad[0] (.output)                                      23.440    71.670
data arrival time                                                         71.670

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -71.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -71.670


#Path 3
Startpoint: cxcy_reg.Q[0] (.latch clocked by clock)
Endpoint  : out:cq.outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxcy_reg.clk[0] (.latch)                                        23.440    23.440
cxcy_reg.Q[0] (.latch) [clock-to-output]                         0.430    23.870
cq.in[0] (.names)                                               23.440    47.310
cq.out[0] (.names)                                               0.920    48.230
out:cq.outpad[0] (.output)                                      23.440    71.670
data arrival time                                                         71.670

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -71.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -71.670


#Path 4
Startpoint: cx.inpad[0] (.input clocked by clock)
Endpoint  : cxby_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cx.inpad[0] (.input)                                             0.000     0.000
n70.in[0] (.names)                                              23.440    23.440
n70.out[0] (.names)                                              1.210    24.650
cxby_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxby_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 5
Startpoint: cx.inpad[0] (.input clocked by clock)
Endpoint  : cxay_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cx.inpad[0] (.input)                                             0.000     0.000
n65.in[0] (.names)                                              23.440    23.440
n65.out[0] (.names)                                              1.210    24.650
cxay_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxay_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 6
Startpoint: bx.inpad[0] (.input clocked by clock)
Endpoint  : bxcy_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
bx.inpad[0] (.input)                                             0.000     0.000
n55.in[0] (.names)                                              23.440    23.440
n55.out[0] (.names)                                              1.210    24.650
bxcy_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxcy_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 7
Startpoint: bx.inpad[0] (.input clocked by clock)
Endpoint  : bxay_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
bx.inpad[0] (.input)                                             0.000     0.000
n50.in[0] (.names)                                              23.440    23.440
n50.out[0] (.names)                                              1.210    24.650
bxay_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxay_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 8
Startpoint: cy.inpad[0] (.input clocked by clock)
Endpoint  : axcy_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
cy.inpad[0] (.input)                                             0.000     0.000
n40.in[0] (.names)                                              23.440    23.440
n40.out[0] (.names)                                              1.210    24.650
axcy_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axcy_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 9
Startpoint: by.inpad[0] (.input clocked by clock)
Endpoint  : axby_xor_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
by.inpad[0] (.input)                                             0.000     0.000
n35.in[0] (.names)                                              23.440    23.440
n35.out[0] (.names)                                              1.210    24.650
axby_xor_reg.D[0] (.latch)                                      23.440    48.090
data arrival time                                                         48.090

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axby_xor_reg.clk[0] (.latch)                                    23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -48.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.040


#Path 10
Startpoint: reset.inpad[0] (.input clocked by clock)
Endpoint  : cxcy_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
n60.in[0] (.names)                                              23.440    23.440
n60.out[0] (.names)                                              0.920    24.360
cxcy_reg.D[0] (.latch)                                          23.440    47.800
data arrival time                                                         47.800

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
cxcy_reg.clk[0] (.latch)                                        23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -47.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.750


#Path 11
Startpoint: reset.inpad[0] (.input clocked by clock)
Endpoint  : bxby_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
n45.in[0] (.names)                                              23.440    23.440
n45.out[0] (.names)                                              0.920    24.360
bxby_reg.D[0] (.latch)                                          23.440    47.800
data arrival time                                                         47.800

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
bxby_reg.clk[0] (.latch)                                        23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -47.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.750


#Path 12
Startpoint: reset.inpad[0] (.input clocked by clock)
Endpoint  : axay_reg.D[0] (.latch clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
n30.in[0] (.names)                                              23.440    23.440
n30.out[0] (.names)                                              0.920    24.360
axay_reg.D[0] (.latch)                                          23.440    47.800
data arrival time                                                         47.800

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
axay_reg.clk[0] (.latch)                                        23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -47.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.750


#End of timing report
