1.)NETIDS	
	a.) Kiara Hernandez - khernandez98
	b.) Fernando Gutierrez - afgutierrez8
	c.) Juan Romano - juanromano

2.)Xilinx synthesis tool version: Vivado v2020.1 (64-bit)

3.)Target FPGA: xc7a100
   Speed Grade: tcsg324-3

4.) Description:
	To calculate the estimated path, we followed each 
	path and added the latency of each circuit element 
	we came across. We then compared each of the paths 
	and chose the longest one.

