--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr_out<0> |         7.102(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1> |         7.102(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2> |         6.899(R)|      SLOW  |         3.563(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<3> |         6.899(R)|      SLOW  |         3.563(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<4> |         6.739(R)|      SLOW  |         3.441(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<5> |         6.739(R)|      SLOW  |         3.441(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<0>  |        10.755(R)|      SLOW  |         5.494(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>  |        11.223(R)|      SLOW  |         5.904(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>  |        10.812(R)|      SLOW  |         5.782(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>  |        11.448(R)|      SLOW  |         5.876(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>  |        11.796(R)|      SLOW  |         6.425(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>  |        14.045(R)|      SLOW  |         7.999(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |        13.346(R)|      SLOW  |         6.968(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |        12.709(R)|      SLOW  |         6.768(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<0> |         6.767(R)|      SLOW  |         3.469(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<1> |         6.927(R)|      SLOW  |         3.565(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.780|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw_in<0>       |led_out<0>     |   14.676|
sw_in<0>       |led_out<1>     |   14.893|
sw_in<0>       |led_out<2>     |   14.488|
sw_in<0>       |led_out<3>     |   15.088|
sw_in<0>       |led_out<4>     |   14.582|
sw_in<0>       |led_out<5>     |   16.188|
sw_in<0>       |led_out<6>     |   16.329|
sw_in<0>       |led_out<7>     |   16.103|
sw_in<1>       |led_out<0>     |   14.716|
sw_in<1>       |led_out<1>     |   14.763|
sw_in<1>       |led_out<2>     |   14.759|
sw_in<1>       |led_out<3>     |   15.314|
sw_in<1>       |led_out<4>     |   16.430|
sw_in<1>       |led_out<5>     |   16.678|
sw_in<1>       |led_out<6>     |   17.075|
sw_in<1>       |led_out<7>     |   17.278|
sw_in<2>       |led_out<0>     |   14.422|
sw_in<2>       |led_out<1>     |   14.870|
sw_in<2>       |led_out<2>     |   14.354|
sw_in<2>       |led_out<3>     |   14.416|
sw_in<2>       |led_out<4>     |   15.502|
sw_in<2>       |led_out<5>     |   16.091|
sw_in<2>       |led_out<6>     |   16.261|
sw_in<2>       |led_out<7>     |   16.390|
sw_in<3>       |led_out<0>     |   17.087|
sw_in<3>       |led_out<1>     |   17.311|
sw_in<3>       |led_out<2>     |   17.069|
sw_in<3>       |led_out<3>     |   17.035|
sw_in<3>       |led_out<4>     |   17.063|
sw_in<3>       |led_out<5>     |   19.972|
sw_in<3>       |led_out<6>     |   18.564|
sw_in<3>       |led_out<7>     |   17.907|
sw_in<4>       |led_out<0>     |   16.050|
sw_in<4>       |led_out<1>     |   16.274|
sw_in<4>       |led_out<2>     |   16.032|
sw_in<4>       |led_out<3>     |   15.998|
sw_in<4>       |led_out<4>     |   16.026|
sw_in<4>       |led_out<5>     |   18.935|
sw_in<4>       |led_out<6>     |   17.527|
sw_in<4>       |led_out<7>     |   16.870|
sw_in<5>       |led_out<0>     |   15.640|
sw_in<5>       |led_out<1>     |   15.864|
sw_in<5>       |led_out<2>     |   15.622|
sw_in<5>       |led_out<3>     |   15.588|
sw_in<5>       |led_out<4>     |   15.616|
sw_in<5>       |led_out<5>     |   18.525|
sw_in<5>       |led_out<6>     |   17.117|
sw_in<5>       |led_out<7>     |   16.460|
sw_in<6>       |led_out<0>     |   15.213|
sw_in<6>       |led_out<1>     |   15.437|
sw_in<6>       |led_out<2>     |   15.195|
sw_in<6>       |led_out<3>     |   15.161|
sw_in<6>       |led_out<4>     |   15.189|
sw_in<6>       |led_out<5>     |   18.098|
sw_in<6>       |led_out<6>     |   16.690|
sw_in<6>       |led_out<7>     |   16.033|
sw_in<7>       |led_out<0>     |   19.094|
sw_in<7>       |led_out<1>     |   19.318|
sw_in<7>       |led_out<2>     |   19.076|
sw_in<7>       |led_out<3>     |   19.042|
sw_in<7>       |led_out<4>     |   19.070|
sw_in<7>       |led_out<5>     |   21.979|
sw_in<7>       |led_out<6>     |   20.571|
sw_in<7>       |led_out<7>     |   19.914|
---------------+---------------+---------+


Analysis completed Thu May 15 22:33:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



