

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
06211c170ea0daf7bb83fe24341814b6  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting PTX file and ptxas options    1: backprop.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting specific PTX file named backprop.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402130, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16807_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16808_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402040, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc970..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8aecc96c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8aecc968..

GPGPU-Sim PTX: cudaLaunch for 0x0x402040 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (backprop.1.sm_30.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (backprop.1.sm_30.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (backprop.1.sm_30.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (backprop.1.sm_30.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (backprop.1.sm_30.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (backprop.1.sm_30.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (backprop.1.sm_30.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (backprop.1.sm_30.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x250 (backprop.1.sm_30.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (backprop.1.sm_30.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 112KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 33009
gpu_sim_insn = 104923136
gpu_ipc =    3178.6221
gpu_tot_sim_cycle = 33009
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    3178.6221
gpu_tot_issued_cta = 4096
gpu_occupancy = 95.0801% 
gpu_tot_occupancy = 95.0801% 
max_total_param_size = 0
gpu_stall_dramfull = 1265
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.6767
partiton_level_parallism_total  =      10.6767
partiton_level_parallism_util =      13.7339
partiton_level_parallism_util_total  =      13.7339
L2_BW  =     411.7521 GB/Sec
L2_BW_total  =     411.7521 GB/Sec
gpu_total_sim_rate=194662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2203648
	L1I_total_cache_misses = 22091
	L1I_total_cache_miss_rate = 0.0100
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 143230
L1D_cache:
	L1D_cache_core[0]: Access = 10094, Miss = 6492, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 10094, Miss = 6496, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 9996, Miss = 6432, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10094, Miss = 6489, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 9898, Miss = 6364, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 9996, Miss = 6427, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10192, Miss = 6557, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10388, Miss = 6682, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 9898, Miss = 6368, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 10094, Miss = 6496, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 9702, Miss = 6247, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 9898, Miss = 6368, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10094, Miss = 6492, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 10094, Miss = 6495, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10192, Miss = 6557, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 10094, Miss = 6497, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 10192, Miss = 6561, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 9898, Miss = 6369, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9898, Miss = 6366, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9996, Miss = 6429, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 10388, Miss = 6679, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 10290, Miss = 6618, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9800, Miss = 6307, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 10192, Miss = 6558, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9800, Miss = 6305, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 10094, Miss = 6492, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 10192, Miss = 6559, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9702, Miss = 6248, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 10486, Miss = 6747, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 10388, Miss = 6686, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9996, Miss = 6429, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9898, Miss = 6364, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 10094, Miss = 6493, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 9996, Miss = 6426, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 9702, Miss = 6241, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 9702, Miss = 6244, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 9702, Miss = 6245, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 10094, Miss = 6498, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 10192, Miss = 6555, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 9898, Miss = 6364, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 258242
	L1D_total_cache_miss_rate = 0.6433
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 131072
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 120524
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97255
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120524
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2181557
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 143230
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2203648

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 120524
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 143230
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
894, 696, 762, 696, 828, 696, 762, 696, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 1043, 812, 889, 812, 966, 812, 889, 812, 894, 696, 762, 696, 828, 696, 762, 696, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 390860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155258
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 120524
gpgpu_stall_shd_mem[c_mem][resource_stall] = 120524
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 270336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:442134	W0_Idle:1265569	W0_Scoreboard:4375457	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1242064 {8:155258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6210320 {40:155258,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 1113 
max_icnt2mem_latency = 676 
maxmrqlatency = 682 
max_icnt2sh_latency = 367 
averagemflatency = 281 
avg_icnt2mem_latency = 118 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 18 
mrq_lat_table:8981 	9587 	6613 	4585 	6372 	8542 	3158 	1609 	639 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	177440 	154768 	19779 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	192 	15144 	64850 	71538 	77193 	80577 	41399 	1533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	171663 	89699 	37382 	31493 	18136 	3385 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        24        48        40        48        48        64        56        52        56        64        64        39        62        64        64 
dram[1]:        48        24        48        40        48        40        64        60        48        56        64        64        32        37        64        64 
dram[2]:        48        24        48        40        48        43        64        64        48        56        64        64        24        32        64        64 
dram[3]:        48        24        48        40        48        32        64        64        48        56        64        64        24        32        64        64 
dram[4]:        48        24        48        40        48        27        64        56        48        56        64        64        27        32        64        64 
dram[5]:        48        24        48        40        48        24        64        64        48        56        64        64        38        32        64        64 
dram[6]:        48        48        48        40        48        24        64        64        48        56        64        64        47        32        64        64 
dram[7]:        44        24        48        40        48        24        64        64        48        56        64        64        45        34        64        64 
dram[8]:        40        24        48        40        48        52        64        64        48        56        64        64        40        64        64        64 
dram[9]:        48        24        48        40        48        45        64        64        48        56        64        64        64        32        64        64 
dram[10]:        16        48        48        40        48        46        64        64        48        56        64        64        32        39        64        64 
dram[11]:        16        48        48        40        48        39        64        64        48        56        64        64        35        24        64        64 
dram[12]:        16        48        48        40        48        43        64        64        48        56        64        64        42        26        64        64 
dram[13]:        16        24        48        40        48        37        64        64        48        56        64        64        40        39        64        64 
dram[14]:        44        24        48        40        42        32        64        64        48        56        64        64        33        55        64        64 
dram[15]:        40        24        48        40        48        39        64        64        48        56        64        64        33        49        64        64 
dram[16]:        40        24        48        40        31        40        64        64        48        56        64        64        32        40        64        64 
dram[17]:        40        24        40        40        31        52        64        64        48        56        64        64        32        40        64        64 
dram[18]:        48        24        48        40        40        54        64        64        56        56        64        64        40        56        64        64 
dram[19]:        24        24        40        40        40        38        56        64        56        56        64        64        41        59        64        64 
dram[20]:        24        24        40        40        40        28        56        64        56        56        64        64        56        44        64        64 
dram[21]:        24        24        40        40        40        36        56        64        56        56        64        64        43        56        64        64 
dram[22]:        24        48        40        40        29        48        60        64        56        56        64        64        40        53        64        64 
dram[23]:        24        48        40        40        48        48        56        64        56        52        64        64        56        53        64        64 
maximum service time to same row:
dram[0]:      7195     16551     16657     16664      7600     12427     16991     16930      6123     12627     17374     17316      7320     13105     18142     19590 
dram[1]:      7183     16569     16664     16781      7614     12417     17004     16945      5350     12641     17350     17330      7270     13114     18147     19601 
dram[2]:      7179     16587     16673     16792      7627     12413     17014     16961      8112     12778     17358     17295      8320     13120     18159     19613 
dram[3]:     16669     16597     16747     16731     12665     12434     17028     17031     12965     12783     17371     17299     13505     13419     19459     19621 
dram[4]:     16525     16610     16757     16744     12688     12425     16983     17025     12973     12709     17378     17306     13357     13433     19467     19792 
dram[5]:     16546     16614     16765     16767     12464     12430     16990     17028     12979     12721     17391     17334     13363     13281     19472     19801 
dram[6]:     16569     16575     16782     16784     12452     12438     17002     17042     12985     12729     17402     17351     13369     13148     19445     19810 
dram[7]:     16600     16572     16740     16738     12468     12434     17017     17056     12833     12742     17417     17413     13417     13141     19443     19816 
dram[8]:     16644     16474     16738     16702     12493     12418     16980     17008     12839     12730     17430     17432     13151     13150     19449     19820 
dram[9]:     16686     16479     16748     16700     12512     12438     16990     16984     12843     12730     17341     17409     13160     13158     19465     19902 
dram[10]:     16686     16577     16712     16713     12490     12492     17007     16980     12856     12750     17285     17406     13162     13164     19476     19911 
dram[11]:     16702     16594     16724     16772     12495     12715     17014     16988     12849     12937     17300     17365     13177     13171     19479     19921 
dram[12]:     16621     16614     16743     16740     12500     12440     17025     16918     12975     12946     17310     17369     13178     13177     19493     19932 
dram[13]:     16551     16638     16778     16714     12509     12435     17122     16915     12994     12958     17307     17382     13175     13186     19507     20141 
dram[14]:     16548     16513     16688     16731     12517     12449     17121     16923     13003     12674     17334     17331     13184     13198     19515     20156 
dram[15]:     16558     16524     16699     16744     12530     12462     17043     16950     12742     12673     17353     17338     13229     13038     19521     20187 
dram[16]:     16563     16522     16706     16757     12538     12473     17014     16981     12740     12961     17362     17347     13239     13049     19625     19984 
dram[17]:      9277     16521     16729     16760     12548     12481     17009     16997     12750     12681     17384     17355     13264     13062     19638     19983 
dram[18]:      9271     16561     16690     16809     12423     12562     17021     17139     12761     12646     17307     17365     13093     13072     19645     19995 
dram[19]:     16449     16566     16630     16820     12420     12574     17029     17153     12640     12665     17312     17321     13099     13097     19544     20005 
dram[20]:     16462     16575     16628     16796     12437     12589     17038     17163     12637     12713     17319     17320     13110     13230     19549     20014 
dram[21]:     16476     16604     16635     16801     12435     12438     17043     16885     12582     12723     17330     17333     13124     13239     19556     20012 
dram[22]:     16486     16620     16651     16816     12493     12433     17197     16904     12596     12733     17295     17344     13076     13250     19566     20022 
dram[23]:     16496     16642     16665     16820     12544     12457     17225     17031     12610     12894     17292     17350     13090     13261     19573     20035 
average row accesses per activate:
dram[0]: 12.363636 34.666668 44.000000 40.000000 17.100000 20.625000 36.500000 31.000000 18.714285 25.799999 35.000000 31.000000 16.444445 20.285715 34.000000 56.000000 
dram[1]: 16.125000 32.000000 42.666668 40.000000 17.200001 20.500000 36.500000 32.000000 17.428572 26.000000 35.000000 31.000000 13.545455 15.777778 42.500000 56.000000 
dram[2]: 13.625000 32.000000 42.666668 40.000000 15.400000 20.500000 36.250000 33.000000 19.333334 26.000000 35.250000 30.500000 13.200000 15.777778 42.500000 39.500000 
dram[3]: 20.500000 32.000000 42.666668 40.000000 15.333333 20.500000 34.250000 33.250000 20.799999 26.000000 33.250000 30.500000 13.333333 17.750000 42.500000 33.000000 
dram[4]: 20.500000 32.000000 42.666668 40.000000 16.222221 16.400000 34.000000 31.000000 20.799999 27.600000 33.000000 30.500000 13.333333 17.750000 42.000000 33.200001 
dram[5]: 20.250000 32.000000 42.666668 40.000000 20.857143 15.200000 34.000000 32.750000 21.000000 26.000000 33.000000 30.500000 13.333333 15.777778 29.333334 34.200001 
dram[6]: 20.500000 24.500000 42.666668 40.000000 16.222221 14.800000 34.000000 32.750000 20.799999 25.600000 33.000000 30.750000 17.142857 15.777778 35.200001 34.000000 
dram[7]: 19.500000 32.000000 42.666668 40.000000 16.222221 14.800000 34.000000 32.500000 20.799999 26.000000 33.500000 31.000000 17.142857 15.777778 34.799999 32.400002 
dram[8]: 18.500000 32.000000 42.666668 40.000000 16.222221 26.333334 33.500000 33.000000 20.799999 25.600000 33.000000 30.750000 17.142857 27.600000 34.000000 32.200001 
dram[9]: 20.500000 32.000000 42.666668 40.000000 16.222221 20.500000 32.500000 33.000000 20.799999 26.000000 33.000000 30.750000 24.000000 14.888889 34.000000 32.200001 
dram[10]: 25.333334 24.500000 42.666668 40.000000 20.285715 20.000000 33.500000 32.250000 21.200001 25.400000 33.000000 31.250000 13.333333 12.272727 34.000000 40.500000 
dram[11]: 26.666666 24.500000 42.666668 40.000000 20.285715 19.500000 30.500000 32.500000 20.400000 23.600000 33.000000 31.000000 13.333333 14.222222 34.000000 41.500000 
dram[12]: 26.666666 24.250000 42.666668 40.000000 17.750000 19.500000 30.500000 32.500000 20.400000 24.000000 33.000000 31.000000 17.142857 14.111111 42.500000 33.200001 
dram[13]: 26.666666 32.000000 42.666668 40.000000 16.444445 14.800000 32.000000 32.750000 20.799999 24.200001 33.000000 31.250000 17.142857 14.111111 43.000000 54.666668 
dram[14]: 19.250000 32.000000 42.666668 40.000000 12.000000 18.500000 34.250000 30.500000 20.799999 23.799999 33.000000 31.000000 13.222222 18.428572 32.599998 33.200001 
dram[15]: 18.500000 32.000000 42.666668 40.000000 14.400000 18.500000 34.750000 30.750000 20.600000 23.799999 33.000000 31.000000 13.222222 11.727273 32.200001 33.000000 
dram[16]: 18.500000 32.000000 42.666668 38.666668 16.625000 19.750000 34.250000 31.000000 20.799999 23.200001 33.250000 31.000000 13.875000 11.818182 32.400002 53.333332 
dram[17]: 15.600000 32.000000 40.000000 40.000000 16.500000 19.750000 34.250000 32.500000 20.799999 23.200001 33.250000 31.250000 13.750000 14.444445 41.500000 40.250000 
dram[18]: 20.200001 32.000000 42.666668 40.000000 16.600000 19.750000 34.750000 32.500000 27.400000 23.200001 33.000000 31.000000 20.285715 18.571428 31.400000 32.400002 
dram[19]: 32.000000 32.000000 40.000000 40.000000 13.750000 19.625000 31.000000 32.250000 27.400000 23.600000 33.000000 31.250000 20.285715 18.428572 54.666668 40.500000 
dram[20]: 32.000000 32.000000 40.000000 40.000000 20.625000 15.200000 31.000000 32.250000 27.400000 23.799999 32.000000 31.250000 20.285715 14.333333 54.666668 31.600000 
dram[21]: 32.000000 30.666666 40.000000 40.000000 16.799999 19.125000 30.000000 32.500000 27.600000 23.400000 31.500000 31.000000 20.285715 18.571428 34.000000 32.400002 
dram[22]: 32.000000 24.500000 40.000000 38.666668 14.000000 24.666666 32.250000 32.500000 27.600000 23.600000 30.750000 31.000000 15.777778 14.222222 54.666668 32.400002 
dram[23]: 32.000000 24.500000 40.000000 40.000000 16.500000 24.666666 31.000000 32.500000 26.600000 21.200001 31.000000 31.000000 20.285715 14.222222 54.666668 32.400002 
average row locality = 50097/1987 = 25.212381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       134       104       132       120       168       160       136       112       124       120       136       120       140       136       168       168 
dram[1]:       128        96       128       120       168       160       136       116       116       120       136       120       140       136       168       168 
dram[2]:       107        96       128       120       152       160       136       120       108       120       136       120       124       136       168       156 
dram[3]:        80        96       128       120       136       160       128       120        96       120       128       120       112       136       168       164 
dram[4]:        80        96       128       120       144       160       128       112        96       128       128       120       112       136       164       164 
dram[5]:        80        96       128       120       144       148       128       120        96       120       128       120       112       136       172       168 
dram[6]:        80        96       128       120       144       144       128       120        96       120       128       120       112       136       172       168 
dram[7]:        76        96       128       120       144       144       128       120        96       120       128       120       112       136       172       160 
dram[8]:        72        96       128       120       144       152       124       120        96       120       128       120       112       132       168       160 
dram[9]:        80        96       128       120       144       160       120       120        96       120       128       120       112       128       168       160 
dram[10]:        76        96       128       120       140       156       124       120        96       120       128       120       112       128       168       160 
dram[11]:        80        96       128       120       140       152       112       120        92       112       128       120       112       120       168       164 
dram[12]:        80        96       128       120       140       152       112       120        92       112       128       120       112       120       168       164 
dram[13]:        80        96       128       120       144       144       120       120        96       112       128       120       112       120       168       164 
dram[14]:        76        96       128       120       140       144       128       112        96       112       128       120       112       120       160       164 
dram[15]:        72        96       128       120       140       144       128       112        96       112       128       120       112       120       160       164 
dram[16]:        72        96       128       116       129       152       128       112        96       112       128       120       104       120       160       160 
dram[17]:        76        96       120       120       128       152       128       120        96       112       128       120       104       120       164       160 
dram[18]:       100        96       128       120       160       152       128       120       128       112       128       120       136       120       156       160 
dram[19]:        96        96       120       120       160       152       112       120       128       112       128       120       136       120       164       160 
dram[20]:        96        96       120       120       160       148       112       120       128       112       124       120       136       120       164       156 
dram[21]:        96        92       120       120       164       148       112       120       128       112       120       120       136       120       168       160 
dram[22]:        96        96       120       116       164       144       116       120       128       112       120       120       136       120       164       160 
dram[23]:        96        96       120       120       160       144       112       120       124       100       120       120       136       120       164       160 
total dram reads = 48366
bank skew: 172/72 = 2.39
chip skew: 2178/1933 = 1.13
number of total write accesses:
dram[0]:         2         0         0         0         3         5        10        12         7         9         4         4         8         6         2         0 
dram[1]:         1         0         0         0         4         4        10        12         6        10         4         4         9         6         2         0 
dram[2]:         2         0         0         0         2         4         9        12         8        10         5         2         8         6         2         2 
dram[3]:         2         0         0         0         2         4         9        13         8        10         5         2         8         6         2         1 
dram[4]:         2         0         0         0         2         4         8        12         8        10         4         2         8         6         4         2 
dram[5]:         1         0         0         0         2         4         8        11         9        10         4         2         8         6         4         3 
dram[6]:         2         2         0         0         2         4         8        11         8         8         4         3         8         6         4         2 
dram[7]:         2         0         0         0         2         4         8        10         8        10         6         4         8         6         2         2 
dram[8]:         2         0         0         0         2         6        10        12         8         8         4         3         8         6         2         1 
dram[9]:         2         0         0         0         2         4        10        12         8        10         4         3         8         6         2         1 
dram[10]:         0         2         0         0         2         4        10         9        10         7         4         5         8         7         2         2 
dram[11]:         0         2         0         0         2         4        10        10        10         6         4         4         8         8         2         2 
dram[12]:         0         1         0         0         2         4        10        10        10         8         4         4         8         7         2         2 
dram[13]:         0         0         0         0         4         4         8        11         8         9         4         5         8         7         4         0 
dram[14]:         1         0         0         0         4         4         9        10         8         7         4         4         7         9         3         2 
dram[15]:         2         0         0         0         4         4        11        11         7         7         4         4         7         9         1         1 
dram[16]:         2         0         0         0         4         6         9        12         8         4         5         4         7        10         2         0 
dram[17]:         2         0         0         0         4         6         9        10         8         4         5         5         6        10         2         1 
dram[18]:         1         0         0         0         6         6        11        10         9         4         4         4         6        10         1         2 
dram[19]:         0         0         0         0         5         5        12         9         9         6         4         5         6         9         0         2 
dram[20]:         0         0         0         0         5         4        12         9         9         7         4         5         6         9         0         2 
dram[21]:         0         0         0         0         4         5         8        10        10         5         6         4         6        10         2         2 
dram[22]:         0         2         0         0         4         4        13        10        10         6         3         4         6         8         0         2 
dram[23]:         0         2         0         0         5         4        12        10         9         6         4         4         6         8         0         2 
total dram writes = 1731
min_bank_accesses = 0!
chip skew: 74/72 = 1.03
average mf latency per bank:
dram[0]:       2684      2889      2307      2395      1447      1460      1535      1737      1863      1840      1852      1985      1759      1835      1516      1478
dram[1]:       2599      3117      2514      2289      1440      1463      1598      1668      2039      1817      1919      1991      1876      1843      1625      1464
dram[2]:       3140      3231      2430      2465      1617      1449      1585      1575      2063      1776      1885      2037      2050      1848      1580      1638
dram[3]:       3745      3295      2174      2470      1703      1460      1622      1627      2102      1759      1871      1999      2124      1899      1469      1606
dram[4]:       3729      3307      2208      2440      1614      1464      1683      1682      2242      1656      1898      1963      2120      1916      1504      1601
dram[5]:       3684      3216      2200      2426      1594      1557      1675      1591      2237      1772      1837      1930      2094      1884      1456      1539
dram[6]:       3580      3134      2247      2364      1591      1610      1611      1633      2259      1871      1752      1964      2078      1883      1507      1498
dram[7]:       3917      3180      2236      2439      1600      1633      1632      1670      2300      1850      1802      1927      2143      1807      1435      1493
dram[8]:       4077      3311      2269      2389      1651      1513      1641      1593      2342      1912      1832      2008      2148      1828      1452      1534
dram[9]:       3704      3139      2259      2422      1685      1504      1695      1595      2383      1873      1943      2030      2117      1920      1490      1534
dram[10]:       3986      3090      2260      2422      1716      1538      1586      1673      2283      1895      1954      1931      2110      1830      1500      1579
dram[11]:       3585      3114      2220      2470      1780      1614      1763      1750      2393      2132      1950      1975      2134      1968      1475      1560
dram[12]:       3741      3099      2269      2459      1752      1610      1765      1776      2390      2219      1925      2066      2107      2010      1481      1578
dram[13]:       3734      3097      2344      2496      1602      1677      1675      1811      2343      2157      1888      2060      2116      1922      1439      1570
dram[14]:       3842      3033      2278      2447      1686      1577      1611      1801      2375      2080      1866      2012      2193      1953      1545      1571
dram[15]:       4061      3085      2255      2472      1715      1599      1604      1857      2383      2048      1851      1966      2188      1958      1583      1537
dram[16]:       4029      3119      2206      2586      1755      1526      1576      1877      2359      2114      1856      2013      2250      1905      1581      1574
dram[17]:       3709      3134      2397      2524      1840      1554      1608      1853      2349      2067      1927      1992      2318      1911      1562      1583
dram[18]:       2948      3216      2208      2410      1523      1569      1597      1865      1758      2117      1888      1989      1797      1929      1678      1570
dram[19]:       3025      3239      2371      2365      1513      1524      1713      1790      1752      2031      1946      1949      1843      1925      1578      1485
dram[20]:       3189      3162      2360      2466      1536      1613      1741      1857      1793      2082      1971      2061      1796      1979      1651      1553
dram[21]:       3141      3202      2394      2348      1456      1558      1782      1775      1781      2085      1987      2060      1813      1979      1648      1505
dram[22]:       3168      3049      2391      2545      1479      1638      1677      1711      1809      2063      1994      2048      1828      2011      1641      1546
dram[23]:       3218      3109      2513      2433      1512      1573      1708      1682      1840      2272      2051      2037      1859      1979      1594      1616
maximum mf latency per bank:
dram[0]:        701       795       693       810       588       628       519       589       603       664       660       725       621      1113       603       749
dram[1]:        951       718      1036       811       774       635       826       629       987       605       913       730      1023      1081      1002       716
dram[2]:       1036       718       903       810       597       637       570       622       831       620       921       622       878       738       971       673
dram[3]:        713       742       691       734       544       618       607       643       534       588       655       596       806       745       717       680
dram[4]:        715       755       641       742       573       668       574       543       604       582       654       564       735      1008       632       684
dram[5]:        685       760       661       749       557       641       535       526       634       563       581       569       823       770       673       698
dram[6]:        656       681       683       750       566       664       521       590       582       606       575       525       672       766       758       681
dram[7]:        694       677       671       749       591       662       533       593       559       537       580       548       818       711       620       687
dram[8]:        693       668       675       700       652       548       571       533       530       559       688       565       851       627       613       695
dram[9]:        664       673       681       711       685       559       532       558       526       575       685       564       682       709       820       702
dram[10]:        673       688       680       724       573       576       584       555       527       588       671       555       854       772       699       698
dram[11]:        654       697       663       731       622       576       568       554       529       581       680       555       707       702       665       616
dram[12]:        645       693       667       672       577       668       585       623       534       616       685       574       615       653       676       627
dram[13]:        646       650       672       667       576       669       562       597       559       575       613       565       654       664       705       631
dram[14]:        698       642       721       664      1109       572       555       578       544       614       615       561      1027       710       862       627
dram[15]:        648       688       657       666       606       559       572       566       562       644       609       545       986      1075       788       585
dram[16]:        644       695       667       662       579       616       607       614       531       650       590       571       633      1064       770       599
dram[17]:        680       723       698       653       656       609       517       612       540       601       585       589       642       702       732       649
dram[18]:        655       723       674       629       690       610       581       621       518       604       633       590       653       660       799       731
dram[19]:        710       688       644       674       700       612       503       551       539       554       661       596       663       639       694       638
dram[20]:        750       684       663       658       706       625       516       581       576       561       649       611       619       957       845       723
dram[21]:        770       677       675       674       738       568       548       582       599       535       731       618       681       654       816       574
dram[22]:        770       603       644       692       740       540       596       513       581       617       706       584       736      1028       730       578
dram[23]:        783       697       642       700       625       553       607       497       653       628       721       573      1083       989       758       704
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20815 n_act=90 n_pre=74 n_ref_event=0 n_req=2250 n_rd=2178 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.1055
n_activity=5591 dram_eff=0.4411
bk0: 134a 22945i bk1: 104a 23205i bk2: 132a 23243i bk3: 120a 23238i bk4: 168a 22969i bk5: 160a 23028i bk6: 136a 22860i bk7: 112a 22802i bk8: 124a 22762i bk9: 120a 22769i bk10: 136a 22850i bk11: 120a 22978i bk12: 140a 22686i bk13: 136a 22694i bk14: 168a 22928i bk15: 168a 23002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.964187
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.214960
Bank_Level_Parallism_Col = 2.121478
Bank_Level_Parallism_Ready = 1.487023
write_to_read_ratio_blp_rw_average = 0.127575
GrpLevelPara = 1.621866 

BW Util details:
bwutil = 0.105470 
total_CMD = 23381 
util_bw = 2466 
Wasted_Col = 1441 
Wasted_Row = 331 
Idle = 19143 

BW Util Bottlenecks: 
RCDc_limit = 623 
RCDWRc_limit = 35 
WTRc_limit = 74 
RTWc_limit = 411 
CCDLc_limit = 987 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 56 
RTWc_limit_alone = 352 

Commands details: 
total_CMD = 23381 
n_nop = 20815 
Read = 2178 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 2250 
total_req = 2466 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 2466 
Row_Bus_Util =  0.007014 
CoL_Bus_Util = 0.105470 
Either_Row_CoL_Bus_Util = 0.109747 
Issued_on_Two_Bus_Simul_Util = 0.002737 
issued_two_Eff = 0.024942 
queue_avg = 1.556392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20839 n_act=90 n_pre=74 n_ref_event=0 n_req=2228 n_rd=2156 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.1045
n_activity=5492 dram_eff=0.445
bk0: 128a 23047i bk1: 96a 23252i bk2: 128a 23240i bk3: 120a 23228i bk4: 168a 22730i bk5: 160a 22977i bk6: 136a 22902i bk7: 116a 22749i bk8: 116a 22667i bk9: 120a 22694i bk10: 136a 22835i bk11: 120a 22876i bk12: 140a 22605i bk13: 136a 22653i bk14: 168a 22959i bk15: 168a 23050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959605
Row_Buffer_Locality_read = 0.964750
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.344828
Bank_Level_Parallism_Col = 2.288441
Bank_Level_Parallism_Ready = 1.514730
write_to_read_ratio_blp_rw_average = 0.138947
GrpLevelPara = 1.639121 

BW Util details:
bwutil = 0.104529 
total_CMD = 23381 
util_bw = 2444 
Wasted_Col = 1422 
Wasted_Row = 339 
Idle = 19176 

BW Util Bottlenecks: 
RCDc_limit = 598 
RCDWRc_limit = 47 
WTRc_limit = 40 
RTWc_limit = 477 
CCDLc_limit = 989 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 24 
RTWc_limit_alone = 391 

Commands details: 
total_CMD = 23381 
n_nop = 20839 
Read = 2156 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 2228 
total_req = 2444 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 2444 
Row_Bus_Util =  0.007014 
CoL_Bus_Util = 0.104529 
Either_Row_CoL_Bus_Util = 0.108721 
Issued_on_Two_Bus_Simul_Util = 0.002823 
issued_two_Eff = 0.025964 
queue_avg = 1.579316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.57932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20917 n_act=89 n_pre=73 n_ref_event=0 n_req=2159 n_rd=2087 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.1016
n_activity=5459 dram_eff=0.4351
bk0: 107a 23049i bk1: 96a 23239i bk2: 128a 23249i bk3: 120a 23185i bk4: 152a 23037i bk5: 160a 22964i bk6: 136a 22878i bk7: 120a 22810i bk8: 108a 22791i bk9: 120a 22668i bk10: 136a 22914i bk11: 120a 23187i bk12: 124a 22711i bk13: 136a 22820i bk14: 168a 22956i bk15: 156a 22964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958777
Row_Buffer_Locality_read = 0.964542
Row_Buffer_Locality_write = 0.791667
Bank_Level_Parallism = 2.189095
Bank_Level_Parallism_Col = 2.100568
Bank_Level_Parallism_Ready = 1.400421
write_to_read_ratio_blp_rw_average = 0.155909
GrpLevelPara = 1.619357 

BW Util details:
bwutil = 0.101578 
total_CMD = 23381 
util_bw = 2375 
Wasted_Col = 1362 
Wasted_Row = 298 
Idle = 19346 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 34 
WTRc_limit = 60 
RTWc_limit = 536 
CCDLc_limit = 875 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 51 
RTWc_limit_alone = 452 

Commands details: 
total_CMD = 23381 
n_nop = 20917 
Read = 2087 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 2159 
total_req = 2375 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 2375 
Row_Bus_Util =  0.006929 
CoL_Bus_Util = 0.101578 
Either_Row_CoL_Bus_Util = 0.105385 
Issued_on_Two_Bus_Simul_Util = 0.003122 
issued_two_Eff = 0.029627 
queue_avg = 1.457551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20997 n_act=82 n_pre=66 n_ref_event=0 n_req=2084 n_rd=2012 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09837
n_activity=5039 dram_eff=0.4564
bk0: 80a 23194i bk1: 96a 23237i bk2: 128a 23226i bk3: 120a 23200i bk4: 136a 22999i bk5: 160a 22952i bk6: 128a 22905i bk7: 120a 22841i bk8: 96a 23027i bk9: 120a 23030i bk10: 128a 22963i bk11: 120a 23173i bk12: 112a 22790i bk13: 136a 22940i bk14: 168a 22974i bk15: 164a 22988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960653
Row_Buffer_Locality_read = 0.966203
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.040865
Bank_Level_Parallism_Col = 1.900424
Bank_Level_Parallism_Ready = 1.308261
write_to_read_ratio_blp_rw_average = 0.140708
GrpLevelPara = 1.560396 

BW Util details:
bwutil = 0.098370 
total_CMD = 23381 
util_bw = 2300 
Wasted_Col = 1267 
Wasted_Row = 226 
Idle = 19588 

BW Util Bottlenecks: 
RCDc_limit = 533 
RCDWRc_limit = 43 
WTRc_limit = 58 
RTWc_limit = 200 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 783 
WTRc_limit_alone = 41 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 23381 
n_nop = 20997 
Read = 2012 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 2084 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 2300 
Row_Bus_Util =  0.006330 
CoL_Bus_Util = 0.098370 
Either_Row_CoL_Bus_Util = 0.101963 
Issued_on_Two_Bus_Simul_Util = 0.002737 
issued_two_Eff = 0.026846 
queue_avg = 1.473632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20997 n_act=84 n_pre=68 n_ref_event=0 n_req=2088 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09854
n_activity=4910 dram_eff=0.4692
bk0: 80a 23150i bk1: 96a 23260i bk2: 128a 23243i bk3: 120a 23184i bk4: 144a 23040i bk5: 160a 22757i bk6: 128a 22889i bk7: 112a 22879i bk8: 96a 23068i bk9: 128a 22921i bk10: 128a 22996i bk11: 120a 22986i bk12: 112a 22772i bk13: 136a 22691i bk14: 164a 22979i bk15: 164a 22936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959770
Row_Buffer_Locality_read = 0.965278
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.290954
Bank_Level_Parallism_Col = 2.109263
Bank_Level_Parallism_Ready = 1.329427
write_to_read_ratio_blp_rw_average = 0.142962
GrpLevelPara = 1.685116 

BW Util details:
bwutil = 0.098542 
total_CMD = 23381 
util_bw = 2304 
Wasted_Col = 1207 
Wasted_Row = 170 
Idle = 19700 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 45 
WTRc_limit = 117 
RTWc_limit = 334 
CCDLc_limit = 877 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 93 
RTWc_limit_alone = 284 

Commands details: 
total_CMD = 23381 
n_nop = 20997 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 2088 
total_req = 2304 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 2304 
Row_Bus_Util =  0.006501 
CoL_Bus_Util = 0.098542 
Either_Row_CoL_Bus_Util = 0.101963 
Issued_on_Two_Bus_Simul_Util = 0.003079 
issued_two_Eff = 0.030201 
queue_avg = 1.697532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20989 n_act=85 n_pre=69 n_ref_event=0 n_req=2088 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09854
n_activity=5074 dram_eff=0.4541
bk0: 80a 23212i bk1: 96a 23247i bk2: 128a 23219i bk3: 120a 23197i bk4: 144a 22877i bk5: 148a 22921i bk6: 128a 22880i bk7: 120a 22696i bk8: 96a 22959i bk9: 120a 22796i bk10: 128a 22935i bk11: 120a 23135i bk12: 112a 22782i bk13: 136a 22896i bk14: 172a 23002i bk15: 168a 22960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959291
Row_Buffer_Locality_read = 0.965774
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.217278
Bank_Level_Parallism_Col = 2.096203
Bank_Level_Parallism_Ready = 1.393663
write_to_read_ratio_blp_rw_average = 0.160326
GrpLevelPara = 1.633474 

BW Util details:
bwutil = 0.098542 
total_CMD = 23381 
util_bw = 2304 
Wasted_Col = 1283 
Wasted_Row = 233 
Idle = 19561 

BW Util Bottlenecks: 
RCDc_limit = 531 
RCDWRc_limit = 63 
WTRc_limit = 71 
RTWc_limit = 522 
CCDLc_limit = 866 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 49 
RTWc_limit_alone = 456 

Commands details: 
total_CMD = 23381 
n_nop = 20989 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 2088 
total_req = 2304 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 2304 
Row_Bus_Util =  0.006587 
CoL_Bus_Util = 0.098542 
Either_Row_CoL_Bus_Util = 0.102305 
Issued_on_Two_Bus_Simul_Util = 0.002823 
issued_two_Eff = 0.027592 
queue_avg = 1.586416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20996 n_act=85 n_pre=69 n_ref_event=0 n_req=2084 n_rd=2012 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09837
n_activity=5055 dram_eff=0.455
bk0: 80a 23163i bk1: 96a 23149i bk2: 128a 23229i bk3: 120a 23222i bk4: 144a 22969i bk5: 144a 22962i bk6: 128a 22931i bk7: 120a 22860i bk8: 96a 23034i bk9: 120a 23001i bk10: 128a 23108i bk11: 120a 23107i bk12: 112a 22825i bk13: 136a 22860i bk14: 172a 22931i bk15: 168a 22981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959213
Row_Buffer_Locality_read = 0.965209
Row_Buffer_Locality_write = 0.791667
Bank_Level_Parallism = 2.049086
Bank_Level_Parallism_Col = 1.907355
Bank_Level_Parallism_Ready = 1.330435
write_to_read_ratio_blp_rw_average = 0.163958
GrpLevelPara = 1.630545 

BW Util details:
bwutil = 0.098370 
total_CMD = 23381 
util_bw = 2300 
Wasted_Col = 1292 
Wasted_Row = 238 
Idle = 19551 

BW Util Bottlenecks: 
RCDc_limit = 537 
RCDWRc_limit = 56 
WTRc_limit = 51 
RTWc_limit = 468 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 774 
WTRc_limit_alone = 45 
RTWc_limit_alone = 379 

Commands details: 
total_CMD = 23381 
n_nop = 20996 
Read = 2012 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 2084 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 2300 
Row_Bus_Util =  0.006587 
CoL_Bus_Util = 0.098370 
Either_Row_CoL_Bus_Util = 0.102006 
Issued_on_Two_Bus_Simul_Util = 0.002951 
issued_two_Eff = 0.028931 
queue_avg = 1.778581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77858
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21009 n_act=84 n_pre=68 n_ref_event=0 n_req=2072 n_rd=2000 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09786
n_activity=4957 dram_eff=0.4616
bk0: 76a 23236i bk1: 96a 23241i bk2: 128a 23205i bk3: 120a 23225i bk4: 144a 22865i bk5: 144a 22825i bk6: 128a 22933i bk7: 120a 22836i bk8: 96a 22994i bk9: 120a 23043i bk10: 128a 23107i bk11: 120a 23099i bk12: 112a 22745i bk13: 136a 22810i bk14: 172a 22957i bk15: 160a 22941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959459
Row_Buffer_Locality_read = 0.965000
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.170281
Bank_Level_Parallism_Col = 2.022241
Bank_Level_Parallism_Ready = 1.368444
write_to_read_ratio_blp_rw_average = 0.130136
GrpLevelPara = 1.625891 

BW Util details:
bwutil = 0.097857 
total_CMD = 23381 
util_bw = 2288 
Wasted_Col = 1247 
Wasted_Row = 200 
Idle = 19646 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 47 
WTRc_limit = 95 
RTWc_limit = 265 
CCDLc_limit = 909 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 78 
RTWc_limit_alone = 222 

Commands details: 
total_CMD = 23381 
n_nop = 21009 
Read = 2000 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 2072 
total_req = 2288 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 2288 
Row_Bus_Util =  0.006501 
CoL_Bus_Util = 0.097857 
Either_Row_CoL_Bus_Util = 0.101450 
Issued_on_Two_Bus_Simul_Util = 0.002908 
issued_two_Eff = 0.028668 
queue_avg = 1.413626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41363
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21023 n_act=76 n_pre=60 n_ref_event=0 n_req=2064 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09752
n_activity=4950 dram_eff=0.4606
bk0: 72a 23221i bk1: 96a 23235i bk2: 128a 23192i bk3: 120a 23226i bk4: 144a 22943i bk5: 152a 22903i bk6: 124a 22909i bk7: 120a 22817i bk8: 96a 23067i bk9: 120a 23073i bk10: 128a 23175i bk11: 120a 23099i bk12: 112a 22815i bk13: 132a 22909i bk14: 168a 22987i bk15: 160a 23001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963178
Row_Buffer_Locality_read = 0.967871
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.007407
Bank_Level_Parallism_Col = 1.898641
Bank_Level_Parallism_Ready = 1.318421
write_to_read_ratio_blp_rw_average = 0.129217
GrpLevelPara = 1.570215 

BW Util details:
bwutil = 0.097515 
total_CMD = 23381 
util_bw = 2280 
Wasted_Col = 1282 
Wasted_Row = 218 
Idle = 19601 

BW Util Bottlenecks: 
RCDc_limit = 521 
RCDWRc_limit = 38 
WTRc_limit = 125 
RTWc_limit = 270 
CCDLc_limit = 959 
rwq = 0 
CCDLc_limit_alone = 858 
WTRc_limit_alone = 79 
RTWc_limit_alone = 215 

Commands details: 
total_CMD = 23381 
n_nop = 21023 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 2064 
total_req = 2280 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 2280 
Row_Bus_Util =  0.005817 
CoL_Bus_Util = 0.097515 
Either_Row_CoL_Bus_Util = 0.100851 
Issued_on_Two_Bus_Simul_Util = 0.002481 
issued_two_Eff = 0.024597 
queue_avg = 1.525127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.52513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21019 n_act=80 n_pre=64 n_ref_event=0 n_req=2072 n_rd=2000 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09786
n_activity=4995 dram_eff=0.4581
bk0: 80a 23184i bk1: 96a 23233i bk2: 128a 23215i bk3: 120a 23205i bk4: 144a 22711i bk5: 160a 23023i bk6: 120a 22852i bk7: 120a 22811i bk8: 96a 22759i bk9: 120a 22973i bk10: 128a 22990i bk11: 120a 22869i bk12: 112a 22807i bk13: 128a 22793i bk14: 168a 22909i bk15: 160a 23024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961390
Row_Buffer_Locality_read = 0.966500
Row_Buffer_Locality_write = 0.819444
Bank_Level_Parallism = 2.339973
Bank_Level_Parallism_Col = 2.221083
Bank_Level_Parallism_Ready = 1.417832
write_to_read_ratio_blp_rw_average = 0.151258
GrpLevelPara = 1.690883 

BW Util details:
bwutil = 0.097857 
total_CMD = 23381 
util_bw = 2288 
Wasted_Col = 1250 
Wasted_Row = 227 
Idle = 19616 

BW Util Bottlenecks: 
RCDc_limit = 509 
RCDWRc_limit = 35 
WTRc_limit = 151 
RTWc_limit = 511 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 816 
WTRc_limit_alone = 136 
RTWc_limit_alone = 420 

Commands details: 
total_CMD = 23381 
n_nop = 21019 
Read = 2000 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 2072 
total_req = 2288 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 2288 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.097857 
Either_Row_CoL_Bus_Util = 0.101022 
Issued_on_Two_Bus_Simul_Util = 0.002994 
issued_two_Eff = 0.029636 
queue_avg = 1.577477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21024 n_act=83 n_pre=67 n_ref_event=0 n_req=2064 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09752
n_activity=4903 dram_eff=0.465
bk0: 76a 23261i bk1: 96a 23160i bk2: 128a 23211i bk3: 120a 23219i bk4: 140a 22852i bk5: 156a 23030i bk6: 124a 22864i bk7: 120a 22924i bk8: 96a 22877i bk9: 120a 22788i bk10: 128a 23082i bk11: 120a 22956i bk12: 112a 22729i bk13: 128a 22731i bk14: 168a 22961i bk15: 160a 22988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959787
Row_Buffer_Locality_read = 0.966365
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.324066
Bank_Level_Parallism_Col = 2.193803
Bank_Level_Parallism_Ready = 1.382895
write_to_read_ratio_blp_rw_average = 0.136271
GrpLevelPara = 1.681964 

BW Util details:
bwutil = 0.097515 
total_CMD = 23381 
util_bw = 2280 
Wasted_Col = 1169 
Wasted_Row = 220 
Idle = 19712 

BW Util Bottlenecks: 
RCDc_limit = 475 
RCDWRc_limit = 56 
WTRc_limit = 159 
RTWc_limit = 407 
CCDLc_limit = 864 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 118 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 23381 
n_nop = 21024 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 2064 
total_req = 2280 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 2280 
Row_Bus_Util =  0.006415 
CoL_Bus_Util = 0.097515 
Either_Row_CoL_Bus_Util = 0.100808 
Issued_on_Two_Bus_Simul_Util = 0.003122 
issued_two_Eff = 0.030972 
queue_avg = 1.613490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61349
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21045 n_act=81 n_pre=65 n_ref_event=0 n_req=2036 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09632
n_activity=4811 dram_eff=0.4681
bk0: 80a 23258i bk1: 96a 23167i bk2: 128a 23208i bk3: 120a 23215i bk4: 140a 22989i bk5: 152a 22770i bk6: 112a 22885i bk7: 120a 22788i bk8: 92a 22959i bk9: 112a 22999i bk10: 128a 22992i bk11: 120a 22929i bk12: 112a 22722i bk13: 120a 22935i bk14: 168a 22936i bk15: 164a 22984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960216
Row_Buffer_Locality_read = 0.966395
Row_Buffer_Locality_write = 0.791667
Bank_Level_Parallism = 2.269189
Bank_Level_Parallism_Col = 2.155263
Bank_Level_Parallism_Ready = 1.457371
write_to_read_ratio_blp_rw_average = 0.159363
GrpLevelPara = 1.744444 

BW Util details:
bwutil = 0.096318 
total_CMD = 23381 
util_bw = 2252 
Wasted_Col = 1197 
Wasted_Row = 251 
Idle = 19681 

BW Util Bottlenecks: 
RCDc_limit = 515 
RCDWRc_limit = 50 
WTRc_limit = 64 
RTWc_limit = 409 
CCDLc_limit = 816 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 54 
RTWc_limit_alone = 319 

Commands details: 
total_CMD = 23381 
n_nop = 21045 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 2036 
total_req = 2252 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 2252 
Row_Bus_Util =  0.006244 
CoL_Bus_Util = 0.096318 
Either_Row_CoL_Bus_Util = 0.099910 
Issued_on_Two_Bus_Simul_Util = 0.002652 
issued_two_Eff = 0.026541 
queue_avg = 1.513708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51371
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21048 n_act=80 n_pre=64 n_ref_event=0 n_req=2036 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09632
n_activity=4807 dram_eff=0.4685
bk0: 80a 23264i bk1: 96a 23166i bk2: 128a 23185i bk3: 120a 23201i bk4: 140a 22961i bk5: 152a 22899i bk6: 112a 22912i bk7: 120a 22758i bk8: 92a 23026i bk9: 112a 22934i bk10: 128a 23040i bk11: 120a 22994i bk12: 112a 22781i bk13: 120a 22923i bk14: 168a 23030i bk15: 164a 22946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960707
Row_Buffer_Locality_read = 0.966395
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.223075
Bank_Level_Parallism_Col = 2.118593
Bank_Level_Parallism_Ready = 1.443162
write_to_read_ratio_blp_rw_average = 0.150507
GrpLevelPara = 1.751490 

BW Util details:
bwutil = 0.096318 
total_CMD = 23381 
util_bw = 2252 
Wasted_Col = 1136 
Wasted_Row = 261 
Idle = 19732 

BW Util Bottlenecks: 
RCDc_limit = 497 
RCDWRc_limit = 48 
WTRc_limit = 83 
RTWc_limit = 232 
CCDLc_limit = 794 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 64 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 23381 
n_nop = 21048 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 2036 
total_req = 2252 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 2252 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.096318 
Either_Row_CoL_Bus_Util = 0.099782 
Issued_on_Two_Bus_Simul_Util = 0.002694 
issued_two_Eff = 0.027004 
queue_avg = 1.450793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45079
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21034 n_act=80 n_pre=64 n_ref_event=0 n_req=2044 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09666
n_activity=4941 dram_eff=0.4574
bk0: 80a 23273i bk1: 96a 23222i bk2: 128a 23191i bk3: 120a 23178i bk4: 144a 22887i bk5: 144a 22703i bk6: 120a 22794i bk7: 120a 22740i bk8: 96a 22961i bk9: 112a 22847i bk10: 128a 23006i bk11: 120a 22969i bk12: 112a 22719i bk13: 120a 22891i bk14: 168a 22935i bk15: 164a 23114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960861
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.334495
Bank_Level_Parallism_Col = 2.221581
Bank_Level_Parallism_Ready = 1.493363
write_to_read_ratio_blp_rw_average = 0.170897
GrpLevelPara = 1.764570 

BW Util details:
bwutil = 0.096660 
total_CMD = 23381 
util_bw = 2260 
Wasted_Col = 1242 
Wasted_Row = 229 
Idle = 19650 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 48 
WTRc_limit = 59 
RTWc_limit = 533 
CCDLc_limit = 911 
rwq = 0 
CCDLc_limit_alone = 778 
WTRc_limit_alone = 59 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 23381 
n_nop = 21034 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 2044 
total_req = 2260 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 2260 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.096660 
Either_Row_CoL_Bus_Util = 0.100381 
Issued_on_Two_Bus_Simul_Util = 0.002438 
issued_two_Eff = 0.024286 
queue_avg = 1.636029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63603
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21041 n_act=85 n_pre=69 n_ref_event=0 n_req=2028 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09598
n_activity=4931 dram_eff=0.4551
bk0: 76a 23246i bk1: 96a 23262i bk2: 128a 23236i bk3: 120a 23218i bk4: 140a 22392i bk5: 144a 22920i bk6: 128a 22773i bk7: 112a 22807i bk8: 96a 23120i bk9: 112a 23012i bk10: 128a 23002i bk11: 120a 22861i bk12: 112a 22665i bk13: 120a 22934i bk14: 160a 22872i bk15: 164a 22965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958087
Row_Buffer_Locality_read = 0.963701
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.360214
Bank_Level_Parallism_Col = 2.246185
Bank_Level_Parallism_Ready = 1.458111
write_to_read_ratio_blp_rw_average = 0.162061
GrpLevelPara = 1.697956 

BW Util details:
bwutil = 0.095975 
total_CMD = 23381 
util_bw = 2244 
Wasted_Col = 1262 
Wasted_Row = 239 
Idle = 19636 

BW Util Bottlenecks: 
RCDc_limit = 550 
RCDWRc_limit = 58 
WTRc_limit = 70 
RTWc_limit = 555 
CCDLc_limit = 926 
rwq = 0 
CCDLc_limit_alone = 812 
WTRc_limit_alone = 50 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 23381 
n_nop = 21041 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 2028 
total_req = 2244 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 2244 
Row_Bus_Util =  0.006587 
CoL_Bus_Util = 0.095975 
Either_Row_CoL_Bus_Util = 0.100081 
Issued_on_Two_Bus_Simul_Util = 0.002481 
issued_two_Eff = 0.024786 
queue_avg = 2.121167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12117
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21046 n_act=87 n_pre=71 n_ref_event=0 n_req=2024 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.0958
n_activity=5030 dram_eff=0.4453
bk0: 72a 23097i bk1: 96a 23239i bk2: 128a 23213i bk3: 120a 23240i bk4: 140a 22643i bk5: 144a 22858i bk6: 128a 22827i bk7: 112a 22868i bk8: 96a 23058i bk9: 112a 22834i bk10: 128a 23007i bk11: 120a 22823i bk12: 112a 22760i bk13: 120a 22623i bk14: 160a 22905i bk15: 164a 22956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957016
Row_Buffer_Locality_read = 0.963627
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.411625
Bank_Level_Parallism_Col = 2.341937
Bank_Level_Parallism_Ready = 1.534821
write_to_read_ratio_blp_rw_average = 0.155787
GrpLevelPara = 1.687645 

BW Util details:
bwutil = 0.095804 
total_CMD = 23381 
util_bw = 2240 
Wasted_Col = 1247 
Wasted_Row = 315 
Idle = 19579 

BW Util Bottlenecks: 
RCDc_limit = 547 
RCDWRc_limit = 65 
WTRc_limit = 65 
RTWc_limit = 571 
CCDLc_limit = 941 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 48 
RTWc_limit_alone = 427 

Commands details: 
total_CMD = 23381 
n_nop = 21046 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 2024 
total_req = 2240 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 2240 
Row_Bus_Util =  0.006758 
CoL_Bus_Util = 0.095804 
Either_Row_CoL_Bus_Util = 0.099867 
Issued_on_Two_Bus_Simul_Util = 0.002694 
issued_two_Eff = 0.026981 
queue_avg = 1.814251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81425
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21073 n_act=82 n_pre=66 n_ref_event=0 n_req=2006 n_rd=1933 n_rd_L2_A=0 n_write=0 n_wr_bk=292 bw_util=0.09516
n_activity=4912 dram_eff=0.453
bk0: 72a 23232i bk1: 96a 23252i bk2: 128a 23211i bk3: 116a 23212i bk4: 129a 22753i bk5: 152a 22772i bk6: 128a 22810i bk7: 112a 22815i bk8: 96a 23048i bk9: 112a 22911i bk10: 128a 22907i bk11: 120a 22893i bk12: 104a 22977i bk13: 120a 22670i bk14: 160a 22911i bk15: 160a 22973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959123
Row_Buffer_Locality_read = 0.965339
Row_Buffer_Locality_write = 0.794521
Bank_Level_Parallism = 2.329077
Bank_Level_Parallism_Col = 2.220315
Bank_Level_Parallism_Ready = 1.432809
write_to_read_ratio_blp_rw_average = 0.152855
GrpLevelPara = 1.625751 

BW Util details:
bwutil = 0.095163 
total_CMD = 23381 
util_bw = 2225 
Wasted_Col = 1306 
Wasted_Row = 228 
Idle = 19622 

BW Util Bottlenecks: 
RCDc_limit = 507 
RCDWRc_limit = 63 
WTRc_limit = 82 
RTWc_limit = 489 
CCDLc_limit = 1012 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 61 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 23381 
n_nop = 21073 
Read = 1933 
Write = 0 
L2_Alloc = 0 
L2_WB = 292 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 2006 
total_req = 2225 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 2225 
Row_Bus_Util =  0.006330 
CoL_Bus_Util = 0.095163 
Either_Row_CoL_Bus_Util = 0.098713 
Issued_on_Two_Bus_Simul_Util = 0.002780 
issued_two_Eff = 0.028163 
queue_avg = 1.689492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68949
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21066 n_act=81 n_pre=65 n_ref_event=0 n_req=2016 n_rd=1944 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09546
n_activity=4977 dram_eff=0.4485
bk0: 76a 23074i bk1: 96a 23251i bk2: 120a 23208i bk3: 120a 23163i bk4: 128a 22821i bk5: 152a 22983i bk6: 128a 22781i bk7: 120a 22812i bk8: 96a 22995i bk9: 112a 22835i bk10: 128a 22934i bk11: 120a 22838i bk12: 104a 22956i bk13: 120a 22759i bk14: 164a 23023i bk15: 160a 23004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959821
Row_Buffer_Locality_read = 0.966049
Row_Buffer_Locality_write = 0.791667
Bank_Level_Parallism = 2.354777
Bank_Level_Parallism_Col = 2.233265
Bank_Level_Parallism_Ready = 1.435932
write_to_read_ratio_blp_rw_average = 0.167785
GrpLevelPara = 1.705349 

BW Util details:
bwutil = 0.095462 
total_CMD = 23381 
util_bw = 2232 
Wasted_Col = 1219 
Wasted_Row = 233 
Idle = 19697 

BW Util Bottlenecks: 
RCDc_limit = 484 
RCDWRc_limit = 63 
WTRc_limit = 128 
RTWc_limit = 395 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 816 
WTRc_limit_alone = 106 
RTWc_limit_alone = 315 

Commands details: 
total_CMD = 23381 
n_nop = 21066 
Read = 1944 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 2016 
total_req = 2232 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 2232 
Row_Bus_Util =  0.006244 
CoL_Bus_Util = 0.095462 
Either_Row_CoL_Bus_Util = 0.099012 
Issued_on_Two_Bus_Simul_Util = 0.002694 
issued_two_Eff = 0.027214 
queue_avg = 1.877251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87725
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20944 n_act=82 n_pre=66 n_ref_event=0 n_req=2138 n_rd=2064 n_rd_L2_A=0 n_write=0 n_wr_bk=294 bw_util=0.1009
n_activity=5180 dram_eff=0.4552
bk0: 100a 23149i bk1: 96a 23245i bk2: 128a 23207i bk3: 120a 23196i bk4: 160a 22877i bk5: 152a 22884i bk6: 128a 22775i bk7: 120a 22708i bk8: 128a 22962i bk9: 112a 22947i bk10: 128a 23130i bk11: 120a 23036i bk12: 136a 22980i bk13: 120a 22919i bk14: 156a 23018i bk15: 160a 22916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961646
Row_Buffer_Locality_read = 0.966570
Row_Buffer_Locality_write = 0.824324
Bank_Level_Parallism = 2.104394
Bank_Level_Parallism_Col = 2.001101
Bank_Level_Parallism_Ready = 1.380831
write_to_read_ratio_blp_rw_average = 0.149221
GrpLevelPara = 1.593010 

BW Util details:
bwutil = 0.100851 
total_CMD = 23381 
util_bw = 2358 
Wasted_Col = 1312 
Wasted_Row = 267 
Idle = 19444 

BW Util Bottlenecks: 
RCDc_limit = 530 
RCDWRc_limit = 36 
WTRc_limit = 72 
RTWc_limit = 282 
CCDLc_limit = 929 
rwq = 0 
CCDLc_limit_alone = 837 
WTRc_limit_alone = 69 
RTWc_limit_alone = 193 

Commands details: 
total_CMD = 23381 
n_nop = 20944 
Read = 2064 
Write = 0 
L2_Alloc = 0 
L2_WB = 294 
n_act = 82 
n_pre = 66 
n_ref = 0 
n_req = 2138 
total_req = 2358 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 2358 
Row_Bus_Util =  0.006330 
CoL_Bus_Util = 0.100851 
Either_Row_CoL_Bus_Util = 0.104230 
Issued_on_Two_Bus_Simul_Util = 0.002951 
issued_two_Eff = 0.028314 
queue_avg = 2.029468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02947
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20965 n_act=79 n_pre=63 n_ref_event=0 n_req=2116 n_rd=2044 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09974
n_activity=5168 dram_eff=0.4512
bk0: 96a 23257i bk1: 96a 23232i bk2: 120a 23228i bk3: 120a 23175i bk4: 160a 22850i bk5: 152a 22750i bk6: 112a 22718i bk7: 120a 22727i bk8: 128a 23004i bk9: 112a 22674i bk10: 128a 23000i bk11: 120a 22881i bk12: 136a 22976i bk13: 120a 22673i bk14: 164a 23198i bk15: 160a 23098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962665
Row_Buffer_Locality_read = 0.966732
Row_Buffer_Locality_write = 0.847222
Bank_Level_Parallism = 2.226142
Bank_Level_Parallism_Col = 2.145505
Bank_Level_Parallism_Ready = 1.421098
write_to_read_ratio_blp_rw_average = 0.171159
GrpLevelPara = 1.655325 

BW Util details:
bwutil = 0.099739 
total_CMD = 23381 
util_bw = 2332 
Wasted_Col = 1316 
Wasted_Row = 292 
Idle = 19441 

BW Util Bottlenecks: 
RCDc_limit = 538 
RCDWRc_limit = 42 
WTRc_limit = 45 
RTWc_limit = 469 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 45 
RTWc_limit_alone = 347 

Commands details: 
total_CMD = 23381 
n_nop = 20965 
Read = 2044 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2116 
total_req = 2332 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2332 
Row_Bus_Util =  0.006073 
CoL_Bus_Util = 0.099739 
Either_Row_CoL_Bus_Util = 0.103332 
Issued_on_Two_Bus_Simul_Util = 0.002481 
issued_two_Eff = 0.024007 
queue_avg = 1.803986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80399
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20982 n_act=80 n_pre=64 n_ref_event=0 n_req=2104 n_rd=2032 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09923
n_activity=5055 dram_eff=0.459
bk0: 96a 23242i bk1: 96a 23240i bk2: 120a 23218i bk3: 120a 23180i bk4: 160a 22800i bk5: 148a 22674i bk6: 112a 22804i bk7: 120a 22802i bk8: 128a 22733i bk9: 112a 22863i bk10: 124a 23062i bk11: 120a 22983i bk12: 136a 22855i bk13: 120a 22755i bk14: 164a 23003i bk15: 156a 22924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961977
Row_Buffer_Locality_read = 0.966535
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.342207
Bank_Level_Parallism_Col = 2.230150
Bank_Level_Parallism_Ready = 1.547845
write_to_read_ratio_blp_rw_average = 0.153925
GrpLevelPara = 1.668517 

BW Util details:
bwutil = 0.099226 
total_CMD = 23381 
util_bw = 2320 
Wasted_Col = 1316 
Wasted_Row = 233 
Idle = 19512 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 57 
WTRc_limit = 93 
RTWc_limit = 428 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 846 
WTRc_limit_alone = 71 
RTWc_limit_alone = 374 

Commands details: 
total_CMD = 23381 
n_nop = 20982 
Read = 2032 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 2104 
total_req = 2320 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 2320 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.099226 
Either_Row_CoL_Bus_Util = 0.102605 
Issued_on_Two_Bus_Simul_Util = 0.002780 
issued_two_Eff = 0.027095 
queue_avg = 2.006330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00633
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20986 n_act=80 n_pre=64 n_ref_event=0 n_req=2108 n_rd=2036 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.0994
n_activity=4989 dram_eff=0.4658
bk0: 96a 23250i bk1: 92a 23244i bk2: 120a 23237i bk3: 120a 23231i bk4: 164a 22729i bk5: 148a 23006i bk6: 112a 22876i bk7: 120a 22802i bk8: 128a 22989i bk9: 112a 22882i bk10: 120a 22969i bk11: 120a 22918i bk12: 136a 23039i bk13: 120a 22767i bk14: 168a 22904i bk15: 160a 22989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962049
Row_Buffer_Locality_read = 0.966601
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.169474
Bank_Level_Parallism_Col = 2.074260
Bank_Level_Parallism_Ready = 1.391136
write_to_read_ratio_blp_rw_average = 0.147264
GrpLevelPara = 1.634282 

BW Util details:
bwutil = 0.099397 
total_CMD = 23381 
util_bw = 2324 
Wasted_Col = 1287 
Wasted_Row = 248 
Idle = 19522 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 47 
WTRc_limit = 68 
RTWc_limit = 539 
CCDLc_limit = 957 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 57 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 23381 
n_nop = 20986 
Read = 2036 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 2108 
total_req = 2324 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 2324 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.099397 
Either_Row_CoL_Bus_Util = 0.102434 
Issued_on_Two_Bus_Simul_Util = 0.003122 
issued_two_Eff = 0.030480 
queue_avg = 1.950473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95047
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=20982 n_act=83 n_pre=67 n_ref_event=0 n_req=2104 n_rd=2032 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09923
n_activity=4984 dram_eff=0.4655
bk0: 96a 23245i bk1: 96a 23207i bk2: 120a 23223i bk3: 116a 23234i bk4: 164a 22652i bk5: 144a 23054i bk6: 116a 22810i bk7: 120a 22828i bk8: 128a 22999i bk9: 112a 22869i bk10: 120a 22982i bk11: 120a 22883i bk12: 136a 22963i bk13: 120a 22659i bk14: 164a 23055i bk15: 160a 22992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960551
Row_Buffer_Locality_read = 0.966043
Row_Buffer_Locality_write = 0.805556
Bank_Level_Parallism = 2.265377
Bank_Level_Parallism_Col = 2.128886
Bank_Level_Parallism_Ready = 1.396983
write_to_read_ratio_blp_rw_average = 0.142893
GrpLevelPara = 1.674958 

BW Util details:
bwutil = 0.099226 
total_CMD = 23381 
util_bw = 2320 
Wasted_Col = 1248 
Wasted_Row = 204 
Idle = 19609 

BW Util Bottlenecks: 
RCDc_limit = 464 
RCDWRc_limit = 49 
WTRc_limit = 80 
RTWc_limit = 391 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 69 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 23381 
n_nop = 20982 
Read = 2032 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 2104 
total_req = 2320 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 2320 
Row_Bus_Util =  0.006415 
CoL_Bus_Util = 0.099226 
Either_Row_CoL_Bus_Util = 0.102605 
Issued_on_Two_Bus_Simul_Util = 0.003037 
issued_two_Eff = 0.029596 
queue_avg = 1.528634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52863
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23381 n_nop=21000 n_act=79 n_pre=63 n_ref_event=0 n_req=2084 n_rd=2012 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.09837
n_activity=4890 dram_eff=0.4703
bk0: 96a 23253i bk1: 96a 23196i bk2: 120a 23228i bk3: 120a 23229i bk4: 160a 22675i bk5: 144a 22794i bk6: 112a 22869i bk7: 120a 22890i bk8: 124a 22777i bk9: 100a 23114i bk10: 120a 22944i bk11: 120a 22896i bk12: 136a 22675i bk13: 120a 22673i bk14: 164a 23026i bk15: 160a 22929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962092
Row_Buffer_Locality_read = 0.967197
Row_Buffer_Locality_write = 0.819444
Bank_Level_Parallism = 2.382866
Bank_Level_Parallism_Col = 2.309497
Bank_Level_Parallism_Ready = 1.489130
write_to_read_ratio_blp_rw_average = 0.127867
GrpLevelPara = 1.699371 

BW Util details:
bwutil = 0.098370 
total_CMD = 23381 
util_bw = 2300 
Wasted_Col = 1231 
Wasted_Row = 251 
Idle = 19599 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 58 
WTRc_limit = 119 
RTWc_limit = 487 
CCDLc_limit = 866 
rwq = 0 
CCDLc_limit_alone = 747 
WTRc_limit_alone = 86 
RTWc_limit_alone = 401 

Commands details: 
total_CMD = 23381 
n_nop = 21000 
Read = 2012 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 2084 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 2300 
Row_Bus_Util =  0.006073 
CoL_Bus_Util = 0.098370 
Either_Row_CoL_Bus_Util = 0.101835 
Issued_on_Two_Bus_Simul_Util = 0.002609 
issued_two_Eff = 0.025619 
queue_avg = 1.865404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8138, Miss = 1810, Miss_rate = 0.222, Pending_hits = 68, Reservation_fails = 424
L2_cache_bank[1]: Access = 7318, Miss = 1712, Miss_rate = 0.234, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[2]: Access = 7977, Miss = 1792, Miss_rate = 0.225, Pending_hits = 71, Reservation_fails = 184
L2_cache_bank[3]: Access = 7325, Miss = 1708, Miss_rate = 0.233, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 7964, Miss = 1731, Miss_rate = 0.217, Pending_hits = 60, Reservation_fails = 173
L2_cache_bank[5]: Access = 7325, Miss = 1700, Miss_rate = 0.232, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[6]: Access = 7349, Miss = 1680, Miss_rate = 0.229, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[7]: Access = 7324, Miss = 1708, Miss_rate = 0.233, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[8]: Access = 7344, Miss = 1684, Miss_rate = 0.229, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[9]: Access = 7320, Miss = 1708, Miss_rate = 0.233, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[10]: Access = 7347, Miss = 1692, Miss_rate = 0.230, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 7320, Miss = 1700, Miss_rate = 0.232, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[12]: Access = 7348, Miss = 1692, Miss_rate = 0.230, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 7317, Miss = 1696, Miss_rate = 0.232, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[14]: Access = 7347, Miss = 1688, Miss_rate = 0.230, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 7322, Miss = 1688, Miss_rate = 0.231, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[16]: Access = 7350, Miss = 1676, Miss_rate = 0.228, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 7321, Miss = 1692, Miss_rate = 0.231, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[18]: Access = 7351, Miss = 1680, Miss_rate = 0.229, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 7319, Miss = 1696, Miss_rate = 0.232, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 7348, Miss = 1676, Miss_rate = 0.228, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[21]: Access = 7323, Miss = 1692, Miss_rate = 0.231, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[22]: Access = 7351, Miss = 1664, Miss_rate = 0.226, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[23]: Access = 7328, Miss = 1676, Miss_rate = 0.229, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[24]: Access = 7352, Miss = 1664, Miss_rate = 0.226, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[25]: Access = 7318, Miss = 1676, Miss_rate = 0.229, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[26]: Access = 7348, Miss = 1680, Miss_rate = 0.229, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[27]: Access = 7326, Miss = 1668, Miss_rate = 0.228, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[28]: Access = 7344, Miss = 1672, Miss_rate = 0.228, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[29]: Access = 7324, Miss = 1660, Miss_rate = 0.227, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[30]: Access = 7346, Miss = 1668, Miss_rate = 0.227, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[31]: Access = 7320, Miss = 1660, Miss_rate = 0.227, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[32]: Access = 7334, Miss = 1649, Miss_rate = 0.225, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[33]: Access = 7326, Miss = 1660, Miss_rate = 0.227, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[34]: Access = 7335, Miss = 1648, Miss_rate = 0.225, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[35]: Access = 7324, Miss = 1672, Miss_rate = 0.228, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[36]: Access = 7345, Miss = 1768, Miss_rate = 0.241, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[37]: Access = 7322, Miss = 1672, Miss_rate = 0.228, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[38]: Access = 7314, Miss = 1716, Miss_rate = 0.235, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[39]: Access = 7322, Miss = 1672, Miss_rate = 0.228, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[40]: Access = 7323, Miss = 1712, Miss_rate = 0.234, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[41]: Access = 7324, Miss = 1664, Miss_rate = 0.227, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[42]: Access = 7322, Miss = 1716, Miss_rate = 0.234, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[43]: Access = 7316, Miss = 1664, Miss_rate = 0.227, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[44]: Access = 7320, Miss = 1716, Miss_rate = 0.234, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[45]: Access = 7320, Miss = 1660, Miss_rate = 0.227, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[46]: Access = 7323, Miss = 1704, Miss_rate = 0.233, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[47]: Access = 7322, Miss = 1652, Miss_rate = 0.226, Pending_hits = 34, Reservation_fails = 0
L2_total_cache_accesses = 353946
L2_total_cache_misses = 81134
L2_total_cache_miss_rate = 0.2292
L2_total_cache_pending_hits = 1735
L2_total_cache_reservation_fails = 781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 36254
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 150
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 631
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155258
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 150
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 631
L2_cache_data_port_util = 0.172
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=353946
icnt_total_pkts_simt_to_mem=352426
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.9387
	minimum = 5
	maximum = 667
Network latency average = 50.1679
	minimum = 5
	maximum = 529
Slowest packet = 79
Flit latency average = 50.1679
	minimum = 5
	maximum = 529
Slowest flit = 195129
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.243175
	minimum = 0.221576 (at node 78)
	maximum = 0.278833 (at node 28)
Accepted packet rate average = 0.243175
	minimum = 0.221576 (at node 78)
	maximum = 0.279984 (at node 28)
Injected flit rate average = 0.243175
	minimum = 0.221576 (at node 78)
	maximum = 0.278833 (at node 28)
Accepted flit rate average= 0.243175
	minimum = 0.221576 (at node 78)
	maximum = 0.279984 (at node 28)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 62.9387 (1 samples)
	minimum = 5 (1 samples)
	maximum = 667 (1 samples)
Network latency average = 50.1679 (1 samples)
	minimum = 5 (1 samples)
	maximum = 529 (1 samples)
Flit latency average = 50.1679 (1 samples)
	minimum = 5 (1 samples)
	maximum = 529 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.243175 (1 samples)
	minimum = 0.221576 (1 samples)
	maximum = 0.278833 (1 samples)
Accepted packet rate average = 0.243175 (1 samples)
	minimum = 0.221576 (1 samples)
	maximum = 0.279984 (1 samples)
Injected flit rate average = 0.243175 (1 samples)
	minimum = 0.221576 (1 samples)
	maximum = 0.278833 (1 samples)
Accepted flit rate average = 0.243175 (1 samples)
	minimum = 0.221576 (1 samples)
	maximum = 0.279984 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 59 sec (539 sec)
gpgpu_simulation_rate = 194662 (inst/sec)
gpgpu_simulation_rate = 61 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc988..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8aecc984..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc978..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8aecc980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8aecc968..

GPGPU-Sim PTX: cudaLaunch for 0x0x402130 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x438 (backprop.1.sm_30.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (backprop.1.sm_30.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 38489
gpu_sim_insn = 56623456
gpu_ipc =    1471.1594
gpu_tot_sim_cycle = 71498
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    2259.4561
gpu_tot_issued_cta = 8192
gpu_occupancy = 88.8245% 
gpu_tot_occupancy = 91.6732% 
max_total_param_size = 0
gpu_stall_dramfull = 431625
gpu_stall_icnt2sh    = 732
partiton_level_parallism =      16.5536
partiton_level_parallism_total  =      13.8404
partiton_level_parallism_util =      17.8439
partiton_level_parallism_util_total  =      16.1253
L2_BW  =     636.6175 GB/Sec
L2_BW_total  =     532.8023 GB/Sec
gpu_total_sim_rate=140109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3121163
	L1I_total_cache_misses = 37451
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 394683
L1D_cache:
	L1D_cache_core[0]: Access = 37966, Miss = 17292, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 4990
	L1D_cache_core[1]: Access = 38770, Miss = 17592, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 3846
	L1D_cache_core[2]: Access = 37064, Miss = 16929, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 6206
	L1D_cache_core[3]: Access = 37698, Miss = 17179, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 6822
	L1D_cache_core[4]: Access = 36966, Miss = 16856, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 7545
	L1D_cache_core[5]: Access = 37064, Miss = 16921, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 3122
	L1D_cache_core[6]: Access = 38600, Miss = 17558, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 4273
	L1D_cache_core[7]: Access = 38260, Miss = 17482, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 2313
	L1D_cache_core[8]: Access = 36966, Miss = 16862, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 7460
	L1D_cache_core[9]: Access = 37430, Miss = 17086, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[10]: Access = 38110, Miss = 17243, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[11]: Access = 36966, Miss = 16864, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 5531
	L1D_cache_core[12]: Access = 36626, Miss = 16788, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 4970
	L1D_cache_core[13]: Access = 38770, Miss = 17599, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 3418
	L1D_cache_core[14]: Access = 38064, Miss = 17348, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 2588
	L1D_cache_core[15]: Access = 36894, Miss = 16885, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 5469
	L1D_cache_core[16]: Access = 37796, Miss = 17263, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 5264
	L1D_cache_core[17]: Access = 38306, Miss = 17365, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[18]: Access = 37234, Miss = 16960, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[19]: Access = 35992, Miss = 16525, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 3653
	L1D_cache_core[20]: Access = 37724, Miss = 17275, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 4044
	L1D_cache_core[21]: Access = 37626, Miss = 17219, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[22]: Access = 37940, Miss = 17207, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[23]: Access = 37796, Miss = 17250, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 1030
	L1D_cache_core[24]: Access = 35796, Miss = 16397, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 4338
	L1D_cache_core[25]: Access = 36894, Miss = 16882, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 1922
	L1D_cache_core[26]: Access = 38064, Miss = 17353, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[27]: Access = 35698, Miss = 16344, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 3959
	L1D_cache_core[28]: Access = 37018, Miss = 17037, Miss_rate = 0.460, Pending_hits = 0, Reservation_fails = 5677
	L1D_cache_core[29]: Access = 37992, Miss = 17390, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 2174
	L1D_cache_core[30]: Access = 37621, Miss = 17135, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[31]: Access = 36966, Miss = 16860, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[32]: Access = 37162, Miss = 16983, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 2594
	L1D_cache_core[33]: Access = 38404, Miss = 17424, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 480
	L1D_cache_core[34]: Access = 38110, Miss = 17244, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[35]: Access = 37038, Miss = 16832, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 9576
	L1D_cache_core[36]: Access = 35430, Miss = 16239, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 6890
	L1D_cache_core[37]: Access = 38234, Miss = 17405, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 1373
	L1D_cache_core[38]: Access = 38064, Miss = 17359, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 5603
	L1D_cache_core[39]: Access = 38038, Miss = 17258, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 1422
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 683690
	L1D_total_cache_miss_rate = 0.4560
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 142309
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 294912
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0174
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 120524
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 375452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 315260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 284151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 289792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120524
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 440015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12446
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3083712
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 394683
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 974863
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3121163

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51572
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 120524
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90737
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 394683
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1272, 1074, 1140, 1074, 1206, 1074, 1140, 1074, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1367, 1136, 1213, 1136, 1290, 1136, 1213, 1136, 1218, 1020, 1086, 1020, 1152, 1020, 1086, 1020, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 1279715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 464385
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 120524
gpgpu_stall_shd_mem[c_mem][resource_stall] = 120524
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 86025
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:767482	W0_Idle:2450212	W0_Scoreboard:13294579	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3715080 {8:464385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_coretomem[INST_ACC_R] = 6400 {8:800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18575400 {40:464385,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
traffic_breakdown_memtocore[INST_ACC_R] = 128000 {40:3200,}
maxmflatency = 2760 
max_icnt2mem_latency = 1544 
maxmrqlatency = 1162 
max_icnt2sh_latency = 1168 
averagemflatency = 671 
avg_icnt2mem_latency = 266 
avg_mrq_latency = 94 
avg_icnt2sh_latency = 84 
mrq_lat_table:31507 	35484 	28260 	31231 	38988 	64192 	52527 	38420 	44207 	5169 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	204842 	260342 	302239 	217813 	3603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	194 	29910 	122482 	116910 	138993 	175012 	221218 	182977 	1863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	260480 	202617 	109101 	110759 	109164 	92136 	75096 	29115 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	33 	39 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        59        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        62        59        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        57        56        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        60        58        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7195     16551     16657     16664      7600     12427     16991     16930      6123     12627     17374     17316      7320     13105     18142     19590 
dram[1]:      7183     16569     16664     16781      7614     12417     17004     16945      5350     12641     17350     17330      7270     13114     18147     19601 
dram[2]:      7179     16587     16673     16792      7627     12413     17014     16961      8112     12778     17358     17295      8320     13120     18159     19613 
dram[3]:     16669     16597     16747     16731     12665     12434     17028     17031     12965     12783     17371     17299     13505     13419     19459     19621 
dram[4]:     16525     16610     16757     16744     12688     12425     16983     17025     12973     12709     17378     17306     13357     13433     19467     19792 
dram[5]:     16546     16614     16765     16767     12464     12430     16990     17028     12979     12721     17391     17334     13363     13281     19472     19801 
dram[6]:     16569     16575     16782     16784     12452     12438     17002     17042     12985     12729     17402     17351     13369     13148     19445     19810 
dram[7]:     16600     16572     16740     16738     12468     12434     17017     17056     12833     12742     17417     17413     13417     13141     19443     19816 
dram[8]:     16644     16474     16738     16702     12493     12418     16980     17008     12839     12730     17430     17432     13151     13150     19449     19820 
dram[9]:     16686     16479     16748     16700     12512     12438     16990     16984     12843     12730     17341     17409     13160     13158     19465     19902 
dram[10]:     16686     16577     16712     16713     12490     12492     17007     16980     12856     12750     17285     17406     13162     13164     19476     19911 
dram[11]:     16702     16594     16724     16772     12495     12715     17014     16988     12849     12937     17300     17365     13177     13171     19479     19921 
dram[12]:     16621     16614     16743     16740     12500     12440     17025     16918     12975     12946     17310     17369     13178     13177     19493     19932 
dram[13]:     16551     16638     16778     16714     12509     12435     17122     16915     12994     12958     17307     17382     13175     13186     19507     20141 
dram[14]:     16548     16513     16688     16731     12517     12449     17121     16923     13003     12674     17334     17331     13184     13198     19515     20156 
dram[15]:     16558     16524     16699     16744     12530     12462     17043     16950     12742     12673     17353     17338     13229     13038     19521     20187 
dram[16]:     16563     16522     16706     16757     12538     12473     17014     16981     12740     12961     17362     17347     13239     13049     19625     19984 
dram[17]:      9277     16521     16729     16760     12548     12481     17009     16997     12750     12681     17384     17355     13264     13062     19638     19983 
dram[18]:      9271     16561     16690     16809     12423     12562     17021     17139     12761     12646     17307     17365     13093     13072     19645     19995 
dram[19]:     16449     16566     16630     16820     12420     12574     17029     17153     12640     12665     17312     17321     13099     13097     19544     20005 
dram[20]:     16462     16575     16628     16796     12437     12589     17038     17163     12637     12713     17319     17320     13110     13230     19549     20014 
dram[21]:     16476     16604     16635     16801     12435     12438     17043     16885     12582     12723     17330     17333     13124     13239     19556     20012 
dram[22]:     16486     16620     16651     16816     12493     12433     17197     16904     12596     12733     17295     17344     13076     13250     19566     20022 
dram[23]:     16496     16642     16665     16820     12544     12457     17225     17031     12610     12894     17292     17350     13090     13261     19573     20035 
average row accesses per activate:
dram[0]: 15.245902 17.137255 11.740260 11.610390 14.402985 15.380953 16.833334 13.722222 12.756411 14.820895 14.140845 16.196722 14.882353 16.766666 17.827587 19.111111 
dram[1]: 18.540001 16.653847 12.857142 12.771428 13.416667 14.235294 16.031746 14.588235 14.500000 14.405797 17.016949 15.935484 15.348485 17.050848 18.799999 18.105263 
dram[2]: 16.107143 17.480000 12.857142 13.147058 13.926471 13.828571 18.017857 14.434783 13.424658 16.032259 18.272728 16.433332 15.090909 15.242424 19.509434 17.620689 
dram[3]: 17.600000 17.836735 13.043478 12.757143 16.909090 14.028986 14.300000 13.118421 14.235294 14.835821 17.803572 16.711864 15.138461 15.656250 19.148148 17.741379 
dram[4]: 15.333333 17.137255 13.235294 13.968750 14.656250 12.906667 14.285714 14.318841 13.260274 16.161291 15.323077 13.146667 13.479452 15.121212 20.235294 19.074074 
dram[5]: 15.303572 15.607142 12.000000 13.968750 14.212121 13.277778 16.393442 15.075758 15.885246 15.777778 14.028169 15.169230 14.909091 14.676471 17.931034 19.166666 
dram[6]: 16.823530 17.877550 13.235294 13.545455 15.129032 14.646153 14.705882 12.756411 16.133333 16.813559 14.228572 16.180328 14.470589 15.593750 18.909090 18.799999 
dram[7]: 17.367348 15.333333 12.328767 13.343284 14.212121 13.408451 14.925373 14.617647 15.612904 13.805555 16.915255 17.333334 15.603174 16.161291 19.961538 19.358490 
dram[8]: 13.444445 14.813560 12.328767 13.147058 14.430769 13.942029 15.593750 13.643836 13.444445 13.226666 15.090909 15.421875 14.042857 14.735294 19.884615 19.339622 
dram[9]: 14.879311 14.677966 12.287671 13.343284 14.656250 13.081081 14.617647 15.323077 14.876923 14.000000 16.600000 14.304348 16.965517 14.056338 20.680000 18.303572 
dram[10]: 15.581819 18.166666 12.628572 13.343284 13.342857 13.971014 16.915255 16.830509 16.706896 14.791045 16.600000 16.213116 16.400000 14.271428 20.680000 20.117647 
dram[11]: 16.725491 18.250000 14.451612 14.419354 13.536232 13.521127 16.433332 15.060606 13.985507 15.838710 14.865672 15.682540 14.260870 15.030303 21.102041 16.349207 
dram[12]: 16.000000 17.693878 12.690141 13.753846 13.536232 12.151898 14.716418 14.617647 14.205882 14.686567 14.434783 17.642857 16.131147 14.455882 19.509434 18.070175 
dram[13]: 17.957447 16.576923 14.532258 13.753846 14.242424 14.000000 14.805970 16.583334 13.081081 15.153846 15.562500 16.483334 18.566038 16.948277 23.545454 20.979591 
dram[14]: 16.740000 16.111111 13.447762 15.684211 13.183099 13.408451 16.145161 15.169230 13.828571 15.359375 15.323077 18.641510 14.893939 15.153846 19.750000 18.070175 
dram[15]: 16.600000 15.068966 13.057971 15.684211 13.764706 13.408451 14.750000 15.421875 13.430555 12.766233 15.323077 17.963636 13.283784 13.985915 21.808510 19.415094 
dram[16]: 16.096153 17.755102 12.857142 13.363636 14.571428 12.657895 16.145161 13.173333 13.633802 14.000000 15.338462 14.746268 13.121622 12.973684 20.520000 22.260870 
dram[17]: 15.272727 16.823530 12.742857 15.543859 15.525424 12.657895 15.166667 14.617647 14.447762 13.066667 15.578125 16.213116 14.696970 13.943662 19.807692 19.711538 
dram[18]: 17.775511 16.653847 11.881579 13.545455 13.150685 12.177216 14.750000 13.805555 14.300000 15.312500 15.809524 16.745762 14.169014 16.566668 18.907408 20.938776 
dram[19]: 16.037037 15.625000 12.219178 12.081081 12.333333 12.813334 12.506330 13.791667 14.098592 15.107693 15.809524 14.544118 14.371428 16.262295 19.769230 19.730770 
dram[20]: 13.323077 15.909091 13.953125 13.968750 14.681818 13.277778 15.437500 15.761905 15.166667 14.246377 15.746032 14.761194 16.225807 14.588235 19.769230 18.925926 
dram[21]: 14.196721 14.131147 12.232877 12.956522 12.623377 13.478873 16.965517 16.295082 15.656250 13.816901 16.229507 17.034483 17.344828 18.754717 21.102041 19.730770 
dram[22]: 17.836735 14.360656 11.597403 13.906250 13.315068 14.000000 15.045455 16.032259 16.426229 14.231884 17.945454 15.935484 18.290909 17.103449 22.844444 18.321428 
dram[23]: 16.730770 15.368421 11.750000 13.968750 12.750000 14.208955 14.318841 16.032259 16.898306 14.264706 17.034483 15.935484 16.766666 18.036364 21.416666 17.100000 
average row locality = 369997/24258 = 15.252577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       850       800       836       824       888       888       904       880       892       888       904       888       908       904       936       936 
dram[1]:       848       792       832       824       888       888       904       884       884       888       904       888       908       904       936       936 
dram[2]:       822       800       832       824       872       888       904       888       876       888       904       888       892       904       936       924 
dram[3]:       800       800       832       824       856       888       896       888       864       888       896       888       880       900       936       932 
dram[4]:       795       800       832       824       864       888       896       880       864       896       896       888       880       896       932       932 
dram[5]:       780       800       832       824       864       876       896       888       864       888       896       888       880       896       940       936 
dram[6]:       780       800       832       824       864       872       896       888       864       888       896       888       880       896       940       936 
dram[7]:       772       800       832       824       864       872       896       888       864       888       896       888       880       900       940       928 
dram[8]:       768       800       832       824       864       880       892       888       864       888       896       888       880       900       936       928 
dram[9]:       784       792       828       824       864       888       888       888       864       888       896       888       880       896       936       928 
dram[10]:       780       796       816       824       860       884       892       888       864       888       896       888       880       896       936       928 
dram[11]:       776       800       828       824       860       880       880       888       860       880       896       888       880       888       936       932 
dram[12]:       772       792       832       824       860       880       880       888       860       880       896       888       880       880       936       932 
dram[13]:       768       788       832       824       864       872       888       888       864       880       896       888       880       880       936       932 
dram[14]:       760       796       832       824       860       872       896       880       864       880       896       888       880       880       928       932 
dram[15]:       752       800       832       824       860       872       896       880       864       880       896       888       880       888       928       932 
dram[16]:       760       796       832       812       842       880       896       880       864       880       896       888       868       880       928       928 
dram[17]:       764       784       824       816       840       880       896       888       864       880       896       888       868       884       932       928 
dram[18]:       796       792       832       824       880       880       896       888       896       880       896       888       904       888       924       928 
dram[19]:       792       800       824       824       883       880       880       888       896       880       896       888       904       888       932       928 
dram[20]:       792       800       824       824       888       876       880       888       896       880       892       888       904       888       932       924 
dram[21]:       792       788       824       824       892       876       880       888       896       880       888       888       904       888       936       928 
dram[22]:       800       800       824       820       892       872       884       888       896       880       888       888       904       888       932       928 
dram[23]:       796       800       824       824       888       872       880       888       892       868       888       888       904       888       932       928 
total dram reads = 334732
bank skew: 940/752 = 1.25
chip skew: 14126/13830 = 1.02
number of total write accesses:
dram[0]:        80        74        68        70        77        81       106       108       103       105       100       100       104       102        98        96 
dram[1]:        79        74        68        70        78        80       106       108       102       106       100       100       105       102        98        96 
dram[2]:        80        74        68        70        75        80       105       108       104       106       101        98       104       102        98        98 
dram[3]:        80        74        68        69        74        80       105       109       104       106       101        98       104       102        98        97 
dram[4]:        79        74        68        70        74        80       104       108       104       106       100        98       104       102       100        98 
dram[5]:        77        74        68        70        74        80       104       107       105       106       100        98       104       102       100        99 
dram[6]:        78        76        68        70        74        80       104       107       104       104       100        99       104       102       100        98 
dram[7]:        79        74        68        70        74        80       104       106       104       106       102       100       103       102        98        98 
dram[8]:        79        74        68        70        74        82       106       108       104       104       100        99       103       102        98        97 
dram[9]:        79        74        69        70        74        80       106       108       103       106       100        99       104       102        98        97 
dram[10]:        77        76        68        70        74        80       106       105       105       103       100       101       104       103        98        98 
dram[11]:        77        76        68        70        74        80       106       106       105       102       100       100       104       104        98        98 
dram[12]:        76        75        69        70        74        80       106       106       106       104       100       100       104       103        98        98 
dram[13]:        76        74        69        70        76        80       104       107       104       105       100       101       104       103       100        96 
dram[14]:        77        74        69        70        76        80       105       106       104       103       100       100       103       105        99        98 
dram[15]:        78        74        69        70        76        80       107       107       103       103       100       100       103       105        97        97 
dram[16]:        77        74        68        70        76        82       105       108       104       100       101       100       103       106        98        96 
dram[17]:        76        74        68        70        76        82       105       106       104       100       101       101       102       106        98        97 
dram[18]:        75        74        71        70        80        82       107       106       105       100       100       100       102       106        97        98 
dram[19]:        74        75        68        70        79        81       108       105       105       102       100       101       102       104        96        98 
dram[20]:        74        75        69        70        81        80       108       105       105       103       100       101       102       104        96        98 
dram[21]:        74        74        69        70        80        81       104       106       106       101       102       100       102       106        98        98 
dram[22]:        74        76        69        70        80        80       109       106       106       102        99       100       102       104        96        98 
dram[23]:        74        76        69        70        81        80       108       106       105       102       100       100       102       104        96        98 
total dram writes = 35265
bank skew: 109/68 = 1.60
chip skew: 1473/1466 = 1.00
average mf latency per bank:
dram[0]:       1896      1759      1761      1702      1656      1629      1757      1753      1793      1787      1736      1789      1843      1787      1792      1729
dram[1]:       1927      1869      1851      1756      1703      1665      1777      1747      1892      1784      1833      1745      1894      1771      1801      1748
dram[2]:       1721      1797      1638      1671      1546      1520      1602      1638      1693      1643      1656      1692      1737      1697      1684      1717
dram[3]:       1951      1900      1793      1728      1800      1681      1824      1781      1960      1843      1897      1855      2016      1855      1917      1854
dram[4]:       2101      1967      1865      1817      1848      1734      1923      1839      2100      1839      2040      1848      2080      1926      2033      1907
dram[5]:       1878      1847      1744      1710      1751      1691      1744      1733      1892      1765      1789      1764      1870      1873      1787      1801
dram[6]:       1571      1899      1484      1739      1498      1734      1504      1786      1627      1857      1544      1808      1600      1901      1533      1781
dram[7]:       1755      1861      1548      1709      1525      1661      1577      1697      1725      1757      1624      1741      1667      1830      1635      1707
dram[8]:       1893      1994      1690      1860      1721      1795      1722      1882      1937      1944      1815      1907      1913      1979      1784      1936
dram[9]:       1922      2040      1798      1915      1838      1867      1817      1949      1954      1996      1922      2000      2005      2044      1864      1979
dram[10]:       1706      1654      1498      1474      1434      1456      1498      1535      1653      1588      1613      1622      1681      1584      1557      1573
dram[11]:       1822      1860      1645      1739      1658      1699      1675      1787      1836      1846      1786      1828      1848      1860      1741      1801
dram[12]:       2000      1925      1810      1903      1858      1897      1868      1970      1997      2054      1998      2002      2051      2044      1966      1961
dram[13]:       1744      1634      1584      1606      1549      1551      1543      1604      1611      1684      1615      1649      1715      1673      1579      1600
dram[14]:       1802      1600      1588      1530      1589      1490      1602      1596      1657      1605      1685      1619      1713      1669      1646      1561
dram[15]:       1988      1855      1802      1778      1825      1740      1777      1833      1899      1810      1882      1772      1900      1874      1845      1792
dram[16]:       2042      2000      1844      1939      1858      1911      1750      2025      1970      1998      1901      1942      2025      1974      1920      1967
dram[17]:       1676      1774      1583      1719      1576      1672      1507      1790      1687      1729      1602      1693      1706      1773      1622      1684
dram[18]:       1694      1653      1581      1557      1575      1577      1557      1657      1612      1646      1633      1620      1689      1644      1681      1556
dram[19]:       1976      1948      1881      1824      1980      1825      1892      1885      1904      1882      1896      1834      1974      1915      1940      1849
dram[20]:       2072      1963      2003      1906      1950      1905      2046      1926      2057      1947      2098      1939      2116      2009      2075      1897
dram[21]:       1747      1862      1600      1745      1563      1687      1725      1786      1685      1804      1747      1765      1771      1824      1747      1719
dram[22]:       1896      2009      1755      1951      1698      1867      1828      1942      1790      1941      1821      1917      1855      1939      1795      1847
dram[23]:       1803      2019      1747      1967      1656      1879      1772      1938      1813      1992      1812      1990      1806      1983      1770      1925
maximum mf latency per bank:
dram[0]:       1956      1749      1936      2091      1909      2283      2005      2379      2070      1925      2288      2374      1877      2117      2296      2703
dram[1]:       1923      2067      1956      2075      2060      2481      2273      2018      2277      1938      2425      2454      1974      2322      2000      2111
dram[2]:       1562      2033      1763      1982      1816      1904      1754      1899      2110      1998      1859      2242      2237      1856      2351      1812
dram[3]:       2208      1930      1965      1931      2312      2332      2073      2094      2418      2198      2112      2201      2336      2162      2445      2029
dram[4]:       2111      1978      2204      2217      2271      2222      2152      2290      2305      2159      2193      2168      2360      2189      2280      2197
dram[5]:       2018      1872      1944      2073      2122      2103      2162      2154      1956      1984      2020      2060      1958      2175      1910      2169
dram[6]:       1525      1635      1708      1898      2032      2219      1920      2178      1904      2199      2342      2150      2104      2131      2043      1954
dram[7]:       1618      1691      1652      1924      1695      1796      2056      1980      1777      2234      1980      2370      1907      2199      1918      2024
dram[8]:       1885      2057      1892      2104      2019      2355      2216      2345      2145      2760      1880      2295      1956      2333      1898      2518
dram[9]:       1901      2396      2010      2048      2359      2197      2468      2263      1992      2214      1999      2210      2163      2168      2145      2152
dram[10]:       1610      1787      1643      2074      1716      1974      1932      1959      1844      1914      1684      2041      1736      1734      1645      1976
dram[11]:       1758      1830      1761      2083      2006      2061      2077      2412      1928      1961      1949      1949      2128      2078      2280      2288
dram[12]:       2175      2069      2215      2133      2251      2349      2133      2469      1871      2350      2035      2359      2172      2120      2187      2091
dram[13]:       1476      1549      1530      1664      2214      1991      2012      1927      2054      2506      1791      2054      1932      1893      1602      1734
dram[14]:       1704      1481      2078      2112      1791      1821      2133      2000      1966      1956      2004      1940      1975      2310      2235      1831
dram[15]:       1899      1899      1894      2231      2235      2057      2356      2245      2480      2083      2130      1941      2471      2275      1993      2112
dram[16]:       1876      2208      1863      2137      2150      2026      2182      2143      2401      2260      2011      2096      2423      2207      2024      2472
dram[17]:       1462      1544      1545      1833      1991      2159      2185      2152      2160      1782      2177      2163      2030      2273      1929      1694
dram[18]:       1967      1841      1663      1818      1691      1709      2027      2042      2214      1892      1979      1975      2722      2182      2337      1596
dram[19]:       1909      1995      2197      1991      2366      2273      2328      2135      2219      1980      2219      2094      2502      2068      2372      2019
dram[20]:       2237      1813      2301      2314      2344      2501      2264      2061      2298      2124      2446      2144      2453      2215      2205      1973
dram[21]:       1915      1751      2074      1967      2167      2224      2416      2019      2117      2050      1978      2054      2028      1819      2440      1780
dram[22]:       1811      1993      2137      2057      2017      2114      2295      2231      2269      2626      2211      2009      2467      1909      2109      2054
dram[23]:       1605      2023      1884      2085      2021      2354      2098      2427      2031      2283      2375      2379      2215      2026      2101      2489
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30121 n_act=1045 n_pre=1029 n_ref_event=0 n_req=15598 n_rd=14126 n_rd_L2_A=0 n_write=0 n_wr_bk=5888 bw_util=0.3952
n_activity=27389 dram_eff=0.7307
bk0: 850a 42766i bk1: 800a 44035i bk2: 836a 43688i bk3: 824a 43972i bk4: 888a 43946i bk5: 888a 44300i bk6: 904a 42180i bk7: 880a 41830i bk8: 892a 42043i bk9: 888a 41369i bk10: 904a 41850i bk11: 888a 41916i bk12: 908a 41616i bk13: 904a 41621i bk14: 936a 41674i bk15: 936a 42560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933004
Row_Buffer_Locality_read = 0.958304
Row_Buffer_Locality_write = 0.690217
Bank_Level_Parallism = 5.704993
Bank_Level_Parallism_Col = 5.055847
Bank_Level_Parallism_Ready = 2.455231
write_to_read_ratio_blp_rw_average = 0.375085
GrpLevelPara = 2.937808 

BW Util details:
bwutil = 0.395190 
total_CMD = 50644 
util_bw = 20014 
Wasted_Col = 4638 
Wasted_Row = 683 
Idle = 25309 

BW Util Bottlenecks: 
RCDc_limit = 1994 
RCDWRc_limit = 743 
WTRc_limit = 2992 
RTWc_limit = 9589 
CCDLc_limit = 4325 
rwq = 0 
CCDLc_limit_alone = 3064 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 8652 

Commands details: 
total_CMD = 50644 
n_nop = 30121 
Read = 14126 
Write = 0 
L2_Alloc = 0 
L2_WB = 5888 
n_act = 1045 
n_pre = 1029 
n_ref = 0 
n_req = 15598 
total_req = 20014 

Dual Bus Interface Util: 
issued_total_row = 2074 
issued_total_col = 20014 
Row_Bus_Util =  0.040953 
CoL_Bus_Util = 0.395190 
Either_Row_CoL_Bus_Util = 0.405241 
Issued_on_Two_Bus_Simul_Util = 0.030902 
issued_two_Eff = 0.076256 
queue_avg = 19.895288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30163 n_act=1008 n_pre=992 n_ref_event=0 n_req=15580 n_rd=14108 n_rd_L2_A=0 n_write=0 n_wr_bk=5888 bw_util=0.3948
n_activity=27393 dram_eff=0.73
bk0: 848a 43336i bk1: 792a 43072i bk2: 832a 43542i bk3: 824a 43079i bk4: 888a 43566i bk5: 888a 43720i bk6: 904a 41886i bk7: 884a 42738i bk8: 884a 41355i bk9: 888a 41271i bk10: 904a 41617i bk11: 888a 42177i bk12: 908a 42073i bk13: 904a 41634i bk14: 936a 43231i bk15: 936a 42589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935302
Row_Buffer_Locality_read = 0.958818
Row_Buffer_Locality_write = 0.709918
Bank_Level_Parallism = 5.708807
Bank_Level_Parallism_Col = 5.115758
Bank_Level_Parallism_Ready = 2.497350
write_to_read_ratio_blp_rw_average = 0.369170
GrpLevelPara = 2.965944 

BW Util details:
bwutil = 0.394835 
total_CMD = 50644 
util_bw = 19996 
Wasted_Col = 4656 
Wasted_Row = 747 
Idle = 25245 

BW Util Bottlenecks: 
RCDc_limit = 1925 
RCDWRc_limit = 790 
WTRc_limit = 2977 
RTWc_limit = 9607 
CCDLc_limit = 4535 
rwq = 0 
CCDLc_limit_alone = 3094 
WTRc_limit_alone = 2551 
RTWc_limit_alone = 8592 

Commands details: 
total_CMD = 50644 
n_nop = 30163 
Read = 14108 
Write = 0 
L2_Alloc = 0 
L2_WB = 5888 
n_act = 1008 
n_pre = 992 
n_ref = 0 
n_req = 15580 
total_req = 19996 

Dual Bus Interface Util: 
issued_total_row = 2000 
issued_total_col = 19996 
Row_Bus_Util =  0.039491 
CoL_Bus_Util = 0.394835 
Either_Row_CoL_Bus_Util = 0.404411 
Issued_on_Two_Bus_Simul_Util = 0.029915 
issued_two_Eff = 0.073971 
queue_avg = 20.177849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30262 n_act=1000 n_pre=984 n_ref_event=0 n_req=15513 n_rd=14042 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.3935
n_activity=27237 dram_eff=0.7316
bk0: 822a 43933i bk1: 800a 43858i bk2: 832a 43818i bk3: 824a 43144i bk4: 872a 44056i bk5: 888a 43737i bk6: 904a 42402i bk7: 888a 42430i bk8: 876a 41934i bk9: 888a 41799i bk10: 904a 41774i bk11: 888a 42799i bk12: 892a 41580i bk13: 904a 41667i bk14: 936a 42665i bk15: 924a 42133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935538
Row_Buffer_Locality_read = 0.959835
Row_Buffer_Locality_write = 0.703603
Bank_Level_Parallism = 5.656595
Bank_Level_Parallism_Col = 5.029380
Bank_Level_Parallism_Ready = 2.433403
write_to_read_ratio_blp_rw_average = 0.383073
GrpLevelPara = 2.937920 

BW Util details:
bwutil = 0.393452 
total_CMD = 50644 
util_bw = 19926 
Wasted_Col = 4541 
Wasted_Row = 652 
Idle = 25525 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 663 
WTRc_limit = 2402 
RTWc_limit = 9721 
CCDLc_limit = 4309 
rwq = 0 
CCDLc_limit_alone = 2947 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 8636 

Commands details: 
total_CMD = 50644 
n_nop = 30262 
Read = 14042 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 1000 
n_pre = 984 
n_ref = 0 
n_req = 15513 
total_req = 19926 

Dual Bus Interface Util: 
issued_total_row = 1984 
issued_total_col = 19926 
Row_Bus_Util =  0.039175 
CoL_Bus_Util = 0.393452 
Either_Row_CoL_Bus_Util = 0.402456 
Issued_on_Two_Bus_Simul_Util = 0.030171 
issued_two_Eff = 0.074968 
queue_avg = 20.235487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30318 n_act=999 n_pre=983 n_ref_event=0 n_req=15437 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3918
n_activity=27128 dram_eff=0.7315
bk0: 800a 43715i bk1: 800a 43953i bk2: 832a 43824i bk3: 824a 44628i bk4: 856a 44380i bk5: 888a 43628i bk6: 896a 42392i bk7: 888a 41461i bk8: 864a 42214i bk9: 888a 41903i bk10: 896a 41793i bk11: 888a 42839i bk12: 880a 42728i bk13: 900a 41750i bk14: 936a 42794i bk15: 932a 42569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935285
Row_Buffer_Locality_read = 0.959407
Row_Buffer_Locality_write = 0.705922
Bank_Level_Parallism = 5.533158
Bank_Level_Parallism_Col = 4.896718
Bank_Level_Parallism_Ready = 2.352147
write_to_read_ratio_blp_rw_average = 0.378802
GrpLevelPara = 2.925492 

BW Util details:
bwutil = 0.391833 
total_CMD = 50644 
util_bw = 19844 
Wasted_Col = 4686 
Wasted_Row = 622 
Idle = 25492 

BW Util Bottlenecks: 
RCDc_limit = 1922 
RCDWRc_limit = 784 
WTRc_limit = 2732 
RTWc_limit = 9442 
CCDLc_limit = 4666 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 2397 
RTWc_limit_alone = 8286 

Commands details: 
total_CMD = 50644 
n_nop = 30318 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 999 
n_pre = 983 
n_ref = 0 
n_req = 15437 
total_req = 19844 

Dual Bus Interface Util: 
issued_total_row = 1982 
issued_total_col = 19844 
Row_Bus_Util =  0.039136 
CoL_Bus_Util = 0.391833 
Either_Row_CoL_Bus_Util = 0.401351 
Issued_on_Two_Bus_Simul_Util = 0.029619 
issued_two_Eff = 0.073797 
queue_avg = 20.697851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30298 n_act=1037 n_pre=1021 n_ref_event=0 n_req=15432 n_rd=13963 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3917
n_activity=26950 dram_eff=0.7361
bk0: 795a 43784i bk1: 800a 43647i bk2: 832a 43875i bk3: 824a 43598i bk4: 864a 44354i bk5: 888a 43165i bk6: 896a 42209i bk7: 880a 42912i bk8: 864a 41696i bk9: 896a 41659i bk10: 896a 42263i bk11: 888a 42606i bk12: 880a 41339i bk13: 896a 41606i bk14: 932a 42310i bk15: 932a 42569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932802
Row_Buffer_Locality_read = 0.958390
Row_Buffer_Locality_write = 0.689585
Bank_Level_Parallism = 5.710659
Bank_Level_Parallism_Col = 5.011926
Bank_Level_Parallism_Ready = 2.412470
write_to_read_ratio_blp_rw_average = 0.387413
GrpLevelPara = 2.953202 

BW Util details:
bwutil = 0.391734 
total_CMD = 50644 
util_bw = 19839 
Wasted_Col = 4539 
Wasted_Row = 513 
Idle = 25753 

BW Util Bottlenecks: 
RCDc_limit = 1905 
RCDWRc_limit = 812 
WTRc_limit = 2422 
RTWc_limit = 10331 
CCDLc_limit = 4326 
rwq = 0 
CCDLc_limit_alone = 3000 
WTRc_limit_alone = 2167 
RTWc_limit_alone = 9260 

Commands details: 
total_CMD = 50644 
n_nop = 30298 
Read = 13963 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 1037 
n_pre = 1021 
n_ref = 0 
n_req = 15432 
total_req = 19839 

Dual Bus Interface Util: 
issued_total_row = 2058 
issued_total_col = 19839 
Row_Bus_Util =  0.040637 
CoL_Bus_Util = 0.391734 
Either_Row_CoL_Bus_Util = 0.401746 
Issued_on_Two_Bus_Simul_Util = 0.030626 
issued_two_Eff = 0.076231 
queue_avg = 20.633224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30335 n_act=1022 n_pre=1006 n_ref_event=0 n_req=15416 n_rd=13948 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.3914
n_activity=26872 dram_eff=0.7376
bk0: 780a 43845i bk1: 800a 43987i bk2: 832a 43304i bk3: 824a 44391i bk4: 864a 44424i bk5: 876a 43676i bk6: 896a 42365i bk7: 888a 41699i bk8: 864a 41840i bk9: 888a 41763i bk10: 896a 41615i bk11: 888a 41957i bk12: 880a 41418i bk13: 896a 41713i bk14: 940a 41843i bk15: 936a 42229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933705
Row_Buffer_Locality_read = 0.958775
Row_Buffer_Locality_write = 0.695504
Bank_Level_Parallism = 5.786080
Bank_Level_Parallism_Col = 5.124411
Bank_Level_Parallism_Ready = 2.456054
write_to_read_ratio_blp_rw_average = 0.395539
GrpLevelPara = 3.004339 

BW Util details:
bwutil = 0.391359 
total_CMD = 50644 
util_bw = 19820 
Wasted_Col = 4441 
Wasted_Row = 566 
Idle = 25817 

BW Util Bottlenecks: 
RCDc_limit = 1866 
RCDWRc_limit = 778 
WTRc_limit = 2306 
RTWc_limit = 10654 
CCDLc_limit = 4280 
rwq = 0 
CCDLc_limit_alone = 2905 
WTRc_limit_alone = 2008 
RTWc_limit_alone = 9577 

Commands details: 
total_CMD = 50644 
n_nop = 30335 
Read = 13948 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 1022 
n_pre = 1006 
n_ref = 0 
n_req = 15416 
total_req = 19820 

Dual Bus Interface Util: 
issued_total_row = 2028 
issued_total_col = 19820 
Row_Bus_Util =  0.040044 
CoL_Bus_Util = 0.391359 
Either_Row_CoL_Bus_Util = 0.401015 
Issued_on_Two_Bus_Simul_Util = 0.030389 
issued_two_Eff = 0.075779 
queue_avg = 20.461496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4615
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30369 n_act=999 n_pre=983 n_ref_event=0 n_req=15412 n_rd=13944 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.3913
n_activity=26744 dram_eff=0.741
bk0: 780a 43520i bk1: 800a 43666i bk2: 832a 43917i bk3: 824a 44137i bk4: 864a 44020i bk5: 872a 43626i bk6: 896a 42145i bk7: 888a 41552i bk8: 864a 42445i bk9: 888a 41890i bk10: 896a 42028i bk11: 888a 42178i bk12: 880a 41487i bk13: 896a 42189i bk14: 940a 42280i bk15: 936a 42164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935180
Row_Buffer_Locality_read = 0.959409
Row_Buffer_Locality_write = 0.705041
Bank_Level_Parallism = 5.719470
Bank_Level_Parallism_Col = 5.059165
Bank_Level_Parallism_Ready = 2.426928
write_to_read_ratio_blp_rw_average = 0.381753
GrpLevelPara = 2.969573 

BW Util details:
bwutil = 0.391280 
total_CMD = 50644 
util_bw = 19816 
Wasted_Col = 4533 
Wasted_Row = 561 
Idle = 25734 

BW Util Bottlenecks: 
RCDc_limit = 1864 
RCDWRc_limit = 733 
WTRc_limit = 2657 
RTWc_limit = 10254 
CCDLc_limit = 4334 
rwq = 0 
CCDLc_limit_alone = 2967 
WTRc_limit_alone = 2314 
RTWc_limit_alone = 9230 

Commands details: 
total_CMD = 50644 
n_nop = 30369 
Read = 13944 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 999 
n_pre = 983 
n_ref = 0 
n_req = 15412 
total_req = 19816 

Dual Bus Interface Util: 
issued_total_row = 1982 
issued_total_col = 19816 
Row_Bus_Util =  0.039136 
CoL_Bus_Util = 0.391280 
Either_Row_CoL_Bus_Util = 0.400344 
Issued_on_Two_Bus_Simul_Util = 0.030073 
issued_two_Eff = 0.075117 
queue_avg = 20.165527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30396 n_act=998 n_pre=982 n_ref_event=0 n_req=15400 n_rd=13932 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.391
n_activity=26851 dram_eff=0.7376
bk0: 772a 43844i bk1: 800a 43228i bk2: 832a 43793i bk3: 824a 44183i bk4: 864a 44023i bk5: 872a 44119i bk6: 896a 42584i bk7: 888a 42385i bk8: 864a 42285i bk9: 888a 41895i bk10: 896a 42618i bk11: 888a 42386i bk12: 880a 42019i bk13: 900a 42211i bk14: 940a 41787i bk15: 928a 42965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935195
Row_Buffer_Locality_read = 0.958513
Row_Buffer_Locality_write = 0.713896
Bank_Level_Parallism = 5.613557
Bank_Level_Parallism_Col = 4.949610
Bank_Level_Parallism_Ready = 2.402545
write_to_read_ratio_blp_rw_average = 0.377930
GrpLevelPara = 2.916127 

BW Util details:
bwutil = 0.391043 
total_CMD = 50644 
util_bw = 19804 
Wasted_Col = 4498 
Wasted_Row = 527 
Idle = 25815 

BW Util Bottlenecks: 
RCDc_limit = 1861 
RCDWRc_limit = 750 
WTRc_limit = 2579 
RTWc_limit = 9403 
CCDLc_limit = 4429 
rwq = 0 
CCDLc_limit_alone = 3079 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 8436 

Commands details: 
total_CMD = 50644 
n_nop = 30396 
Read = 13932 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 998 
n_pre = 982 
n_ref = 0 
n_req = 15400 
total_req = 19804 

Dual Bus Interface Util: 
issued_total_row = 1980 
issued_total_col = 19804 
Row_Bus_Util =  0.039096 
CoL_Bus_Util = 0.391043 
Either_Row_CoL_Bus_Util = 0.399810 
Issued_on_Two_Bus_Simul_Util = 0.030329 
issued_two_Eff = 0.075859 
queue_avg = 19.879314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8793
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30372 n_act=1054 n_pre=1038 n_ref_event=0 n_req=15396 n_rd=13928 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.391
n_activity=26814 dram_eff=0.7384
bk0: 768a 42528i bk1: 800a 43434i bk2: 832a 43540i bk3: 824a 43496i bk4: 864a 43843i bk5: 880a 43491i bk6: 892a 42655i bk7: 888a 41851i bk8: 864a 42017i bk9: 888a 40980i bk10: 896a 41893i bk11: 888a 41647i bk12: 880a 41181i bk13: 900a 41885i bk14: 936a 42664i bk15: 928a 42410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931541
Row_Buffer_Locality_read = 0.956993
Row_Buffer_Locality_write = 0.690054
Bank_Level_Parallism = 5.862173
Bank_Level_Parallism_Col = 5.171820
Bank_Level_Parallism_Ready = 2.523434
write_to_read_ratio_blp_rw_average = 0.386265
GrpLevelPara = 2.988128 

BW Util details:
bwutil = 0.390964 
total_CMD = 50644 
util_bw = 19800 
Wasted_Col = 4519 
Wasted_Row = 618 
Idle = 25707 

BW Util Bottlenecks: 
RCDc_limit = 1874 
RCDWRc_limit = 758 
WTRc_limit = 2464 
RTWc_limit = 10623 
CCDLc_limit = 4403 
rwq = 0 
CCDLc_limit_alone = 3002 
WTRc_limit_alone = 2094 
RTWc_limit_alone = 9592 

Commands details: 
total_CMD = 50644 
n_nop = 30372 
Read = 13928 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 1054 
n_pre = 1038 
n_ref = 0 
n_req = 15396 
total_req = 19800 

Dual Bus Interface Util: 
issued_total_row = 2092 
issued_total_col = 19800 
Row_Bus_Util =  0.041308 
CoL_Bus_Util = 0.390964 
Either_Row_CoL_Bus_Util = 0.400284 
Issued_on_Two_Bus_Simul_Util = 0.031988 
issued_two_Eff = 0.079913 
queue_avg = 19.998222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9982
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30368 n_act=1028 n_pre=1012 n_ref_event=0 n_req=15401 n_rd=13932 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3911
n_activity=26998 dram_eff=0.7337
bk0: 784a 43702i bk1: 792a 43543i bk2: 828a 43000i bk3: 824a 44402i bk4: 864a 43922i bk5: 888a 43630i bk6: 888a 42704i bk7: 888a 41625i bk8: 864a 42410i bk9: 888a 41464i bk10: 896a 41855i bk11: 888a 41739i bk12: 880a 41520i bk13: 896a 42400i bk14: 936a 42933i bk15: 928a 42579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933251
Row_Buffer_Locality_read = 0.959087
Row_Buffer_Locality_write = 0.688223
Bank_Level_Parallism = 5.677454
Bank_Level_Parallism_Col = 5.025769
Bank_Level_Parallism_Ready = 2.400798
write_to_read_ratio_blp_rw_average = 0.389490
GrpLevelPara = 2.950390 

BW Util details:
bwutil = 0.391122 
total_CMD = 50644 
util_bw = 19808 
Wasted_Col = 4627 
Wasted_Row = 625 
Idle = 25584 

BW Util Bottlenecks: 
RCDc_limit = 1859 
RCDWRc_limit = 691 
WTRc_limit = 2528 
RTWc_limit = 11518 
CCDLc_limit = 4792 
rwq = 0 
CCDLc_limit_alone = 3196 
WTRc_limit_alone = 2227 
RTWc_limit_alone = 10223 

Commands details: 
total_CMD = 50644 
n_nop = 30368 
Read = 13932 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 1028 
n_pre = 1012 
n_ref = 0 
n_req = 15401 
total_req = 19808 

Dual Bus Interface Util: 
issued_total_row = 2040 
issued_total_col = 19808 
Row_Bus_Util =  0.040281 
CoL_Bus_Util = 0.391122 
Either_Row_CoL_Bus_Util = 0.400363 
Issued_on_Two_Bus_Simul_Util = 0.031040 
issued_two_Eff = 0.077530 
queue_avg = 20.443941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30384 n_act=974 n_pre=958 n_ref_event=0 n_req=15384 n_rd=13916 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.3907
n_activity=26801 dram_eff=0.7383
bk0: 780a 43503i bk1: 796a 43807i bk2: 816a 43819i bk3: 824a 43967i bk4: 860a 43461i bk5: 884a 43279i bk6: 892a 43134i bk7: 888a 42064i bk8: 864a 43157i bk9: 888a 41158i bk10: 896a 42230i bk11: 888a 41950i bk12: 880a 41863i bk13: 896a 42521i bk14: 936a 43426i bk15: 928a 42450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936687
Row_Buffer_Locality_read = 0.960333
Row_Buffer_Locality_write = 0.712534
Bank_Level_Parallism = 5.631551
Bank_Level_Parallism_Col = 5.020433
Bank_Level_Parallism_Ready = 2.435971
write_to_read_ratio_blp_rw_average = 0.376560
GrpLevelPara = 2.923709 

BW Util details:
bwutil = 0.390727 
total_CMD = 50644 
util_bw = 19788 
Wasted_Col = 4360 
Wasted_Row = 694 
Idle = 25802 

BW Util Bottlenecks: 
RCDc_limit = 1718 
RCDWRc_limit = 749 
WTRc_limit = 2547 
RTWc_limit = 9285 
CCDLc_limit = 4167 
rwq = 0 
CCDLc_limit_alone = 2787 
WTRc_limit_alone = 2186 
RTWc_limit_alone = 8266 

Commands details: 
total_CMD = 50644 
n_nop = 30384 
Read = 13916 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 974 
n_pre = 958 
n_ref = 0 
n_req = 15384 
total_req = 19788 

Dual Bus Interface Util: 
issued_total_row = 1932 
issued_total_col = 19788 
Row_Bus_Util =  0.038149 
CoL_Bus_Util = 0.390727 
Either_Row_CoL_Bus_Util = 0.400047 
Issued_on_Two_Bus_Simul_Util = 0.028829 
issued_two_Eff = 0.072063 
queue_avg = 19.148962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.149
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30420 n_act=997 n_pre=981 n_ref_event=0 n_req=15364 n_rd=13896 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.3903
n_activity=26661 dram_eff=0.7415
bk0: 776a 43554i bk1: 800a 43957i bk2: 828a 44313i bk3: 824a 44269i bk4: 860a 43983i bk5: 880a 42840i bk6: 880a 42907i bk7: 888a 41681i bk8: 860a 41651i bk9: 880a 41500i bk10: 896a 41400i bk11: 888a 41755i bk12: 880a 41794i bk13: 888a 41803i bk14: 936a 42399i bk15: 932a 42363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935108
Row_Buffer_Locality_read = 0.959701
Row_Buffer_Locality_write = 0.702316
Bank_Level_Parallism = 5.791855
Bank_Level_Parallism_Col = 5.174284
Bank_Level_Parallism_Ready = 2.499545
write_to_read_ratio_blp_rw_average = 0.393273
GrpLevelPara = 2.983216 

BW Util details:
bwutil = 0.390333 
total_CMD = 50644 
util_bw = 19768 
Wasted_Col = 4368 
Wasted_Row = 640 
Idle = 25868 

BW Util Bottlenecks: 
RCDc_limit = 1859 
RCDWRc_limit = 687 
WTRc_limit = 2264 
RTWc_limit = 10237 
CCDLc_limit = 4149 
rwq = 0 
CCDLc_limit_alone = 2804 
WTRc_limit_alone = 2044 
RTWc_limit_alone = 9112 

Commands details: 
total_CMD = 50644 
n_nop = 30420 
Read = 13896 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 997 
n_pre = 981 
n_ref = 0 
n_req = 15364 
total_req = 19768 

Dual Bus Interface Util: 
issued_total_row = 1978 
issued_total_col = 19768 
Row_Bus_Util =  0.039057 
CoL_Bus_Util = 0.390333 
Either_Row_CoL_Bus_Util = 0.399337 
Issued_on_Two_Bus_Simul_Util = 0.030053 
issued_two_Eff = 0.075257 
queue_avg = 19.950872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9509
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30419 n_act=1020 n_pre=1004 n_ref_event=0 n_req=15349 n_rd=13880 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3901
n_activity=26769 dram_eff=0.738
bk0: 772a 43370i bk1: 792a 43915i bk2: 832a 44193i bk3: 824a 43620i bk4: 860a 44037i bk5: 880a 42406i bk6: 880a 42513i bk7: 888a 42508i bk8: 860a 42469i bk9: 880a 41608i bk10: 896a 41510i bk11: 888a 42180i bk12: 880a 41817i bk13: 880a 41847i bk14: 936a 42477i bk15: 932a 42809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933546
Row_Buffer_Locality_read = 0.958285
Row_Buffer_Locality_write = 0.699796
Bank_Level_Parallism = 5.692228
Bank_Level_Parallism_Col = 5.045802
Bank_Level_Parallism_Ready = 2.382314
write_to_read_ratio_blp_rw_average = 0.387497
GrpLevelPara = 2.938656 

BW Util details:
bwutil = 0.390096 
total_CMD = 50644 
util_bw = 19756 
Wasted_Col = 4630 
Wasted_Row = 626 
Idle = 25632 

BW Util Bottlenecks: 
RCDc_limit = 1916 
RCDWRc_limit = 735 
WTRc_limit = 2646 
RTWc_limit = 10721 
CCDLc_limit = 4753 
rwq = 0 
CCDLc_limit_alone = 3288 
WTRc_limit_alone = 2316 
RTWc_limit_alone = 9586 

Commands details: 
total_CMD = 50644 
n_nop = 30419 
Read = 13880 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 1020 
n_pre = 1004 
n_ref = 0 
n_req = 15349 
total_req = 19756 

Dual Bus Interface Util: 
issued_total_row = 2024 
issued_total_col = 19756 
Row_Bus_Util =  0.039965 
CoL_Bus_Util = 0.390096 
Either_Row_CoL_Bus_Util = 0.399356 
Issued_on_Two_Bus_Simul_Util = 0.030705 
issued_two_Eff = 0.076885 
queue_avg = 20.067886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0679
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30436 n_act=954 n_pre=938 n_ref_event=0 n_req=15349 n_rd=13880 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3901
n_activity=26727 dram_eff=0.7392
bk0: 768a 43864i bk1: 788a 43374i bk2: 832a 44494i bk3: 824a 44077i bk4: 864a 43762i bk5: 872a 42748i bk6: 888a 42153i bk7: 888a 42756i bk8: 864a 41285i bk9: 880a 41161i bk10: 896a 41335i bk11: 888a 42029i bk12: 880a 41754i bk13: 880a 42689i bk14: 936a 42866i bk15: 932a 42626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937846
Row_Buffer_Locality_read = 0.960231
Row_Buffer_Locality_write = 0.726344
Bank_Level_Parallism = 5.756243
Bank_Level_Parallism_Col = 5.161939
Bank_Level_Parallism_Ready = 2.437690
write_to_read_ratio_blp_rw_average = 0.392526
GrpLevelPara = 2.975412 

BW Util details:
bwutil = 0.390096 
total_CMD = 50644 
util_bw = 19756 
Wasted_Col = 4394 
Wasted_Row = 637 
Idle = 25857 

BW Util Bottlenecks: 
RCDc_limit = 1909 
RCDWRc_limit = 637 
WTRc_limit = 2163 
RTWc_limit = 10265 
CCDLc_limit = 4271 
rwq = 0 
CCDLc_limit_alone = 2835 
WTRc_limit_alone = 1906 
RTWc_limit_alone = 9086 

Commands details: 
total_CMD = 50644 
n_nop = 30436 
Read = 13880 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 954 
n_pre = 938 
n_ref = 0 
n_req = 15349 
total_req = 19756 

Dual Bus Interface Util: 
issued_total_row = 1892 
issued_total_col = 19756 
Row_Bus_Util =  0.037359 
CoL_Bus_Util = 0.390096 
Either_Row_CoL_Bus_Util = 0.399021 
Issued_on_Two_Bus_Simul_Util = 0.028434 
issued_two_Eff = 0.071259 
queue_avg = 19.657057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6571
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30433 n_act=989 n_pre=973 n_ref_event=0 n_req=15337 n_rd=13868 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3899
n_activity=26886 dram_eff=0.7344
bk0: 760a 43723i bk1: 796a 43407i bk2: 832a 42946i bk3: 824a 44156i bk4: 860a 42804i bk5: 872a 43550i bk6: 896a 41689i bk7: 880a 42813i bk8: 864a 42539i bk9: 880a 42257i bk10: 896a 42474i bk11: 888a 41942i bk12: 880a 42270i bk13: 880a 41440i bk14: 928a 41877i bk15: 932a 41784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935515
Row_Buffer_Locality_read = 0.959763
Row_Buffer_Locality_write = 0.706603
Bank_Level_Parallism = 5.784251
Bank_Level_Parallism_Col = 5.148665
Bank_Level_Parallism_Ready = 2.455277
write_to_read_ratio_blp_rw_average = 0.379100
GrpLevelPara = 2.910975 

BW Util details:
bwutil = 0.389859 
total_CMD = 50644 
util_bw = 19744 
Wasted_Col = 4549 
Wasted_Row = 597 
Idle = 25754 

BW Util Bottlenecks: 
RCDc_limit = 1858 
RCDWRc_limit = 658 
WTRc_limit = 2501 
RTWc_limit = 10185 
CCDLc_limit = 4764 
rwq = 0 
CCDLc_limit_alone = 3217 
WTRc_limit_alone = 2157 
RTWc_limit_alone = 8982 

Commands details: 
total_CMD = 50644 
n_nop = 30433 
Read = 13868 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 989 
n_pre = 973 
n_ref = 0 
n_req = 15337 
total_req = 19744 

Dual Bus Interface Util: 
issued_total_row = 1962 
issued_total_col = 19744 
Row_Bus_Util =  0.038741 
CoL_Bus_Util = 0.389859 
Either_Row_CoL_Bus_Util = 0.399080 
Issued_on_Two_Bus_Simul_Util = 0.029520 
issued_two_Eff = 0.073970 
queue_avg = 19.738291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7383
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30434 n_act=1019 n_pre=1003 n_ref_event=0 n_req=15341 n_rd=13872 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.3899
n_activity=26897 dram_eff=0.7342
bk0: 752a 43569i bk1: 800a 43071i bk2: 832a 44048i bk3: 824a 44222i bk4: 860a 43932i bk5: 872a 44032i bk6: 896a 42191i bk7: 880a 42665i bk8: 864a 41766i bk9: 880a 41295i bk10: 896a 41929i bk11: 888a 41305i bk12: 880a 41361i bk13: 888a 41790i bk14: 928a 42758i bk15: 932a 42616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933577
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.699796
Bank_Level_Parallism = 5.729989
Bank_Level_Parallism_Col = 5.090534
Bank_Level_Parallism_Ready = 2.437968
write_to_read_ratio_blp_rw_average = 0.387766
GrpLevelPara = 2.950464 

BW Util details:
bwutil = 0.389938 
total_CMD = 50644 
util_bw = 19748 
Wasted_Col = 4567 
Wasted_Row = 658 
Idle = 25671 

BW Util Bottlenecks: 
RCDc_limit = 2000 
RCDWRc_limit = 704 
WTRc_limit = 2425 
RTWc_limit = 11033 
CCDLc_limit = 4804 
rwq = 0 
CCDLc_limit_alone = 3117 
WTRc_limit_alone = 2079 
RTWc_limit_alone = 9692 

Commands details: 
total_CMD = 50644 
n_nop = 30434 
Read = 13872 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 1019 
n_pre = 1003 
n_ref = 0 
n_req = 15341 
total_req = 19748 

Dual Bus Interface Util: 
issued_total_row = 2022 
issued_total_col = 19748 
Row_Bus_Util =  0.039926 
CoL_Bus_Util = 0.389938 
Either_Row_CoL_Bus_Util = 0.399060 
Issued_on_Two_Bus_Simul_Util = 0.030803 
issued_two_Eff = 0.077190 
queue_avg = 19.680910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6809
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30454 n_act=1032 n_pre=1016 n_ref_event=0 n_req=15298 n_rd=13830 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.389
n_activity=26842 dram_eff=0.734
bk0: 760a 43775i bk1: 796a 44110i bk2: 832a 43316i bk3: 812a 44370i bk4: 842a 43487i bk5: 880a 43575i bk6: 896a 42626i bk7: 880a 41444i bk8: 864a 41442i bk9: 880a 40979i bk10: 896a 41949i bk11: 888a 40882i bk12: 868a 41699i bk13: 880a 41526i bk14: 928a 42271i bk15: 928a 42818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932540
Row_Buffer_Locality_read = 0.958641
Row_Buffer_Locality_write = 0.686648
Bank_Level_Parallism = 5.817741
Bank_Level_Parallism_Col = 5.170124
Bank_Level_Parallism_Ready = 2.437621
write_to_read_ratio_blp_rw_average = 0.391130
GrpLevelPara = 2.951623 

BW Util details:
bwutil = 0.389029 
total_CMD = 50644 
util_bw = 19702 
Wasted_Col = 4622 
Wasted_Row = 657 
Idle = 25663 

BW Util Bottlenecks: 
RCDc_limit = 1991 
RCDWRc_limit = 784 
WTRc_limit = 2313 
RTWc_limit = 11315 
CCDLc_limit = 4834 
rwq = 0 
CCDLc_limit_alone = 3121 
WTRc_limit_alone = 2010 
RTWc_limit_alone = 9905 

Commands details: 
total_CMD = 50644 
n_nop = 30454 
Read = 13830 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 1032 
n_pre = 1016 
n_ref = 0 
n_req = 15298 
total_req = 19702 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 19702 
Row_Bus_Util =  0.040439 
CoL_Bus_Util = 0.389029 
Either_Row_CoL_Bus_Util = 0.398665 
Issued_on_Two_Bus_Simul_Util = 0.030803 
issued_two_Eff = 0.077266 
queue_avg = 19.843792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8438
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30466 n_act=1010 n_pre=994 n_ref_event=0 n_req=15298 n_rd=13832 n_rd_L2_A=0 n_write=0 n_wr_bk=5864 bw_util=0.3889
n_activity=26937 dram_eff=0.7312
bk0: 764a 43650i bk1: 784a 43997i bk2: 824a 43587i bk3: 816a 43554i bk4: 840a 44908i bk5: 880a 42663i bk6: 896a 41796i bk7: 888a 42158i bk8: 864a 41768i bk9: 880a 41718i bk10: 896a 42411i bk11: 888a 42026i bk12: 868a 41761i bk13: 884a 41730i bk14: 932a 42332i bk15: 928a 42841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933978
Row_Buffer_Locality_read = 0.959442
Row_Buffer_Locality_write = 0.693724
Bank_Level_Parallism = 5.722501
Bank_Level_Parallism_Col = 5.086859
Bank_Level_Parallism_Ready = 2.353067
write_to_read_ratio_blp_rw_average = 0.387318
GrpLevelPara = 2.926692 

BW Util details:
bwutil = 0.388911 
total_CMD = 50644 
util_bw = 19696 
Wasted_Col = 4504 
Wasted_Row = 737 
Idle = 25707 

BW Util Bottlenecks: 
RCDc_limit = 1786 
RCDWRc_limit = 675 
WTRc_limit = 2498 
RTWc_limit = 10290 
CCDLc_limit = 4260 
rwq = 0 
CCDLc_limit_alone = 3026 
WTRc_limit_alone = 2198 
RTWc_limit_alone = 9356 

Commands details: 
total_CMD = 50644 
n_nop = 30466 
Read = 13832 
Write = 0 
L2_Alloc = 0 
L2_WB = 5864 
n_act = 1010 
n_pre = 994 
n_ref = 0 
n_req = 15298 
total_req = 19696 

Dual Bus Interface Util: 
issued_total_row = 2004 
issued_total_col = 19696 
Row_Bus_Util =  0.039570 
CoL_Bus_Util = 0.388911 
Either_Row_CoL_Bus_Util = 0.398428 
Issued_on_Two_Bus_Simul_Util = 0.030053 
issued_two_Eff = 0.075429 
queue_avg = 19.726286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7263
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30323 n_act=1025 n_pre=1009 n_ref_event=0 n_req=15465 n_rd=13992 n_rd_L2_A=0 n_write=0 n_wr_bk=5890 bw_util=0.3926
n_activity=27053 dram_eff=0.7349
bk0: 796a 43925i bk1: 792a 43926i bk2: 832a 44005i bk3: 824a 43607i bk4: 880a 44160i bk5: 880a 42960i bk6: 896a 42162i bk7: 888a 42153i bk8: 896a 42782i bk9: 880a 41722i bk10: 896a 42112i bk11: 888a 41910i bk12: 904a 41595i bk13: 888a 42545i bk14: 924a 42871i bk15: 928a 42579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933721
Row_Buffer_Locality_read = 0.959048
Row_Buffer_Locality_write = 0.693143
Bank_Level_Parallism = 5.629975
Bank_Level_Parallism_Col = 4.976978
Bank_Level_Parallism_Ready = 2.433910
write_to_read_ratio_blp_rw_average = 0.384261
GrpLevelPara = 2.900817 

BW Util details:
bwutil = 0.392584 
total_CMD = 50644 
util_bw = 19882 
Wasted_Col = 4425 
Wasted_Row = 694 
Idle = 25643 

BW Util Bottlenecks: 
RCDc_limit = 1779 
RCDWRc_limit = 713 
WTRc_limit = 2305 
RTWc_limit = 9409 
CCDLc_limit = 4145 
rwq = 0 
CCDLc_limit_alone = 2920 
WTRc_limit_alone = 2006 
RTWc_limit_alone = 8483 

Commands details: 
total_CMD = 50644 
n_nop = 30323 
Read = 13992 
Write = 0 
L2_Alloc = 0 
L2_WB = 5890 
n_act = 1025 
n_pre = 1009 
n_ref = 0 
n_req = 15465 
total_req = 19882 

Dual Bus Interface Util: 
issued_total_row = 2034 
issued_total_col = 19882 
Row_Bus_Util =  0.040163 
CoL_Bus_Util = 0.392584 
Either_Row_CoL_Bus_Util = 0.401252 
Issued_on_Two_Bus_Simul_Util = 0.031494 
issued_two_Eff = 0.078490 
queue_avg = 19.981794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9818
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30293 n_act=1063 n_pre=1047 n_ref_event=0 n_req=15451 n_rd=13983 n_rd_L2_A=0 n_write=0 n_wr_bk=5872 bw_util=0.3921
n_activity=27146 dram_eff=0.7314
bk0: 792a 43556i bk1: 800a 43275i bk2: 824a 43421i bk3: 824a 43396i bk4: 883a 43026i bk5: 880a 42661i bk6: 880a 41974i bk7: 888a 41603i bk8: 896a 41384i bk9: 880a 41084i bk10: 896a 41864i bk11: 888a 41488i bk12: 904a 42665i bk13: 888a 41956i bk14: 932a 43216i bk15: 928a 42803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931202
Row_Buffer_Locality_read = 0.957377
Row_Buffer_Locality_write = 0.681880
Bank_Level_Parallism = 5.797347
Bank_Level_Parallism_Col = 5.138479
Bank_Level_Parallism_Ready = 2.475800
write_to_read_ratio_blp_rw_average = 0.397149
GrpLevelPara = 2.968986 

BW Util details:
bwutil = 0.392050 
total_CMD = 50644 
util_bw = 19855 
Wasted_Col = 4686 
Wasted_Row = 709 
Idle = 25394 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 783 
WTRc_limit = 2370 
RTWc_limit = 11394 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 3094 
WTRc_limit_alone = 2077 
RTWc_limit_alone = 10172 

Commands details: 
total_CMD = 50644 
n_nop = 30293 
Read = 13983 
Write = 0 
L2_Alloc = 0 
L2_WB = 5872 
n_act = 1063 
n_pre = 1047 
n_ref = 0 
n_req = 15451 
total_req = 19855 

Dual Bus Interface Util: 
issued_total_row = 2110 
issued_total_col = 19855 
Row_Bus_Util =  0.041663 
CoL_Bus_Util = 0.392050 
Either_Row_CoL_Bus_Util = 0.401844 
Issued_on_Two_Bus_Simul_Util = 0.031870 
issued_two_Eff = 0.079308 
queue_avg = 20.156662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1567
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30316 n_act=1014 n_pre=998 n_ref_event=0 n_req=15447 n_rd=13976 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.3921
n_activity=27083 dram_eff=0.7333
bk0: 792a 43292i bk1: 800a 43170i bk2: 824a 43411i bk3: 824a 43926i bk4: 888a 43730i bk5: 876a 42521i bk6: 880a 41569i bk7: 888a 42381i bk8: 896a 41107i bk9: 880a 41887i bk10: 892a 41065i bk11: 888a 41336i bk12: 904a 41876i bk13: 888a 41671i bk14: 932a 42666i bk15: 924a 42324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934356
Row_Buffer_Locality_read = 0.958786
Row_Buffer_Locality_write = 0.702243
Bank_Level_Parallism = 5.847270
Bank_Level_Parallism_Col = 5.176110
Bank_Level_Parallism_Ready = 2.501913
write_to_read_ratio_blp_rw_average = 0.395172
GrpLevelPara = 2.941432 

BW Util details:
bwutil = 0.392149 
total_CMD = 50644 
util_bw = 19860 
Wasted_Col = 4843 
Wasted_Row = 577 
Idle = 25364 

BW Util Bottlenecks: 
RCDc_limit = 1895 
RCDWRc_limit = 790 
WTRc_limit = 2686 
RTWc_limit = 12478 
CCDLc_limit = 5225 
rwq = 0 
CCDLc_limit_alone = 3328 
WTRc_limit_alone = 2355 
RTWc_limit_alone = 10912 

Commands details: 
total_CMD = 50644 
n_nop = 30316 
Read = 13976 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 1014 
n_pre = 998 
n_ref = 0 
n_req = 15447 
total_req = 19860 

Dual Bus Interface Util: 
issued_total_row = 2012 
issued_total_col = 19860 
Row_Bus_Util =  0.039728 
CoL_Bus_Util = 0.392149 
Either_Row_CoL_Bus_Util = 0.401390 
Issued_on_Two_Bus_Simul_Util = 0.030487 
issued_two_Eff = 0.075954 
queue_avg = 20.726877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7269
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30351 n_act=997 n_pre=981 n_ref_event=0 n_req=15443 n_rd=13972 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.3921
n_activity=26988 dram_eff=0.7357
bk0: 792a 43609i bk1: 788a 43336i bk2: 824a 44359i bk3: 824a 44114i bk4: 892a 42908i bk5: 876a 43108i bk6: 880a 41777i bk7: 888a 42592i bk8: 896a 42212i bk9: 880a 41110i bk10: 888a 42122i bk11: 888a 41367i bk12: 904a 42406i bk13: 888a 42786i bk14: 936a 42720i bk15: 928a 42499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935440
Row_Buffer_Locality_read = 0.959133
Row_Buffer_Locality_write = 0.710401
Bank_Level_Parallism = 5.664471
Bank_Level_Parallism_Col = 5.027711
Bank_Level_Parallism_Ready = 2.434579
write_to_read_ratio_blp_rw_average = 0.382522
GrpLevelPara = 2.923764 

BW Util details:
bwutil = 0.392070 
total_CMD = 50644 
util_bw = 19856 
Wasted_Col = 4709 
Wasted_Row = 631 
Idle = 25448 

BW Util Bottlenecks: 
RCDc_limit = 1843 
RCDWRc_limit = 795 
WTRc_limit = 2525 
RTWc_limit = 10562 
CCDLc_limit = 4726 
rwq = 0 
CCDLc_limit_alone = 3173 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 9360 

Commands details: 
total_CMD = 50644 
n_nop = 30351 
Read = 13972 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 997 
n_pre = 981 
n_ref = 0 
n_req = 15443 
total_req = 19856 

Dual Bus Interface Util: 
issued_total_row = 1978 
issued_total_col = 19856 
Row_Bus_Util =  0.039057 
CoL_Bus_Util = 0.392070 
Either_Row_CoL_Bus_Util = 0.400699 
Issued_on_Two_Bus_Simul_Util = 0.030428 
issued_two_Eff = 0.075938 
queue_avg = 20.547527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5475
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30336 n_act=981 n_pre=965 n_ref_event=0 n_req=15455 n_rd=13984 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.3923
n_activity=26881 dram_eff=0.7391
bk0: 800a 44205i bk1: 800a 43671i bk2: 824a 43672i bk3: 820a 43312i bk4: 892a 43684i bk5: 872a 43458i bk6: 884a 41722i bk7: 888a 41529i bk8: 896a 41908i bk9: 880a 41121i bk10: 888a 41590i bk11: 888a 41439i bk12: 904a 43183i bk13: 888a 42493i bk14: 932a 43550i bk15: 928a 42232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936525
Row_Buffer_Locality_read = 0.959668
Row_Buffer_Locality_write = 0.716519
Bank_Level_Parallism = 5.719600
Bank_Level_Parallism_Col = 5.110435
Bank_Level_Parallism_Ready = 2.394806
write_to_read_ratio_blp_rw_average = 0.373394
GrpLevelPara = 2.965476 

BW Util details:
bwutil = 0.392307 
total_CMD = 50644 
util_bw = 19868 
Wasted_Col = 4529 
Wasted_Row = 603 
Idle = 25644 

BW Util Bottlenecks: 
RCDc_limit = 1735 
RCDWRc_limit = 755 
WTRc_limit = 3072 
RTWc_limit = 10344 
CCDLc_limit = 4757 
rwq = 0 
CCDLc_limit_alone = 3028 
WTRc_limit_alone = 2644 
RTWc_limit_alone = 9043 

Commands details: 
total_CMD = 50644 
n_nop = 30336 
Read = 13984 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 981 
n_pre = 965 
n_ref = 0 
n_req = 15455 
total_req = 19868 

Dual Bus Interface Util: 
issued_total_row = 1946 
issued_total_col = 19868 
Row_Bus_Util =  0.038425 
CoL_Bus_Util = 0.392307 
Either_Row_CoL_Bus_Util = 0.400995 
Issued_on_Two_Bus_Simul_Util = 0.029737 
issued_two_Eff = 0.074158 
queue_avg = 19.819386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8194
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50644 n_nop=30320 n_act=993 n_pre=977 n_ref_event=0 n_req=15431 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.3918
n_activity=26885 dram_eff=0.7381
bk0: 796a 43552i bk1: 800a 43659i bk2: 824a 43688i bk3: 824a 43936i bk4: 888a 43301i bk5: 872a 43347i bk6: 880a 41783i bk7: 888a 42104i bk8: 892a 42044i bk9: 868a 42164i bk10: 888a 41915i bk11: 888a 41175i bk12: 904a 41854i bk13: 888a 42336i bk14: 932a 43350i bk15: 928a 41691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935649
Row_Buffer_Locality_read = 0.959599
Row_Buffer_Locality_write = 0.708362
Bank_Level_Parallism = 5.738520
Bank_Level_Parallism_Col = 5.126288
Bank_Level_Parallism_Ready = 2.391252
write_to_read_ratio_blp_rw_average = 0.391313
GrpLevelPara = 2.953499 

BW Util details:
bwutil = 0.391833 
total_CMD = 50644 
util_bw = 19844 
Wasted_Col = 4593 
Wasted_Row = 628 
Idle = 25579 

BW Util Bottlenecks: 
RCDc_limit = 1896 
RCDWRc_limit = 727 
WTRc_limit = 1957 
RTWc_limit = 11744 
CCDLc_limit = 4752 
rwq = 0 
CCDLc_limit_alone = 3051 
WTRc_limit_alone = 1722 
RTWc_limit_alone = 10278 

Commands details: 
total_CMD = 50644 
n_nop = 30320 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 993 
n_pre = 977 
n_ref = 0 
n_req = 15431 
total_req = 19844 

Dual Bus Interface Util: 
issued_total_row = 1970 
issued_total_col = 19844 
Row_Bus_Util =  0.038899 
CoL_Bus_Util = 0.391833 
Either_Row_CoL_Bus_Util = 0.401311 
Issued_on_Two_Bus_Simul_Util = 0.029421 
issued_two_Eff = 0.073312 
queue_avg = 20.359055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21427, Miss = 7790, Miss_rate = 0.364, Pending_hits = 263, Reservation_fails = 424
L2_cache_bank[1]: Access = 20555, Miss = 7680, Miss_rate = 0.374, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[2]: Access = 21221, Miss = 7776, Miss_rate = 0.366, Pending_hits = 248, Reservation_fails = 184
L2_cache_bank[3]: Access = 20569, Miss = 7676, Miss_rate = 0.373, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[4]: Access = 21279, Miss = 7710, Miss_rate = 0.362, Pending_hits = 245, Reservation_fails = 173
L2_cache_bank[5]: Access = 20620, Miss = 7676, Miss_rate = 0.372, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[6]: Access = 21164, Miss = 7664, Miss_rate = 0.362, Pending_hits = 244, Reservation_fails = 526
L2_cache_bank[7]: Access = 20537, Miss = 7680, Miss_rate = 0.374, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[8]: Access = 21320, Miss = 7663, Miss_rate = 0.359, Pending_hits = 243, Reservation_fails = 285
L2_cache_bank[9]: Access = 20608, Miss = 7676, Miss_rate = 0.372, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[10]: Access = 20520, Miss = 7656, Miss_rate = 0.373, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[11]: Access = 20577, Miss = 7668, Miss_rate = 0.373, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[12]: Access = 20621, Miss = 7656, Miss_rate = 0.371, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[13]: Access = 20548, Miss = 7664, Miss_rate = 0.373, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[14]: Access = 20549, Miss = 7648, Miss_rate = 0.372, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[15]: Access = 20620, Miss = 7660, Miss_rate = 0.371, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[16]: Access = 20665, Miss = 7636, Miss_rate = 0.370, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[17]: Access = 20543, Miss = 7668, Miss_rate = 0.373, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[18]: Access = 20587, Miss = 7644, Miss_rate = 0.371, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[19]: Access = 20598, Miss = 7664, Miss_rate = 0.372, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[20]: Access = 20637, Miss = 7628, Miss_rate = 0.370, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[21]: Access = 20639, Miss = 7664, Miss_rate = 0.371, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[22]: Access = 20536, Miss = 7620, Miss_rate = 0.371, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[23]: Access = 20550, Miss = 7652, Miss_rate = 0.372, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[24]: Access = 20656, Miss = 7620, Miss_rate = 0.369, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[25]: Access = 20625, Miss = 7636, Miss_rate = 0.370, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[26]: Access = 20577, Miss = 7632, Miss_rate = 0.371, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[27]: Access = 20611, Miss = 7624, Miss_rate = 0.370, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[28]: Access = 20575, Miss = 7620, Miss_rate = 0.370, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[29]: Access = 20557, Miss = 7624, Miss_rate = 0.371, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[30]: Access = 20595, Miss = 7612, Miss_rate = 0.370, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[31]: Access = 20607, Miss = 7636, Miss_rate = 0.371, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[32]: Access = 20573, Miss = 7590, Miss_rate = 0.369, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[33]: Access = 20595, Miss = 7616, Miss_rate = 0.370, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[34]: Access = 20576, Miss = 7588, Miss_rate = 0.369, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[35]: Access = 20609, Miss = 7620, Miss_rate = 0.370, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[36]: Access = 20569, Miss = 7728, Miss_rate = 0.376, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[37]: Access = 20564, Miss = 7640, Miss_rate = 0.372, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[38]: Access = 20828, Miss = 7679, Miss_rate = 0.369, Pending_hits = 218, Reservation_fails = 139
L2_cache_bank[39]: Access = 20619, Miss = 7648, Miss_rate = 0.371, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[40]: Access = 20612, Miss = 7680, Miss_rate = 0.373, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[41]: Access = 20628, Miss = 7640, Miss_rate = 0.370, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[42]: Access = 20640, Miss = 7684, Miss_rate = 0.372, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[43]: Access = 20606, Miss = 7632, Miss_rate = 0.370, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[44]: Access = 20517, Miss = 7692, Miss_rate = 0.375, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[45]: Access = 20554, Miss = 7636, Miss_rate = 0.372, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[46]: Access = 20631, Miss = 7676, Miss_rate = 0.372, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[47]: Access = 20625, Miss = 7628, Miss_rate = 0.370, Pending_hits = 215, Reservation_fails = 0
L2_total_cache_accesses = 992039
L2_total_cache_misses = 367500
L2_total_cache_miss_rate = 0.3704
L2_total_cache_pending_hits = 10678
L2_total_cache_reservation_fails = 1731
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 83675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 251015
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 150
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3044
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1442
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 464385
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 139
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 150
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1442
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=992039
icnt_total_pkts_simt_to_mem=989559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 179.544
	minimum = 5
	maximum = 1166
Network latency average = 143.746
	minimum = 5
	maximum = 769
Slowest packet = 706447
Flit latency average = 143.746
	minimum = 5
	maximum = 769
Slowest flit = 1035077
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.376502
	minimum = 0.342254 (at node 50)
	maximum = 0.432227 (at node 13)
Accepted packet rate average = 0.376502
	minimum = 0.342254 (at node 50)
	maximum = 0.432851 (at node 13)
Injected flit rate average = 0.376502
	minimum = 0.342254 (at node 50)
	maximum = 0.432227 (at node 13)
Accepted flit rate average= 0.376502
	minimum = 0.342254 (at node 50)
	maximum = 0.432851 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 121.241 (2 samples)
	minimum = 5 (2 samples)
	maximum = 916.5 (2 samples)
Network latency average = 96.9571 (2 samples)
	minimum = 5 (2 samples)
	maximum = 649 (2 samples)
Flit latency average = 96.9571 (2 samples)
	minimum = 5 (2 samples)
	maximum = 649 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.309839 (2 samples)
	minimum = 0.281915 (2 samples)
	maximum = 0.35553 (2 samples)
Accepted packet rate average = 0.309839 (2 samples)
	minimum = 0.281915 (2 samples)
	maximum = 0.356418 (2 samples)
Injected flit rate average = 0.309839 (2 samples)
	minimum = 0.281915 (2 samples)
	maximum = 0.35553 (2 samples)
Accepted flit rate average = 0.309839 (2 samples)
	minimum = 0.281915 (2 samples)
	maximum = 0.356418 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 13 sec (1153 sec)
gpgpu_simulation_rate = 140109 (inst/sec)
gpgpu_simulation_rate = 62 (cycle/sec)
Training done
GPGPU-Sim: *** exit detected ***
