<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu208.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="inst_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inst_mem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sopc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sopc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sopc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sopc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sopc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sopc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sopc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sopc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sopc_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sopc_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sopc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sopc_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sopc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sopc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="src_mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="src_mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="src_mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sopc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sopc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_sopc_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sopc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479836589" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479836589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479836929" xil_pn:in_ck="1432324544820387315" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479836929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="data_mem.vhd"/>
      <outfile xil_pn:name="ex_mem.vhd"/>
      <outfile xil_pn:name="extend.vhd"/>
      <outfile xil_pn:name="forward_mux.vhd"/>
      <outfile xil_pn:name="forwarding_unit.vhd"/>
      <outfile xil_pn:name="id_ex.vhd"/>
      <outfile xil_pn:name="if_id.vhd"/>
      <outfile xil_pn:name="inst_mem.vhd"/>
      <outfile xil_pn:name="mem_wb.vhd"/>
      <outfile xil_pn:name="pc_adder.vhd"/>
      <outfile xil_pn:name="pc_reg.vhd"/>
      <outfile xil_pn:name="ram2.vhd"/>
      <outfile xil_pn:name="registers.vhd"/>
      <outfile xil_pn:name="sopc.vhd"/>
      <outfile xil_pn:name="src_mux.vhd"/>
      <outfile xil_pn:name="test_sopc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479836589" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2809331785636231498" xil_pn:start_ts="1479836589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479836589" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="870443998863472076" xil_pn:start_ts="1479836589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479836589" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5339042534122801522" xil_pn:start_ts="1479836589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479836932" xil_pn:in_ck="1432324544820387315" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479836932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="data_mem.vhd"/>
      <outfile xil_pn:name="ex_mem.vhd"/>
      <outfile xil_pn:name="extend.vhd"/>
      <outfile xil_pn:name="forward_mux.vhd"/>
      <outfile xil_pn:name="forwarding_unit.vhd"/>
      <outfile xil_pn:name="id_ex.vhd"/>
      <outfile xil_pn:name="if_id.vhd"/>
      <outfile xil_pn:name="inst_mem.vhd"/>
      <outfile xil_pn:name="mem_wb.vhd"/>
      <outfile xil_pn:name="pc_adder.vhd"/>
      <outfile xil_pn:name="pc_reg.vhd"/>
      <outfile xil_pn:name="ram2.vhd"/>
      <outfile xil_pn:name="registers.vhd"/>
      <outfile xil_pn:name="sopc.vhd"/>
      <outfile xil_pn:name="src_mux.vhd"/>
      <outfile xil_pn:name="test_sopc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479836938" xil_pn:in_ck="1432324544820387315" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2947441576048354058" xil_pn:start_ts="1479836932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_sopc_beh.prj"/>
      <outfile xil_pn:name="test_sopc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479836938" xil_pn:in_ck="1997220701521884041" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8207986936248468643" xil_pn:start_ts="1479836938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_sopc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2160542648033558374" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5339042534122801522" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6497284418465927464" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479821461" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6494775372721137320" xil_pn:start_ts="1479821461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479833455" xil_pn:in_ck="5716075684489765647" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8347832099114562581" xil_pn:start_ts="1479833437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sopc.lso"/>
      <outfile xil_pn:name="sopc.ngc"/>
      <outfile xil_pn:name="sopc.ngr"/>
      <outfile xil_pn:name="sopc.prj"/>
      <outfile xil_pn:name="sopc.stx"/>
      <outfile xil_pn:name="sopc.syr"/>
      <outfile xil_pn:name="sopc.xst"/>
      <outfile xil_pn:name="sopc_stx_beh.prj"/>
      <outfile xil_pn:name="sopc_vhdl.prj"/>
      <outfile xil_pn:name="sopc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479807260" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8255287077912452109" xil_pn:start_ts="1479807260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
