s3c_pm_do_save	,	F_27
exynos5_epll_set_rate	,	F_17
parent	,	V_25
PLL46XX_PDIV_MASK	,	V_31
aclk_333	,	V_56
exynos5_clk_vpllsrc	,	V_66
EXYNOS5_CLKGATE_BLOCK	,	V_11
EXYNOS5_CLKGATE_IP_GPS	,	V_13
enable	,	V_2
tmp	,	V_21
exynos5_clk_aclk_333	,	V_81
exynos5_clks	,	V_93
clk_put	,	F_34
xtal	,	V_52
ARRAY_SIZE	,	F_21
s5p_get_pll36xx	,	F_35
aclk_200	,	V_58
clk	,	V_1
"%s: Invalid Clock EPLL Frequency\n"	,	L_2
aclk_166	,	V_59
clk_fout_apll	,	V_69
EXYNOS5_EPLL_LOCK	,	V_38
"xtal"	,	L_4
clk_set_parent	,	F_36
exynos5_clk_sclk_apll	,	V_89
__func__	,	V_37
EXYNOS5_CLKSRC_MASK_TOP	,	V_3
exynos5_clk_ip_gen_ctrl	,	F_11
"%s: registering clocks\n"	,	L_3
exynos5_clk_aclk_166	,	V_84
clkdev_add_table	,	F_44
pr_err	,	F_19
exynos5_clk_aclk_200	,	V_83
exynos5_clk_ip_core_ctrl	,	F_7
s3c_register_clocks	,	F_42
exynos5_clk_aclk_66	,	V_85
epll	,	V_49
exynos5_clk_ip_peris_ctrl	,	F_15
exynos5_clksrc_mask_top_ctrl	,	F_1
epll_div	,	V_35
PLL46XX_MDIV_MASK	,	V_29
EXYNOS5_CLKGATE_IP_FSYS	,	V_10
__init_or_cpufreq	,	T_1
mout_cdrex	,	V_54
exynos5_epll_ops	,	V_86
EXYNOS5_CLKSRC_MASK_PERIC0	,	V_7
EXYNOS5_CLKGATE_IP_GEN	,	V_12
exynos5_clock_save	,	V_43
mpll	,	V_48
exynos5_sclk_tv	,	V_95
EXYNOS5_CLKGATE_IP_CORE	,	V_8
epll_con	,	V_18
EXYNOS5_VPLL_CON0	,	V_67
__raw_writel	,	F_23
exynos5_init_clocks_off	,	V_99
EXYNOS5_VPLL_CON1	,	V_68
exynos5_clock_suspend	,	F_26
exynos5_clk_aclk_acp	,	V_90
__raw_readl	,	F_20
exynos5_clk_cdrex	,	V_79
"ACLK166=%ld, ACLK66=%ld\n"	,	L_10
bpll	,	V_46
exynos5_clksrc_mask_gscl_ctrl	,	F_5
EXYNOS5_CLKGATE_IP_PERIC	,	V_15
i	,	V_20
epll_rate	,	V_22
clk_fout_vpll	,	V_76
lockcnt	,	V_24
exynos5_clock_resume	,	F_28
"ACLK333=%ld, ACLK266=%ld, ACLK200=%ld\n"	,	L_9
EINVAL	,	V_27
exynos5_clk_mout_epll	,	V_87
s5p_gatectrl	,	F_2
PLL46XX_PDIV_SHIFT	,	V_32
EXYNOS5_CLKGATE_IP_PERIS	,	V_16
clk_fout_cpll	,	V_73
exynos5_clock_syscore_ops	,	V_101
__init	,	T_2
exynos5_clk_aclk_266	,	V_82
exynos5_clk_block_ctrl	,	F_10
s3c_pm_do_restore_core	,	F_29
exynos5_setup_clocks	,	F_30
exynos5_sysclks	,	V_94
EXYNOS5_CPLL_CON0	,	V_64
s3c24xx_register_clocks	,	F_40
cpll	,	V_47
EXYNOS5_CLKSRC_MASK_GSCL	,	V_6
EXYNOS5_CLKGATE_IP_DISP1	,	V_9
exynos5_clk_ip_fsys_ctrl	,	F_9
exynos5_clk_pclk_acp	,	V_91
vpllsrc	,	V_51
exynos5_clksrc_cdev	,	V_96
vpll	,	V_50
"EXYNOS5: ARMCLK=%ld, CDREX=%ld, ACLK400=%ld\n"	,	L_8
xtal_clk	,	V_44
exynos5_clk_ip_mfc_ctrl	,	F_13
"%s: xtal is %ld\n"	,	L_5
exynos5_clk_ip_peric_ctrl	,	F_14
exynos5_fout_apll_ops	,	V_71
exynos5_clk_cdev	,	V_98
aclk_400	,	V_55
exynos5_clksrcs	,	V_92
s3c_register_clksrc	,	F_41
locktime	,	V_23
exynos5_clksrc_mask_peric0_ctrl	,	F_6
s3c_set_clksrc	,	F_38
PLL46XX_SDIV_SHIFT	,	V_34
"EXYNOS5: PLL settings, A=%ld, B=%ld, C=%ld\n"	,	L_6
exynos5_register_clocks	,	F_39
exynos5_init_clocks_on	,	V_97
clk_get_rate	,	F_18
ops	,	V_70
s3c_pwmclk_init	,	F_46
clk_fout_epll	,	V_75
EXYNOS5_MPLL_CON0	,	V_65
exynos5_clk_aclk_400	,	V_80
EXYNOS5_BPLL_CON0	,	V_63
name	,	V_88
armclk	,	V_53
s3c_disable_clocks	,	F_43
PLL46XX_MDIV_SHIFT	,	V_30
"Unable to set parent %s of clock %s.\n"	,	L_11
clk_set_rate	,	F_37
apll	,	V_45
KERN_INFO	,	V_77
BUG_ON	,	F_32
clk_fout_bpll	,	V_72
printk	,	F_22
clk_fout_mpll	,	V_74
exynos5_fout_apll_get_rate	,	F_24
PLL46XX_SDIV_MASK	,	V_33
aclk_66	,	V_60
EXYNOS5_CLKSRC_MASK_FSYS	,	V_5
exynos5_clk_ip_gps_ctrl	,	F_12
clk_ext_xtal_mux	,	V_26
EXYNOS5_CLKGATE_IP_MFC	,	V_14
rate	,	V_17
exynos5_clksrc_mask_fsys_ctrl	,	F_4
epll_con_k	,	V_19
"Invalid Clock : recommended clock is 24MHz.\n"	,	L_1
clk_get	,	F_31
exynos5_clk_armclk	,	V_78
s5p_get_pll35xx	,	F_25
aclk_266	,	V_57
EXYNOS5_APLL_CON0	,	V_42
exynos5_epll_get_rate	,	F_16
xtal_rate	,	V_41
EXYNOS5_CLKSRC_MASK_DISP1_0	,	V_4
ptr	,	V_61
exynos5_clk_lookup	,	V_100
EXYNOS5_EPLL_CON0	,	V_28
"M=%ld, E=%ld V=%ld"	,	L_7
EXYNOS5_EPLL_CON1	,	V_39
EXYNOS5_EPLLCON0_LOCKED_SHIFT	,	V_40
exynos5_clksrc_mask_disp1_0_ctrl	,	F_3
KERN_ERR	,	V_36
exynos5_clk_ip_disp1_ctrl	,	F_8
KERN_DEBUG	,	V_62
register_syscore_ops	,	F_45
IS_ERR	,	F_33
