{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571689209891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571689209896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 16:20:09 2019 " "Processing started: Mon Oct 21 16:20:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571689209896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571689209896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_ALU -c Lab4_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_ALU -c Lab4_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571689209896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571689210321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571689210322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ALU " "Found entity 1: Lab4_ALU" {  } { { "Lab4_ALU.bdf" "" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571689219514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571689219514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_ALU " "Elaborating entity \"Lab4_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571689219553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst4 " "Elaborating entity \"74283\" for hierarchy \"74283:inst4\"" {  } { { "Lab4_ALU.bdf" "inst4" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { { 400 496 600 576 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst4 " "Elaborated megafunction instantiation \"74283:inst4\"" {  } { { "Lab4_ALU.bdf" "" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { { 400 496 600 576 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst4\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"74283:inst4\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst4\|f74283:sub 74283:inst4 " "Elaborated megafunction instantiation \"74283:inst4\|f74283:sub\", which is child of megafunction instantiation \"74283:inst4\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Lab4_ALU.bdf" "" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { { 400 496 600 576 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst6 " "Elaborating entity \"74153\" for hierarchy \"74153:inst6\"" {  } { { "Lab4_ALU.bdf" "inst6" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { { 408 928 1048 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst6 " "Elaborated megafunction instantiation \"74153:inst6\"" {  } { { "Lab4_ALU.bdf" "" { Schematic "D:/Quartus/Lab4_ALU/Lab4_ALU.bdf" { { 408 928 1048 632 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689219615 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "5 " "Ignored 5 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1571689219757 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1571689219757 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1571689219757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571689219991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571689220482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571689220482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571689220537 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571689220537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571689220537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571689220537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571689220562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 16:20:20 2019 " "Processing ended: Mon Oct 21 16:20:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571689220562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571689220562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571689220562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571689220562 ""}
