# WS-RPE-Block
WS-RPE Block: FPGA Architecture for Real-Time Eigenvalue Computation in Edge Control Systems Journal Submission: IEEE Transactions on Very Large Scale Integration (TVLSI) Systems


Overview
WS-RPE Block is an innovative hardware architecture designed for real-time eigenvalue computation in edge Physics-AI systems. The architecture implements dynamic scheduling mechanisms to efficiently handle the small, sparse, and evolving matrices typical of control system stability monitoring.

The core innovation lies in the co-design of work-stealing and redundant-PE activation as first-class hardware primitives, enabling adaptive computation that matches the dynamic nature of control system workloads.

ğŸ—ï¸ Architecture Overview
Core Components
The architecture consists of several key modules that work together to provide dynamic, adaptive computation:

Dynamic Work-Stealing Controller: Redistributes tasks from overloaded to idle pipelines

Redundant-PE Mapper: Activates secondary computation paths during congestion

Block Partitioner: Adaptively partitions matrices into optimal sub-blocks

Reorder Buffer: Manages out-of-order computation results

Dynamic Adjustment Unit: Adapts convergence parameters based on workload patterns

Key Features
Multi-Size Block Parallelism: Supports 2Ã—2 to NÃ—N block decomposition

Cross-Queue Task Redistribution: Hardware-implemented work stealing

On-Demand Redundancy: Dual-path execution for congested pipelines

Adaptive Convergence: Dynamic threshold adjustment using temporal correlation

Standard Interfaces: AXI-Stream for easy system integration

ğŸ“ Project Structure
text
ws_rpe_project/
â”œâ”€â”€ rtl/                              # RTL Source Code
â”‚   â”œâ”€â”€ ws_rpe_top.sv                 # Top-level module with AXI-Stream interfaces
â”‚   â”œâ”€â”€ ws_rpe_engine.sv              # Main computation engine
â”‚   â”œâ”€â”€ work_stealing_controller.sv   # Dynamic task redistribution
â”‚   â”œâ”€â”€ redundant_pe_mapper.sv        # Redundant PE activation
â”‚   â”œâ”€â”€ processing_element.sv         # 2Ã—1 PE core
â”‚   â”œâ”€â”€ block_partitioner.sv          # Adaptive matrix partitioning
â”‚   â”œâ”€â”€ reorder_buffer.sv             # Result reordering
â”‚   â”œâ”€â”€ dynamic_adjustment_unit.sv    # Adaptive convergence control
â”‚   â”œâ”€â”€ convergence_controller.sv     # Convergence checking
â”‚   â”œâ”€â”€ block_scheduler.sv            # Task scheduling
â”‚   â”œâ”€â”€ vector_combiner.sv            # Vector assembly
â”‚   â”œâ”€â”€ performance_monitor.sv        # Performance metrics
â”‚   â”œâ”€â”€ system_controller.sv          # System control
â”‚   â””â”€â”€ input_processor.sv            # Input processing
â”œâ”€â”€ sim/                              # Simulation Environment
â”‚   â”œâ”€â”€ tb_ws_rpe.sv                  # Top-level testbench
â”‚   â”œâ”€â”€ test_cases/                   # Test matrices
â”‚   â””â”€â”€ verification/                 # Verification utilities
â”œâ”€â”€ scripts/                          # Build Scripts
â”‚   â”œâ”€â”€ synthesis.tcl                 # Vivado synthesis
â”‚   â”œâ”€â”€ implementation.tcl            # Implementation
â”‚   â””â”€â”€ simulation.tcl                # Simulation
â”œâ”€â”€ constraints/                      # FPGA Constraints
â”‚   â””â”€â”€ timing.xdc                    # Timing constraints
â””â”€â”€ docs/                             # Documentation
    â””â”€â”€ architecture.md               # Architecture specification
