// Seed: 1954768121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_6(
      id_4, 1, 1, 1
  );
  logic id_4;
  type_8(
      1, 1, 1
  );
  type_0 id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_4)
  );
  assign id_4 = {1 + id_4 - 1{id_4}};
endmodule
