{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:13:32 2017 " "Info: Processing started: Thu Jun 15 18:13:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Info: Found entity 1: PipelineCPU" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 operand_to_in_port " "Info: Found entity 2: operand_to_in_port" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 binary_to_sevenseg " "Info: Found entity 3: binary_to_sevenseg" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 140 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Info: Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Info: Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Info: Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Info: Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Info: Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "D:/FPGA/pipeline/pipemwreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Info: Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "D:/FPGA/pipeline/pipeif.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Info: Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Info: Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Info: Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Info: Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Info: Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "D:/FPGA/pipeline/mux2x5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Info: Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Info: Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "D:/FPGA/pipeline/pipeexe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Info: Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Info: Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Info: Found entity 1: instmem" {  } { { "instmem.v" "" { Text "D:/FPGA/pipeline/instmem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Info: Found entity 1: datamem" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Info: Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Info: Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Info: Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments0 packed pipelined_computer.v(144) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for \"ledsegments0\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments0 pipelined_computer.v(143) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): \"ledsegments0\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 143 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments1 packed pipelined_computer.v(144) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for \"ledsegments1\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments1 pipelined_computer.v(143) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): \"ledsegments1\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 143 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pipemem.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at pipemem.v(22): instance has no name" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "in_port packed pipelined_computer.v(132) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(132): data type declaration for \"in_port\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 132 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "in_port pipelined_computer.v(131) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(131): \"in_port\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 131 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Info: Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[3\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[3\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[2\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[2\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[1\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[1\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[0\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[0\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[3\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[3\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[2\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[2\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[1\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[1\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[0\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[0\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_sevenseg binary_to_sevenseg:LED8_out_port0 " "Info: Elaborating entity \"binary_to_sevenseg\" for hierarchy \"binary_to_sevenseg:LED8_out_port0\"" {  } { { "pipelined_computer.v" "LED8_out_port0" { Text "D:/FPGA/pipeline/pipelined_computer.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(161) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(161): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(159) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(159): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Info: Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "D:/FPGA/pipeline/pipelined_computer.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Info: Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem pipeif:if_stage\|instmem:imem " "Info: Elaborating entity \"instmem\" for hierarchy \"pipeif:if_stage\|instmem:imem\"" {  } { { "pipeif.v" "imem" { Text "D:/FPGA/pipeline/pipeif.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom " "Info: Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\"" {  } { { "instmem.v" "irom" { Text "D:/FPGA/pipeline/instmem.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_instmem.mif " "Info: Parameter \"init_file\" = \"./sc_instmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Info: Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpb1 " "Info: Found entity 1: altsyncram_mpb1" {  } { { "db/altsyncram_mpb1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_mpb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpb1 pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated " "Info: Elaborating entity \"altsyncram_mpb1\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:if_npc " "Info: Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:if_npc\"" {  } { { "pipeif.v" "if_npc" { Text "D:/FPGA/pipeline/pipeif.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Info: Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Info: Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu pipeid:id_stage\|cu:control_unit " "Info: Elaborating entity \"cu\" for hierarchy \"pipeid:id_stage\|cu:control_unit\"" {  } { { "pipeid.v" "control_unit" { Text "D:/FPGA/pipeline/pipeid.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Info: Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "pipeid.v" "rf" { Text "D:/FPGA/pipeline/pipeid.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:get_drn " "Info: Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:get_drn\"" {  } { { "pipeid.v" "get_drn" { Text "D:/FPGA/pipeline/pipeid.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Info: Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Info: Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:get_a " "Info: Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:get_a\"" {  } { { "pipeexe.v" "get_a" { Text "D:/FPGA/pipeline/pipeexe.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:algorithm_unit " "Info: Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:algorithm_unit\"" {  } { { "pipeexe.v" "algorithm_unit" { Text "D:/FPGA/pipeline/pipeexe.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alu.v(23) " "Warning (10230): Verilog HDL assignment warning at alu.v(23): truncated value with size 32 to match size of target (6)" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(9) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Info: Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Info: Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipemem.v(18) " "Warning (10230): Verilog HDL assignment warning at pipemem.v(18): truncated value with size 32 to match size of target (1)" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem pipemem:mem_stage\|datamem:comb_8 " "Info: Elaborating entity \"datamem\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\"" {  } { { "pipemem.v" "comb_8" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram " "Info: Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\"" {  } { { "datamem.v" "dram" { Text "D:/FPGA/pipeline/datamem.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_datamem.mif " "Info: Parameter \"init_file\" = \"./sc_datamem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38f1 " "Info: Found entity 1: altsyncram_38f1" {  } { { "db/altsyncram_38f1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_38f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38f1 pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated " "Info: Elaborating entity \"altsyncram_38f1\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2 " "Info: Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\"" {  } { { "datamem.v" "io_output_regx2" { Text "D:/FPGA/pipeline/datamem.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2 " "Info: Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\"" {  } { { "datamem.v" "io_input_regx2" { Text "D:/FPGA/pipeline/datamem.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Info: Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "D:/FPGA/pipeline/io_input_reg.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(29) " "Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(29) " "Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[0\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[1\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[2\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[3\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[4\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[5\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[6\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[7\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[8\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[9\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[10\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[11\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[12\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[13\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[14\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[15\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[16\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[17\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[18\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[19\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[20\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[21\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[22\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[23\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[24\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[25\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[26\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[27\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[28\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[29\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[30\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[31\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Info: Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[0\] VCC " "Warning (13410): Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[1\] VCC " "Warning (13410): Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[2\] VCC " "Warning (13410): Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[3\] VCC " "Warning (13410): Pin \"hex0\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[4\] VCC " "Warning (13410): Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[5\] VCC " "Warning (13410): Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[6\] VCC " "Warning (13410): Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[0\] VCC " "Warning (13410): Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[1\] VCC " "Warning (13410): Pin \"hex1\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[2\] VCC " "Warning (13410): Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[3\] VCC " "Warning (13410): Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[4\] VCC " "Warning (13410): Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[5\] VCC " "Warning (13410): Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[6\] VCC " "Warning (13410): Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[0\] VCC " "Warning (13410): Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[1\] VCC " "Warning (13410): Pin \"hex2\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[2\] VCC " "Warning (13410): Pin \"hex2\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[3\] VCC " "Warning (13410): Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[4\] VCC " "Warning (13410): Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[5\] VCC " "Warning (13410): Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[6\] VCC " "Warning (13410): Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[0\] VCC " "Warning (13410): Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[1\] VCC " "Warning (13410): Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[2\] VCC " "Warning (13410): Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[3\] VCC " "Warning (13410): Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[4\] VCC " "Warning (13410): Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[5\] VCC " "Warning (13410): Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[6\] VCC " "Warning (13410): Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[0\] VCC " "Warning (13410): Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[1\] VCC " "Warning (13410): Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[2\] VCC " "Warning (13410): Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[3\] VCC " "Warning (13410): Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[4\] VCC " "Warning (13410): Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[5\] VCC " "Warning (13410): Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[6\] VCC " "Warning (13410): Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[0\] VCC " "Warning (13410): Pin \"hex6\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[1\] VCC " "Warning (13410): Pin \"hex6\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[2\] VCC " "Warning (13410): Pin \"hex6\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[3\] VCC " "Warning (13410): Pin \"hex6\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[4\] VCC " "Warning (13410): Pin \"hex6\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[5\] VCC " "Warning (13410): Pin \"hex6\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[6\] VCC " "Warning (13410): Pin \"hex6\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[0\] VCC " "Warning (13410): Pin \"hex7\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[1\] VCC " "Warning (13410): Pin \"hex7\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[2\] VCC " "Warning (13410): Pin \"hex7\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[3\] VCC " "Warning (13410): Pin \"hex7\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[4\] VCC " "Warning (13410): Pin \"hex7\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[5\] VCC " "Warning (13410): Pin \"hex7\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[6\] VCC " "Warning (13410): Pin \"hex7\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[0\] GND " "Warning (13410): Pin \"led0\[0\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[1\] GND " "Warning (13410): Pin \"led0\[1\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[2\] GND " "Warning (13410): Pin \"led0\[2\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[3\] GND " "Warning (13410): Pin \"led0\[3\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[0\] GND " "Warning (13410): Pin \"led1\[0\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[1\] GND " "Warning (13410): Pin \"led1\[1\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[2\] GND " "Warning (13410): Pin \"led1\[2\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[3\] GND " "Warning (13410): Pin \"led1\[3\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[0\] " "Warning (15610): No output dependent on input pin \"operand1\[0\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[1\] " "Warning (15610): No output dependent on input pin \"operand1\[1\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[2\] " "Warning (15610): No output dependent on input pin \"operand1\[2\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[3\] " "Warning (15610): No output dependent on input pin \"operand1\[3\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4120 " "Info: Implemented 4120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Info: Implemented 65 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3977 " "Info: Implemented 3977 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:13:48 2017 " "Info: Processing ended: Thu Jun 15 18:13:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:13:48 2017 " "Info: Processing started: Thu Jun 15 18:13:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PipelineCPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"PipelineCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 79 " "Warning: No exact pin location assignment(s) for 4 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[0\] " "Info: Pin operand1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { operand1[0] } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[1\] " "Info: Pin operand1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { operand1[1] } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[2\] " "Info: Pin operand1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { operand1[2] } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operand1\[3\] " "Info: Pin operand1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { operand1[3] } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeemreg:em_reg\|malu\[7\] " "Info: Destination node pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|malu[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeemreg:em_reg\|malu\[3\] " "Info: Destination node pipeemreg:em_reg\|malu\[3\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|malu[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeemreg:em_reg\|malu\[4\] " "Info: Destination node pipeemreg:em_reg\|malu\[4\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|malu[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeemreg:em_reg\|malu\[5\] " "Info: Destination node pipeemreg:em_reg\|malu\[5\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|malu[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipemem:mem_stage\|clk " "Info: Destination node pipemem:mem_stage\|clk" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeemreg:em_reg\|malu\[6\] " "Info: Destination node pipeemreg:em_reg\|malu\[6\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|malu[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipemem:mem_stage\|datamem:comb_8\|dmem_clk " "Info: Destination node pipemem:mem_stage\|datamem:comb_8\|dmem_clk" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipemem:mem_stage\|datamem:comb_8\|dmem_clk  " "Info: Automatically promoted node pipemem:mem_stage\|datamem:comb_8\|dmem_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1  " "Info: Automatically promoted node pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 32 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|Equal1~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 47 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 51 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 43 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register pipedereg:de_reg\|eshift register pipepc:prog_cnt\|pc\[9\] -18.712 ns " "Info: Slack time is -18.712 ns between source register \"pipedereg:de_reg\|eshift\" and destination register \"pipepc:prog_cnt\|pc\[9\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1809 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1809; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipepc:prog_cnt\|pc\[9\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1809 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1809; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipepc:prog_cnt\|pc\[9\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1809 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1809; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipedereg:de_reg\|eshift 3 REG Unassigned 101 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 101; REG Node = 'pipedereg:de_reg\|eshift'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipedereg:de_reg|eshift } "NODE_NAME" } } { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1809 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1809; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipedereg:de_reg\|eshift 3 REG Unassigned 101 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 101; REG Node = 'pipedereg:de_reg\|eshift'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipedereg:de_reg|eshift } "NODE_NAME" } } { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.498 ns - Longest register register " "Info: - Longest register to register delay is 19.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|eshift 1 REG Unassigned 101 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 101; REG Node = 'pipedereg:de_reg\|eshift'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|eshift } "NODE_NAME" } } { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.150 ns) 1.872 ns pipeexe:exe_stage\|mux2x32:get_a\|y\[0\]~32 2 COMB Unassigned 88 " "Info: 2: + IC(1.722 ns) + CELL(0.150 ns) = 1.872 ns; Loc. = Unassigned; Fanout = 88; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_a\|y\[0\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { pipedereg:de_reg|eshift pipeexe:exe_stage|mux2x32:get_a|y[0]~32 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 3.198 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~20 3 COMB Unassigned 2 " "Info: 3: + IC(1.176 ns) + CELL(0.150 ns) = 3.198 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeexe:exe_stage|mux2x32:get_a|y[0]~32 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 4.513 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~21 4 COMB Unassigned 2 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 4.513 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.078 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~42 5 COMB Unassigned 2 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 5.078 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 6.403 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~91 6 COMB Unassigned 1 " "Info: 6: + IC(1.175 ns) + CELL(0.150 ns) = 6.403 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 7.455 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~94 7 COMB Unassigned 1 " "Info: 7: + IC(0.632 ns) + CELL(0.420 ns) = 7.455 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 8.211 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~95 8 COMB Unassigned 1 " "Info: 8: + IC(0.606 ns) + CELL(0.150 ns) = 8.211 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.420 ns) 9.524 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~96 9 COMB Unassigned 1 " "Info: 9: + IC(0.893 ns) + CELL(0.420 ns) = 9.524 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.089 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~97 10 COMB Unassigned 1 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 10.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.419 ns) 11.425 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~100 11 COMB Unassigned 1 " "Info: 11: + IC(0.917 ns) + CELL(0.419 ns) = 11.425 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.990 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~101 12 COMB Unassigned 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 11.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 13.032 ns pipeid:id_stage\|mux4x32:get_db\|Mux28~22 13 COMB Unassigned 2 " "Info: 13: + IC(0.892 ns) + CELL(0.150 ns) = 13.032 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux28~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 pipeid:id_stage|mux4x32:get_db|Mux28~22 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 14.059 ns pipeid:id_stage\|mux4x32:get_db\|Mux28~23 14 COMB Unassigned 2 " "Info: 14: + IC(0.877 ns) + CELL(0.150 ns) = 14.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux28~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { pipeid:id_stage|mux4x32:get_db|Mux28~22 pipeid:id_stage|mux4x32:get_db|Mux28~23 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.624 ns pipeid:id_stage\|Equal0~0 15 COMB Unassigned 1 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 14.624 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:get_db|Mux28~23 pipeid:id_stage|Equal0~0 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.410 ns) 15.950 ns pipeid:id_stage\|Equal0~4 16 COMB Unassigned 1 " "Info: 16: + IC(0.916 ns) + CELL(0.410 ns) = 15.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeid:id_stage|Equal0~0 pipeid:id_stage|Equal0~4 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 16.487 ns pipeid:id_stage\|Equal0~20 17 COMB Unassigned 2 " "Info: 17: + IC(0.127 ns) + CELL(0.410 ns) = 16.487 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeid:id_stage\|Equal0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { pipeid:id_stage|Equal0~4 pipeid:id_stage|Equal0~20 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 17.052 ns pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9 18 COMB Unassigned 45 " "Info: 18: + IC(0.290 ns) + CELL(0.275 ns) = 17.052 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 } "NODE_NAME" } } { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.438 ns) 18.377 ns pipepc:prog_cnt\|pc~124 19 COMB Unassigned 1 " "Info: 19: + IC(0.887 ns) + CELL(0.438 ns) = 18.377 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 19.414 ns pipepc:prog_cnt\|pc~125 20 COMB Unassigned 1 " "Info: 20: + IC(0.766 ns) + CELL(0.271 ns) = 19.414 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.498 ns pipepc:prog_cnt\|pc\[9\] 21 REG Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 19.498 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 27.37 % ) " "Info: Total cell delay = 5.337 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.161 ns ( 72.63 % ) " "Info: Total interconnect delay = 14.161 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.498 ns" { pipedereg:de_reg|eshift pipeexe:exe_stage|mux2x32:get_a|y[0]~32 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 pipeid:id_stage|mux4x32:get_db|Mux28~22 pipeid:id_stage|mux4x32:get_db|Mux28~23 pipeid:id_stage|Equal0~0 pipeid:id_stage|Equal0~4 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.498 ns" { pipedereg:de_reg|eshift pipeexe:exe_stage|mux2x32:get_a|y[0]~32 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 pipeid:id_stage|mux4x32:get_db|Mux28~22 pipeid:id_stage|mux4x32:get_db|Mux28~23 pipeid:id_stage|Equal0~0 pipeid:id_stage|Equal0~4 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "19.498 ns register register " "Info: Estimated most critical path is register to register delay of 19.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|eshift 1 REG LAB_X36_Y21 101 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y21; Fanout = 101; REG Node = 'pipedereg:de_reg\|eshift'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|eshift } "NODE_NAME" } } { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.150 ns) 1.872 ns pipeexe:exe_stage\|mux2x32:get_a\|y\[0\]~32 2 COMB LAB_X48_Y18 88 " "Info: 2: + IC(1.722 ns) + CELL(0.150 ns) = 1.872 ns; Loc. = LAB_X48_Y18; Fanout = 88; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_a\|y\[0\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { pipedereg:de_reg|eshift pipeexe:exe_stage|mux2x32:get_a|y[0]~32 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 3.198 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~20 3 COMB LAB_X44_Y20 2 " "Info: 3: + IC(1.176 ns) + CELL(0.150 ns) = 3.198 ns; Loc. = LAB_X44_Y20; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeexe:exe_stage|mux2x32:get_a|y[0]~32 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 4.513 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~21 4 COMB LAB_X48_Y19 2 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 4.513 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.078 ns pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~42 5 COMB LAB_X48_Y19 2 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 5.078 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:algorithm_unit\|ShiftRight0~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 } "NODE_NAME" } } { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 6.403 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~91 6 COMB LAB_X45_Y21 1 " "Info: 6: + IC(1.175 ns) + CELL(0.150 ns) = 6.403 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 7.455 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~94 7 COMB LAB_X46_Y19 1 " "Info: 7: + IC(0.632 ns) + CELL(0.420 ns) = 7.455 ns; Loc. = LAB_X46_Y19; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 8.211 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~95 8 COMB LAB_X45_Y19 1 " "Info: 8: + IC(0.606 ns) + CELL(0.150 ns) = 8.211 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.420 ns) 9.524 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~96 9 COMB LAB_X43_Y20 1 " "Info: 9: + IC(0.893 ns) + CELL(0.420 ns) = 9.524 ns; Loc. = LAB_X43_Y20; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.089 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~97 10 COMB LAB_X43_Y20 1 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 10.089 ns; Loc. = LAB_X43_Y20; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.419 ns) 11.425 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~100 11 COMB LAB_X35_Y20 1 " "Info: 11: + IC(0.917 ns) + CELL(0.419 ns) = 11.425 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.990 ns pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~101 12 COMB LAB_X35_Y20 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 11.990 ns; Loc. = LAB_X35_Y20; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|mux2x32:get_ealu\|y\[3\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 } "NODE_NAME" } } { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 13.032 ns pipeid:id_stage\|mux4x32:get_db\|Mux28~22 13 COMB LAB_X35_Y21 2 " "Info: 13: + IC(0.892 ns) + CELL(0.150 ns) = 13.032 ns; Loc. = LAB_X35_Y21; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux28~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 pipeid:id_stage|mux4x32:get_db|Mux28~22 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 14.059 ns pipeid:id_stage\|mux4x32:get_db\|Mux28~23 14 COMB LAB_X32_Y21 2 " "Info: 14: + IC(0.877 ns) + CELL(0.150 ns) = 14.059 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux28~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { pipeid:id_stage|mux4x32:get_db|Mux28~22 pipeid:id_stage|mux4x32:get_db|Mux28~23 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.624 ns pipeid:id_stage\|Equal0~0 15 COMB LAB_X32_Y21 1 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 14.624 ns; Loc. = LAB_X32_Y21; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:get_db|Mux28~23 pipeid:id_stage|Equal0~0 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.410 ns) 15.950 ns pipeid:id_stage\|Equal0~4 16 COMB LAB_X35_Y17 1 " "Info: 16: + IC(0.916 ns) + CELL(0.410 ns) = 15.950 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeid:id_stage|Equal0~0 pipeid:id_stage|Equal0~4 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 16.487 ns pipeid:id_stage\|Equal0~20 17 COMB LAB_X35_Y17 2 " "Info: 17: + IC(0.127 ns) + CELL(0.410 ns) = 16.487 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'pipeid:id_stage\|Equal0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { pipeid:id_stage|Equal0~4 pipeid:id_stage|Equal0~20 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 17.052 ns pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9 18 COMB LAB_X35_Y17 45 " "Info: 18: + IC(0.290 ns) + CELL(0.275 ns) = 17.052 ns; Loc. = LAB_X35_Y17; Fanout = 45; COMB Node = 'pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 } "NODE_NAME" } } { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.438 ns) 18.377 ns pipepc:prog_cnt\|pc~124 19 COMB LAB_X38_Y19 1 " "Info: 19: + IC(0.887 ns) + CELL(0.438 ns) = 18.377 ns; Loc. = LAB_X38_Y19; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 19.414 ns pipepc:prog_cnt\|pc~125 20 COMB LAB_X38_Y18 1 " "Info: 20: + IC(0.766 ns) + CELL(0.271 ns) = 19.414 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.498 ns pipepc:prog_cnt\|pc\[9\] 21 REG LAB_X38_Y18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 19.498 ns; Loc. = LAB_X38_Y18; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 27.37 % ) " "Info: Total cell delay = 5.337 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.161 ns ( 72.63 % ) " "Info: Total interconnect delay = 14.161 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.498 ns" { pipedereg:de_reg|eshift pipeexe:exe_stage|mux2x32:get_a|y[0]~32 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~20 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~21 pipeexe:exe_stage|alu:algorithm_unit|ShiftRight0~42 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~91 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~94 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~95 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~96 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~97 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~100 pipeexe:exe_stage|mux2x32:get_ealu|y[3]~101 pipeid:id_stage|mux4x32:get_db|Mux28~22 pipeid:id_stage|mux4x32:get_db|Mux28~23 pipeid:id_stage|Equal0~0 pipeid:id_stage|Equal0~4 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Info: Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Info: Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Info: Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Info: Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Info: Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Info: Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Info: Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Info: Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Info: Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Info: Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Info: Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Info: Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Info: Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Info: Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[0\] 0 " "Info: Pin \"hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[1\] 0 " "Info: Pin \"hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[2\] 0 " "Info: Pin \"hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[3\] 0 " "Info: Pin \"hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[4\] 0 " "Info: Pin \"hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[5\] 0 " "Info: Pin \"hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[6\] 0 " "Info: Pin \"hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[0\] 0 " "Info: Pin \"hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[1\] 0 " "Info: Pin \"hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[2\] 0 " "Info: Pin \"hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[3\] 0 " "Info: Pin \"hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[4\] 0 " "Info: Pin \"hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[5\] 0 " "Info: Pin \"hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[6\] 0 " "Info: Pin \"hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[0\] 0 " "Info: Pin \"led0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[1\] 0 " "Info: Pin \"led0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[2\] 0 " "Info: Pin \"led0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[3\] 0 " "Info: Pin \"led0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Info: Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Info: Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Info: Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Info: Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Info: Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "57 " "Warning: Following 57 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[0\] VCC " "Info: Pin hex0\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[1\] VCC " "Info: Pin hex0\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[2\] VCC " "Info: Pin hex0\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[3\] VCC " "Info: Pin hex0\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[4\] VCC " "Info: Pin hex0\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[5\] VCC " "Info: Pin hex0\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[6\] VCC " "Info: Pin hex0\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex0[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[0\] VCC " "Info: Pin hex1\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[1\] VCC " "Info: Pin hex1\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[2\] VCC " "Info: Pin hex1\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[3\] VCC " "Info: Pin hex1\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[4\] VCC " "Info: Pin hex1\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[5\] VCC " "Info: Pin hex1\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[6\] VCC " "Info: Pin hex1\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex1[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[0\] VCC " "Info: Pin hex2\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[1\] VCC " "Info: Pin hex2\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[2\] VCC " "Info: Pin hex2\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[3\] VCC " "Info: Pin hex2\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[4\] VCC " "Info: Pin hex2\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[5\] VCC " "Info: Pin hex2\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[6\] VCC " "Info: Pin hex2\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex2[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[0\] VCC " "Info: Pin hex4\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[1\] VCC " "Info: Pin hex4\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[2\] VCC " "Info: Pin hex4\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[3\] VCC " "Info: Pin hex4\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[4\] VCC " "Info: Pin hex4\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[5\] VCC " "Info: Pin hex4\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex4\[6\] VCC " "Info: Pin hex4\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex4[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[0\] VCC " "Info: Pin hex5\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[1\] VCC " "Info: Pin hex5\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[2\] VCC " "Info: Pin hex5\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[3\] VCC " "Info: Pin hex5\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[4\] VCC " "Info: Pin hex5\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[5\] VCC " "Info: Pin hex5\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex5\[6\] VCC " "Info: Pin hex5\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex5[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[0\] VCC " "Info: Pin hex6\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[1\] VCC " "Info: Pin hex6\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[2\] VCC " "Info: Pin hex6\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[3\] VCC " "Info: Pin hex6\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[4\] VCC " "Info: Pin hex6\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[5\] VCC " "Info: Pin hex6\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex6\[6\] VCC " "Info: Pin hex6\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex6[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[0\] VCC " "Info: Pin hex7\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[1\] VCC " "Info: Pin hex7\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[2\] VCC " "Info: Pin hex7\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[3\] VCC " "Info: Pin hex7\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[4\] VCC " "Info: Pin hex7\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[4\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[5\] VCC " "Info: Pin hex7\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[5\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[6\] VCC " "Info: Pin hex7\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { hex7[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[6\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led0\[0\] GND " "Info: Pin led0\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led0[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led0\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led0\[1\] GND " "Info: Pin led0\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led0[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led0\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led0\[2\] GND " "Info: Pin led0\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led0[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led0\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led0\[3\] GND " "Info: Pin led0\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led0[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led0\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led1\[0\] GND " "Info: Pin led1\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led1[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led1\[0\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led1\[1\] GND " "Info: Pin led1\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led1[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led1\[1\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led1\[2\] GND " "Info: Pin led1\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led1[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led1\[2\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led1\[3\] GND " "Info: Pin led1\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { led1[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "led1\[3\]" } } } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/pipeline/PipelineCPU.fit.smsg " "Info: Generated suppressed messages file D:/FPGA/pipeline/PipelineCPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:13:58 2017 " "Info: Processing ended: Thu Jun 15 18:13:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:13:59 2017 " "Info: Processing started: Thu Jun 15 18:13:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:14:02 2017 " "Info: Processing ended: Thu Jun 15 18:14:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:14:02 2017 " "Info: Processing started: Thu Jun 15 18:14:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Warning: Node \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\]\" is a latch" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|dmem_clk " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|dmem_clk\" as buffer" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|dmem_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0 " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0\" as buffer" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 32 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1 " "Info: Detected gated clock \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1\" as buffer" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 32 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipemem:mem_stage\|clk " "Info: Detected ripple clock \"pipemem:mem_stage\|clk\" as buffer" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipemem:mem_stage\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[6\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[6\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[5\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[5\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[4\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[4\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[7\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[7\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pipeemreg:em_reg\|malu\[3\] " "Info: Detected ripple clock \"pipeemreg:em_reg\|malu\[3\]\" as buffer" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pipeemreg:em_reg\|malu\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] register pipepc:prog_cnt\|pc\[9\] 40.58 MHz 24.642 ns Internal " "Info: Clock \"clock\" has Internal fmax of 40.58 MHz between source register \"pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]\" and destination register \"pipepc:prog_cnt\|pc\[9\]\" (period= 24.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.094 ns + Longest register register " "Info: + Longest register to register delay is 12.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] 1 REG LCFF_X23_Y18_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.150 ns) 0.656 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~2 2 COMB LCCOMB_X24_Y18_N16 1 " "Info: 2: + IC(0.506 ns) + CELL(0.150 ns) = 0.656 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 1.354 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~3 3 COMB LCCOMB_X24_Y18_N26 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.354 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.437 ns) 2.746 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~6 4 COMB LCCOMB_X31_Y18_N24 1 " "Info: 4: + IC(0.955 ns) + CELL(0.437 ns) = 2.746 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.438 ns) 5.399 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~9 5 COMB LCCOMB_X31_Y18_N28 1 " "Info: 5: + IC(2.215 ns) + CELL(0.438 ns) = 5.399 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 6.067 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~19 6 COMB LCCOMB_X31_Y18_N30 1 " "Info: 6: + IC(0.248 ns) + CELL(0.420 ns) = 6.067 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.150 ns) 7.177 ns pipeid:id_stage\|mux4x32:get_db\|Mux27~20 7 COMB LCCOMB_X34_Y17_N30 1 " "Info: 7: + IC(0.960 ns) + CELL(0.150 ns) = 7.177 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.583 ns pipeid:id_stage\|mux4x32:get_db\|Mux27 8 COMB LCCOMB_X34_Y17_N24 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 7.583 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:get_db\|Mux27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 } "NODE_NAME" } } { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.410 ns) 8.259 ns pipeid:id_stage\|Equal0~12 9 COMB LCCOMB_X34_Y17_N20 1 " "Info: 9: + IC(0.266 ns) + CELL(0.410 ns) = 8.259 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.410 ns) 9.118 ns pipeid:id_stage\|Equal0~14 10 COMB LCCOMB_X35_Y17_N26 1 " "Info: 10: + IC(0.449 ns) + CELL(0.410 ns) = 9.118 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'pipeid:id_stage\|Equal0~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 9.521 ns pipeid:id_stage\|Equal0~20 11 COMB LCCOMB_X35_Y17_N6 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 9.521 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'pipeid:id_stage\|Equal0~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 } "NODE_NAME" } } { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 9.931 ns pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9 12 COMB LCCOMB_X35_Y17_N0 45 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 9.931 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 45; COMB Node = 'pipeid:id_stage\|cu:control_unit\|pcsource\[0\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 } "NODE_NAME" } } { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.150 ns) 11.125 ns pipepc:prog_cnt\|pc~124 13 COMB LCCOMB_X38_Y19_N6 1 " "Info: 13: + IC(1.044 ns) + CELL(0.150 ns) = 11.125 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 12.010 ns pipepc:prog_cnt\|pc~125 14 COMB LCCOMB_X38_Y18_N8 1 " "Info: 14: + IC(0.735 ns) + CELL(0.150 ns) = 12.010 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 1; COMB Node = 'pipepc:prog_cnt\|pc~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.094 ns pipepc:prog_cnt\|pc\[9\] 15 REG LCFF_X38_Y18_N9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.094 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.687 ns ( 30.49 % ) " "Info: Total cell delay = 3.687 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.407 ns ( 69.51 % ) " "Info: Total interconnect delay = 8.407 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] {} pipeid:id_stage|mux4x32:get_db|Mux27~2 {} pipeid:id_stage|mux4x32:get_db|Mux27~3 {} pipeid:id_stage|mux4x32:get_db|Mux27~6 {} pipeid:id_stage|mux4x32:get_db|Mux27~9 {} pipeid:id_stage|mux4x32:get_db|Mux27~19 {} pipeid:id_stage|mux4x32:get_db|Mux27~20 {} pipeid:id_stage|mux4x32:get_db|Mux27 {} pipeid:id_stage|Equal0~12 {} pipeid:id_stage|Equal0~14 {} pipeid:id_stage|Equal0~20 {} pipeid:id_stage|cu:control_unit|pcsource[0]~9 {} pipepc:prog_cnt|pc~124 {} pipepc:prog_cnt|pc~125 {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.506ns 0.260ns 0.955ns 2.215ns 0.248ns 0.960ns 0.256ns 0.266ns 0.449ns 0.253ns 0.260ns 1.044ns 0.735ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.438ns 0.420ns 0.150ns 0.150ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.678 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns pipepc:prog_cnt\|pc\[9\] 3 REG LCFF_X38_Y18_N9 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 2; REG Node = 'pipepc:prog_cnt\|pc\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns pipeid:id_stage\|regfile:rf\|register\[17\]\[4\] 3 REG LCFF_X23_Y18_N15 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X23_Y18_N15; Fanout = 2; REG Node = 'pipeid:id_stage\|regfile:rf\|register\[17\]\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 19 -1 0 } } { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] pipeid:id_stage|mux4x32:get_db|Mux27~2 pipeid:id_stage|mux4x32:get_db|Mux27~3 pipeid:id_stage|mux4x32:get_db|Mux27~6 pipeid:id_stage|mux4x32:get_db|Mux27~9 pipeid:id_stage|mux4x32:get_db|Mux27~19 pipeid:id_stage|mux4x32:get_db|Mux27~20 pipeid:id_stage|mux4x32:get_db|Mux27 pipeid:id_stage|Equal0~12 pipeid:id_stage|Equal0~14 pipeid:id_stage|Equal0~20 pipeid:id_stage|cu:control_unit|pcsource[0]~9 pipepc:prog_cnt|pc~124 pipepc:prog_cnt|pc~125 pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.094 ns" { pipeid:id_stage|regfile:rf|register[17][4] {} pipeid:id_stage|mux4x32:get_db|Mux27~2 {} pipeid:id_stage|mux4x32:get_db|Mux27~3 {} pipeid:id_stage|mux4x32:get_db|Mux27~6 {} pipeid:id_stage|mux4x32:get_db|Mux27~9 {} pipeid:id_stage|mux4x32:get_db|Mux27~19 {} pipeid:id_stage|mux4x32:get_db|Mux27~20 {} pipeid:id_stage|mux4x32:get_db|Mux27 {} pipeid:id_stage|Equal0~12 {} pipeid:id_stage|Equal0~14 {} pipeid:id_stage|Equal0~20 {} pipeid:id_stage|cu:control_unit|pcsource[0]~9 {} pipepc:prog_cnt|pc~124 {} pipepc:prog_cnt|pc~125 {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.506ns 0.260ns 0.955ns 2.215ns 0.248ns 0.960ns 0.256ns 0.266ns 0.449ns 0.253ns 0.260ns 1.044ns 0.735ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.438ns 0.420ns 0.150ns 0.150ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipepc:prog_cnt|pc[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|pc[9] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clock clock~clkctrl pipeid:id_stage|regfile:rf|register[17][4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clock {} clock~combout {} clock~clkctrl {} pipeid:id_stage|regfile:rf|register[17][4] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 71 " "Warning: Circuit may not operate. Detected 71 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pipeemreg:em_reg\|mb\[6\] pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] clock 3.511 ns " "Info: Found hold time violation between source  pin or register \"pipeemreg:em_reg\|mb\[6\]\" and destination pin or register \"pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]\" for clock \"clock\" (Hold time is 3.511 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.388 ns + Largest " "Info: + Largest clock skew is 4.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.060 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.787 ns) 3.305 ns pipemem:mem_stage\|clk 2 REG LCFF_X35_Y20_N25 4 " "Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage\|clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clock pipemem:mem_stage|clk } "NODE_NAME" } } { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 3.950 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk 3 COMB LCCOMB_X35_Y20_N18 1 " "Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.000 ns) 5.498 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl 4 COMB CLKCTRL_G13 16 " "Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 7.060 ns pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] 5 REG LCFF_X42_Y14_N7 3 " "Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 7.060 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 35.03 % ) " "Info: Total cell delay = 2.473 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 64.97 % ) " "Info: Total interconnect delay = 4.587 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns pipeemreg:em_reg\|mb\[6\] 3 REG LCFF_X42_Y14_N29 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mb\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.893 ns - Shortest register register " "Info: - Shortest register to register delay is 0.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipeemreg:em_reg\|mb\[6\] 1 REG LCFF_X42_Y14_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y14_N29; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mb\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.366 ns) 0.893 ns pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\] 2 REG LCFF_X42_Y14_N7 3 " "Info: 2: + IC(0.527 ns) + CELL(0.366 ns) = 0.893 ns; Loc. = LCFF_X42_Y14_N7; Fanout = 3; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\|out_port0\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 40.99 % ) " "Info: Total cell delay = 0.366 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns ( 59.01 % ) " "Info: Total interconnect delay = 0.527 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { pipeemreg:em_reg|mb[6] {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.527ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl pipeemreg:em_reg|mb[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mb[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { pipeemreg:em_reg|mb[6] pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { pipeemreg:em_reg|mb[6] {} pipemem:mem_stage|datamem:comb_8|io_output_reg:io_output_regx2|out_port0[6] {} } { 0.000ns 0.527ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipeir:inst_reg\|inst\[15\] resetn clock 6.711 ns register " "Info: tsu for register \"pipeir:inst_reg\|inst\[15\]\" (data pin = \"resetn\", clock pin = \"clock\") is 6.711 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.412 ns + Longest pin register " "Info: + Longest pin to register delay is 9.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetn 1 PIN PIN_G26 1369 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.150 ns) 7.357 ns pipeir:inst_reg\|inst\[14\]~65 2 COMB LCCOMB_X35_Y17_N18 94 " "Info: 2: + IC(6.345 ns) + CELL(0.150 ns) = 7.357 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 94; COMB Node = 'pipeir:inst_reg\|inst\[14\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { resetn pipeir:inst_reg|inst[14]~65 } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.660 ns) 9.412 ns pipeir:inst_reg\|inst\[15\] 3 REG LCFF_X34_Y16_N5 6 " "Info: 3: + IC(1.395 ns) + CELL(0.660 ns) = 9.412 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg\|inst\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 17.76 % ) " "Info: Total cell delay = 1.672 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.740 ns ( 82.24 % ) " "Info: Total interconnect delay = 7.740 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { resetn pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { resetn {} resetn~combout {} pipeir:inst_reg|inst[14]~65 {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 6.345ns 1.395ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns pipeir:inst_reg\|inst\[15\] 3 REG LCFF_X34_Y16_N5 6 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y16_N5; Fanout = 6; REG Node = 'pipeir:inst_reg\|inst\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clock clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clock {} clock~combout {} clock~clkctrl {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { resetn pipeir:inst_reg|inst[14]~65 pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { resetn {} resetn~combout {} pipeir:inst_reg|inst[14]~65 {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 6.345ns 1.395ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clock clock~clkctrl pipeir:inst_reg|inst[15] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clock {} clock~combout {} clock~clkctrl {} pipeir:inst_reg|inst[15] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex3\[3\] binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 8.048 ns register " "Info: tco from clock \"clock\" to destination pin \"hex3\[3\]\" through register \"binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]\" is 8.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1443; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 3 REG LCFF_X44_Y14_N23 1 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.126 ns + Longest register pin " "Info: + Longest register to pin delay is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\] 1 REG LCFF_X44_Y14_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y14_N23; Fanout = 1; REG Node = 'binary_to_sevenseg:LED8_out_port0\|ledsegments1\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(2.652 ns) 5.126 ns hex3\[3\] 2 PIN PIN_Y26 0 " "Info: 2: + IC(2.474 ns) + CELL(2.652 ns) = 5.126 ns; Loc. = PIN_Y26; Fanout = 0; PIN Node = 'hex3\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 51.74 % ) " "Info: Total cell delay = 2.652 ns ( 51.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.474 ns ( 48.26 % ) " "Info: Total interconnect delay = 2.474 ns ( 48.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} hex3[3] {} } { 0.000ns 2.474ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl binary_to_sevenseg:LED8_out_port0|ledsegments1[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock {} clock~combout {} clock~clkctrl {} binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] hex3[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { binary_to_sevenseg:LED8_out_port0|ledsegments1[3] {} hex3[3] {} } { 0.000ns 2.474ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "resetn led 9.965 ns Longest " "Info: Longest tpd from source pin \"resetn\" to destination pin \"led\" is 9.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetn 1 PIN PIN_G26 1369 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1369; PIN Node = 'resetn'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.295 ns) + CELL(2.808 ns) 9.965 ns led 2 PIN PIN_AE22 0 " "Info: 2: + IC(6.295 ns) + CELL(2.808 ns) = 9.965 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'led'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { resetn led } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 36.83 % ) " "Info: Total cell delay = 3.670 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.295 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.295 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.965 ns" { resetn led } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.965 ns" { resetn {} resetn~combout {} led {} } { 0.000ns 0.000ns 6.295ns } { 0.000ns 0.862ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] operand0\[5\] clock 4.830 ns register " "Info: th for register \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]\" (data pin = \"operand0\[5\]\", clock pin = \"clock\") is 4.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.041 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.787 ns) 3.305 ns pipemem:mem_stage\|clk 2 REG LCFF_X35_Y20_N25 4 " "Info: 2: + IC(1.519 ns) + CELL(0.787 ns) = 3.305 ns; Loc. = LCFF_X35_Y20_N25; Fanout = 4; REG Node = 'pipemem:mem_stage\|clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clock pipemem:mem_stage|clk } "NODE_NAME" } } { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.150 ns) 3.950 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk 3 COMB LCCOMB_X35_Y20_N18 1 " "Info: 3: + IC(0.495 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X35_Y20_N18; Fanout = 1; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.000 ns) 5.498 ns pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl 4 COMB CLKCTRL_G13 16 " "Info: 4: + IC(1.548 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'pipemem:mem_stage\|datamem:comb_8\|dmem_clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl } "NODE_NAME" } } { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.041 ns pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] 5 REG LCFF_X33_Y13_N9 1 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.041 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 35.12 % ) " "Info: Total cell delay = 2.473 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 64.88 % ) " "Info: Total interconnect delay = 4.568 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.477 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns operand0\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'operand0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operand0[5] } "NODE_NAME" } } { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.366 ns) 2.477 ns pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\] 2 REG LCFF_X33_Y13_N9 1 " "Info: 2: + IC(1.122 ns) + CELL(0.366 ns) = 2.477 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 1; REG Node = 'pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|in_reg0\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 54.70 % ) " "Info: Total cell delay = 1.355 ns ( 54.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 45.30 % ) " "Info: Total interconnect delay = 1.122 ns ( 45.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { operand0[5] {} operand0[5]~combout {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.122ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { clock pipemem:mem_stage|clk pipemem:mem_stage|datamem:comb_8|dmem_clk pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { clock {} clock~combout {} pipemem:mem_stage|clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk {} pipemem:mem_stage|datamem:comb_8|dmem_clk~clkctrl {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.519ns 0.495ns 1.548ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { operand0[5] pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { operand0[5] {} operand0[5]~combout {} pipemem:mem_stage|datamem:comb_8|io_input_reg:io_input_regx2|in_reg0[5] {} } { 0.000ns 0.000ns 1.122ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:14:03 2017 " "Info: Processing ended: Thu Jun 15 18:14:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Info: Quartus II Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
