{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504770633030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504770633030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  7 15:50:32 2017 " "Processing started: Thu Sep  7 15:50:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504770633030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770633030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chris_proj -c chris_proj " "Command: quartus_sta chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770633030 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770633087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770633812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770633843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770633843 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504770634605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634605 ""}
{ "Info" "ISTA_SDC_FOUND" "chris_proj.sdc " "Reading SDC File: 'chris_proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634773 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634773 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634825 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634834 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770634867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770634867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770634867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770634867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770634867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770634867 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635003 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770635246 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770635257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.629 " "Worst-case setup slack is 1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 system_pll_outclk0_clk  " "    1.629               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.505               0.000 altera_reserved_tck  " "   11.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 system_pll_outclk0_clk  " "    0.259               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 altera_reserved_tck  " "    0.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.207 " "Worst-case recovery slack is 4.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.207               0.000 system_pll_outclk0_clk  " "    4.207               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.964               0.000 altera_reserved_tck  " "   14.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.756 " "Worst-case removal slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 altera_reserved_tck  " "    0.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 system_pll_outclk0_clk  " "    0.773               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.596               0.000 system_pll_outclk0_clk  " "    3.596               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 ref_clk  " "    9.731               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.478               0.000 altera_reserved_tck  " "   15.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770635754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635754 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.921 ns " "Worst Case Available Settling Time: 7.921 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770635810 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.629 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.629  " "Path #1: Setup slack is 1.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      6.915  R        clock network delay " "     6.915      6.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE " "     6.915      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.000 RR  CELL  inst\|niosii_core\|d_write~DUPLICATE\|q " "     6.915      0.000 RR  CELL  inst\|niosii_core\|d_write~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.427      0.512 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[25\]~5\|dataa " "     7.427      0.512 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[25\]~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.036      0.609 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[25\]~5\|combout " "     8.036      0.609 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[25\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.713      0.677 RR    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|dataa " "     8.713      0.677 RR    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.316      0.603 RF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout " "     9.316      0.603 RF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.304      0.988 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac " "    10.304      0.988 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.785      0.481 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout " "    10.785      0.481 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.631      0.846 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa " "    11.631      0.846 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.208      0.577 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout " "    12.208      0.577 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.692      1.484 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf " "    13.692      1.484 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.771      0.079 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout " "    13.771      0.079 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.393      0.622 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena " "    14.393      0.622 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.088      0.695 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "    15.088      0.695 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.068      6.068  R        clock network delay " "    16.068      6.068  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.797      0.729           clock pessimism removed " "    16.797      0.729           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.717     -0.080           clock uncertainty " "    16.717     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.717      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "    16.717      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.088 " "Data Arrival Time  :    15.088" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.717 " "Data Required Time :    16.717" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.629  " "Slack              :     1.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635889 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.505 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.505  " "Path #1: Setup slack is 11.505 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.818      2.818  R        clock network delay " "     2.818      2.818  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.818      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "     2.818      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.818      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q " "     2.818      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      1.042 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac " "     3.860      1.042 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.346      0.486 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout " "     4.346      0.486 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.207      0.861 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf " "     5.207      0.861 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.288      0.081 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     5.288      0.081 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.210      0.922 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     6.210      0.922 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.771      0.561 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     6.771      0.561 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.771      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.771      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.033      0.262 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.033      0.262 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.768      2.102  F        clock network delay " "    18.768      2.102  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.818      0.050           clock pessimism removed " "    18.818      0.050           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.538     -0.280           clock uncertainty " "    18.538     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.538      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.538      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.033 " "Data Arrival Time  :     7.033" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.538 " "Data Required Time :    18.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.505  " "Slack              :    11.505 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635896 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.259 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.259" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.259  " "Path #1: Hold slack is 0.259 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.043      6.043  R        clock network delay " "     6.043      6.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.043      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\] " "     6.043      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.043      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]\|q " "     6.043      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.267      0.224 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|dataf " "     6.267      0.224 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.337      0.070 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|sumout " "     6.337      0.070 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.337      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE\|d " "     6.337      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.408      0.071 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "     6.408      0.071 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.925      6.925  R        clock network delay " "     6.925      6.925  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.149     -0.776           clock pessimism removed " "     6.149     -0.776           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.149      0.000           clock uncertainty " "     6.149      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.149      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "     6.149      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.408 " "Data Arrival Time  :     6.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.149 " "Data Required Time :     6.149" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.259  " "Slack              :     0.259 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635970 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.423 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.423" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635975 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.423  " "Path #1: Hold slack is 0.423 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.427      2.761  F        clock network delay " "    19.427      2.761  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.427      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.427      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.427      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|q " "    19.427      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.659      0.232 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate~0\|dataf " "    19.659      0.232 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.711      0.052 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate~0\|combout " "    19.711      0.052 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.912      0.201 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|asdata " "    19.912      0.201 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.282      0.370 FF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    20.282      0.370 FF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.082      3.416  F        clock network delay " "    20.082      3.416  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.859     -0.223           clock pessimism removed " "    19.859     -0.223           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.859      0.000           clock uncertainty " "    19.859      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.859      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.859      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.282 " "Data Arrival Time  :    20.282" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.859 " "Data Required Time :    19.859" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.423  " "Slack              :     0.423 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635976 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.207 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635995 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.207  " "Path #1: Recovery slack is 4.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.959      6.959  R        clock network delay " "     6.959      6.959  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.959      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.959      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.959      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.959      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.397      1.438 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.397      1.438 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.483      0.086 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.483      0.086 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.921      3.438 FF    IC  inst\|niosii_core\|cpu\|M_alu_result\[14\]\|clrn " "    11.921      3.438 FF    IC  inst\|niosii_core\|cpu\|M_alu_result\[14\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.497      0.576 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "    12.497      0.576 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.055      6.055  R        clock network delay " "    16.055      6.055  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.784      0.729           clock pessimism removed " "    16.784      0.729           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704     -0.080           clock uncertainty " "    16.704     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "    16.704      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.497 " "Data Arrival Time  :    12.497" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.704 " "Data Required Time :    16.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.207  " "Slack              :     4.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635996 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.964 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.964  " "Path #1: Recovery slack is 14.964 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      2.640  R        clock network delay " "     2.640      2.640  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.640      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.640      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.618      0.978 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     3.618      0.978 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.233      0.615 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     4.233      0.615 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.427      2.761  F        clock network delay " "    19.427      2.761  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.477      0.050           clock pessimism removed " "    19.477      0.050           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.197     -0.280           clock uncertainty " "    19.197     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.197      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.197      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.233 " "Data Arrival Time  :     4.233" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.197 " "Data Required Time :    19.197" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.964  " "Slack              :    14.964 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770635998 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770635998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.756 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.756" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636000 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770636000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.756  " "Path #1: Removal slack is 0.756 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.319      2.319  R        clock network delay " "     2.319      2.319  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.319      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.319      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.319      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.319      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.811 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn " "     3.130      0.811 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.506 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     3.636      0.506 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      2.930  R        clock network delay " "     2.930      2.930  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.880     -0.050           clock pessimism removed " "     2.880     -0.050           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.880      0.000           clock uncertainty " "     2.880      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.880      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     2.880      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.636 " "Data Arrival Time  :     3.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.880 " "Data Required Time :     2.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.756  " "Slack              :     0.756 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636001 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770636001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.773 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636017 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770636017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.773  " "Path #1: Removal slack is 0.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.096      6.096  R        clock network delay " "     6.096      6.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.096      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.096      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.096      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.096      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.867      0.771 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0 " "     6.867      0.771 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.122      0.255 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     7.122      0.255 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.103      7.103  R        clock network delay " "     7.103      7.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.349     -0.754           clock pessimism removed " "     6.349     -0.754           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.349      0.000           clock uncertainty " "     6.349      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.349      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     6.349      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.122 " "Data Arrival Time  :     7.122" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.349 " "Data Required Time :     6.349" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.773  " "Slack              :     0.773 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770636018 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770636018 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770636019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770636069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770646624 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770647013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770647013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770647013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770647013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770647013 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647013 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.627 " "Worst-case setup slack is 1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 system_pll_outclk0_clk  " "    1.627               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.686               0.000 altera_reserved_tck  " "   11.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 system_pll_outclk0_clk  " "    0.247               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altera_reserved_tck  " "    0.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.420 " "Worst-case recovery slack is 4.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.420               0.000 system_pll_outclk0_clk  " "    4.420               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.163               0.000 altera_reserved_tck  " "   15.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.684 " "Worst-case removal slack is 0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 system_pll_outclk0_clk  " "    0.684               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 altera_reserved_tck  " "    0.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 system_pll_outclk0_clk  " "    3.556               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 ref_clk  " "    9.741               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.473               0.000 altera_reserved_tck  " "   15.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770647679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647679 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.908 ns " "Worst Case Available Settling Time: 7.908 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770647713 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.627 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.627" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.627  " "Path #1: Setup slack is 1.627 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      6.889  R        clock network delay " "     6.889      6.889  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE " "     6.889      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|d_write~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.000 RR  CELL  inst\|niosii_core\|d_write~DUPLICATE\|q " "     6.889      0.000 RR  CELL  inst\|niosii_core\|d_write~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.375      0.486 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[15\]~11\|dataa " "     7.375      0.486 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[15\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.061      0.686 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[15\]~11\|combout " "     8.061      0.686 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[15\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.288      0.227 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac " "     8.288      0.227 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.569 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     8.857      0.569 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.619      0.762 FF    IC  inst\|mm_interconnect_0\|router\|src_data\[93\]~1\|datab " "     9.619      0.762 FF    IC  inst\|mm_interconnect_0\|router\|src_data\[93\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.269      0.650 FR  CELL  inst\|mm_interconnect_0\|router\|src_data\[93\]~1\|combout " "    10.269      0.650 FR  CELL  inst\|mm_interconnect_0\|router\|src_data\[93\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.614      0.345 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~1\|datad " "    10.614      0.345 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.101      0.487 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~1\|combout " "    11.101      0.487 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.374      0.273 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|datad " "    11.374      0.273 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.944      0.570 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout " "    11.944      0.570 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.697      0.753 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datab " "    12.697      0.753 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.323      0.626 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout " "    13.323      0.626 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.082      0.759 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE\|sload " "    14.082      0.759 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.059      0.977 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE " "    15.059      0.977 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.105      6.105  R        clock network delay " "    16.105      6.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.661           clock pessimism removed " "    16.766      0.661           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.686     -0.080           clock uncertainty " "    16.686     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.686      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE " "    16.686      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.059 " "Data Arrival Time  :    15.059" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.686 " "Data Required Time :    16.686" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.627  " "Slack              :     1.627 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647790 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.686 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.686" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.686  " "Path #1: Setup slack is 11.686 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.733      2.733  R        clock network delay " "     2.733      2.733  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.733      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "     2.733      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.733      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q " "     2.733      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.707      0.974 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac " "     3.707      0.974 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.250      0.543 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout " "     4.250      0.543 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.053      0.803 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf " "     5.053      0.803 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.140      0.087 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     5.140      0.087 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.988      0.848 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     5.988      0.848 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.614      0.626 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     6.614      0.626 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.614      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.614      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.886      0.272 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     6.886      0.272 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.805      2.139  F        clock network delay " "    18.805      2.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.852      0.047           clock pessimism removed " "    18.852      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.572     -0.280           clock uncertainty " "    18.572     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.572      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.572      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.886 " "Data Arrival Time  :     6.886" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.572 " "Data Required Time :    18.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.686  " "Slack              :    11.686 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647796 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.247 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647873 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647873 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.247  " "Path #1: Hold slack is 0.247 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.105      6.105  R        clock network delay " "     6.105      6.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.105      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\] " "     6.105      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.105      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]\|q " "     6.105      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.306      0.201 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|dataf " "     6.306      0.201 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.381      0.075 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|sumout " "     6.381      0.075 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~85\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.381      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE\|d " "     6.381      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.074 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "     6.455      0.074 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.893      6.893  R        clock network delay " "     6.893      6.893  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.208     -0.685           clock pessimism removed " "     6.208     -0.685           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.208      0.000           clock uncertainty " "     6.208      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.208      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE " "     6.208      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[6\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.455 " "Data Arrival Time  :     6.455" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.208 " "Data Required Time :     6.208" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.247  " "Slack              :     0.247 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647874 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.416 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.416" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.416  " "Path #1: Hold slack is 0.416 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      2.568  R        clock network delay " "     2.568      2.568  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     2.568      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      0.000 FF  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q " "     2.568      0.000 FF  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.040      0.472 FF    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf " "     3.040      0.472 FF    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.053 FF  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout " "     3.093      0.053 FF  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000 FF    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d " "     3.093      0.000 FF    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.166      0.073 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     3.166      0.073 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.928      2.928  R        clock network delay " "     2.928      2.928  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750     -0.178           clock pessimism removed " "     2.750     -0.178           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.000           clock uncertainty " "     2.750      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     2.750      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.166 " "Data Arrival Time  :     3.166" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.750 " "Data Required Time :     2.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.416  " "Slack              :     0.416 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647879 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.420 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.420" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.420  " "Path #1: Recovery slack is 4.420 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      6.929  R        clock network delay " "     6.929      6.929  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.929      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.929      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.319      1.390 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.319      1.390 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.410      0.091 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.410      0.091 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.696      3.286 FF    IC  inst\|niosii_core\|cpu\|M_alu_result\[14\]\|clrn " "    11.696      3.286 FF    IC  inst\|niosii_core\|cpu\|M_alu_result\[14\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.267      0.571 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "    12.267      0.571 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.127      6.127  R        clock network delay " "    16.127      6.127  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.767      0.640           clock pessimism removed " "    16.767      0.640           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.687     -0.080           clock uncertainty " "    16.687     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.687      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\] " "    16.687      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_alu_result\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.267 " "Data Arrival Time  :    12.267" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.687 " "Data Required Time :    16.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.420  " "Slack              :     4.420 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647899 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.163 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.163  " "Path #1: Recovery slack is 15.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.552      2.552  R        clock network delay " "     2.552      2.552  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.552      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.552      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.552      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.552      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      0.903 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     3.455      0.903 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.026      0.571 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     4.026      0.571 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.422      2.756  F        clock network delay " "    19.422      2.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.469      0.047           clock pessimism removed " "    19.469      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.189     -0.280           clock uncertainty " "    19.189     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.189      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.189      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.026 " "Data Arrival Time  :     4.026" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.189 " "Data Required Time :    19.189" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.163  " "Slack              :    15.163 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647901 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.684 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.684  " "Path #1: Removal slack is 0.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.157      6.157  R        clock network delay " "     6.157      6.157  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.157      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.157      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.157      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.157      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.875      0.718 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0 " "     6.875      0.718 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.137      0.262 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\] " "     7.137      0.262 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.113      7.113  R        clock network delay " "     7.113      7.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453     -0.660           clock pessimism removed " "     6.453     -0.660           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453      0.000           clock uncertainty " "     6.453      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\] " "     6.453      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.137 " "Data Arrival Time  :     7.137" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.453 " "Data Required Time :     6.453" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.684  " "Slack              :     0.684 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647919 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.730 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.730  " "Path #1: Removal slack is 0.730 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      2.244  R        clock network delay " "     2.244      2.244  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.244      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.244      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.002      0.758 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn " "     3.002      0.758 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.497 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     3.499      0.497 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.817      2.817  R        clock network delay " "     2.817      2.817  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769     -0.048           clock pessimism removed " "     2.769     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.000           clock uncertainty " "     2.769      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     2.769      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.499 " "Data Arrival Time  :     3.499" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.769 " "Data Required Time :     2.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.730  " "Slack              :     0.730 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770647921 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770647921 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770647923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770648125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770658826 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770659202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770659202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770659202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770659202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770659202 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659202 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.683 " "Worst-case setup slack is 5.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.683               0.000 system_pll_outclk0_clk  " "    5.683               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.252               0.000 altera_reserved_tck  " "   14.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 system_pll_outclk0_clk  " "    0.140               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.564 " "Worst-case recovery slack is 6.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.564               0.000 system_pll_outclk0_clk  " "    6.564               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.364               0.000 altera_reserved_tck  " "   16.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.241 " "Worst-case removal slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 altera_reserved_tck  " "    0.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 system_pll_outclk0_clk  " "    0.359               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 system_pll_outclk0_clk  " "    3.889               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 ref_clk  " "    9.336               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.429               0.000 altera_reserved_tck  " "   15.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770659734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659734 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.886 ns " "Worst Case Available Settling Time: 8.886 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770659767 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.683 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.683" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659845 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659845 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.683  " "Path #1: Setup slack is 5.683 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.500      3.500  R        clock network delay " "     3.500      3.500  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.500      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\] " "     3.500      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.500      0.000 FF  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[15\]\|q " "     3.500      0.000 FF  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.463 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|datae " "     3.963      0.463 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.083      0.120 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|combout " "     4.083      0.120 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.435 FF    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|datae " "     4.518      0.435 FF    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.093 FF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout " "     4.611      0.093 FF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.195      0.584 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac " "     5.195      0.584 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.386      0.191 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout " "     5.386      0.191 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.890      0.504 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa " "     5.890      0.504 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.116      0.226 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout " "     6.116      0.226 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.930 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf " "     7.046      0.930 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.085      0.039 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout " "     7.085      0.039 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.438      0.353 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena " "     7.438      0.353 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.679      0.241 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "     7.679      0.241 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      3.006  R        clock network delay " "    13.006      3.006  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.442      0.436           clock pessimism removed " "    13.442      0.436           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.362     -0.080           clock uncertainty " "    13.362     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.362      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "    13.362      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.679 " "Data Arrival Time  :     7.679" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.362 " "Data Required Time :    13.362" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.683  " "Slack              :     5.683 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659846 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.252 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.252  " "Path #1: Setup slack is 14.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      1.258  R        clock network delay " "     1.258      1.258  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "     1.258      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q " "     1.258      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.646 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac " "     1.904      0.646 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.097      0.193 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout " "     2.097      0.193 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.519 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf " "     2.616      0.519 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.656      0.040 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     2.656      0.040 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.223      0.567 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     3.223      0.567 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.218 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     3.441      0.218 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.441      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.570      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.084      1.418  F        clock network delay " "    18.084      1.418  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.102      0.018           clock pessimism removed " "    18.102      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.822     -0.280           clock uncertainty " "    17.822     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.822      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.822      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.570 " "Data Arrival Time  :     3.570" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.822 " "Data Required Time :    17.822" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.252  " "Slack              :    14.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659852 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.140  " "Path #1: Hold slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      2.992  R        clock network delay " "     2.992      2.992  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE " "     2.992      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE\|q " "     2.992      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      0.116 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     3.108      0.116 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     3.141      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     3.141      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.028 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.169      0.028 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.485      3.485  R        clock network delay " "     3.485      3.485  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029     -0.456           clock pessimism removed " "     3.029     -0.456           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.000           clock uncertainty " "     3.029      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.029      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.169 " "Data Arrival Time  :     3.169" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.029 " "Data Required Time :     3.029" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659927 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.144  " "Path #1: Hold slack is 0.144 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      1.149  R        clock network delay " "     1.149      1.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.149      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      0.000 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q " "     1.149      0.000 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.385      0.236 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf " "     1.385      0.236 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.410      0.025 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout " "     1.410      0.025 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.410      0.000 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d " "     1.410      0.000 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.435      0.025 RR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.435      0.025 RR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.382      1.382  R        clock network delay " "     1.382      1.382  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291     -0.091           clock pessimism removed " "     1.291     -0.091           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.000           clock uncertainty " "     1.291      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.291      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.435 " "Data Arrival Time  :     1.435" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.291 " "Data Required Time :     1.291" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.144  " "Slack              :     0.144 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659934 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.564 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.564  " "Path #1: Recovery slack is 6.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      3.508  R        clock network delay " "     3.508      3.508  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.508      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.508      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      3.054 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|address_reg\[19\]\|clrn " "     6.562      3.054 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|address_reg\[19\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.793      0.231 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "     6.793      0.231 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.001      3.001  R        clock network delay " "    13.001      3.001  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.437      0.436           clock pessimism removed " "    13.437      0.436           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.357     -0.080           clock uncertainty " "    13.357     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.357      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "    13.357      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.793 " "Data Arrival Time  :     6.793" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.357 " "Data Required Time :    13.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.564  " "Slack              :     6.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659952 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.364 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.364" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659954 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659954 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.364  " "Path #1: Recovery slack is 16.364 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      1.118  R        clock network delay " "     1.118      1.118  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.118      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.118      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670      0.552 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     1.670      0.552 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.231 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     1.901      0.231 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.527      1.861  F        clock network delay " "    18.527      1.861  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.545      0.018           clock pessimism removed " "    18.545      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.265     -0.280           clock uncertainty " "    18.265     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.265      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    18.265      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.901 " "Data Arrival Time  :     1.901" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.265 " "Data Required Time :    18.265" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.364  " "Slack              :    16.364 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659955 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.241 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.241  " "Path #1: Removal slack is 0.241 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.919      0.919  R        clock network delay " "     0.919      0.919  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.919      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.919      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.919      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.919      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.329      0.410 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn " "     1.329      0.410 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.210 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     1.539      0.210 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.316      1.316  R        clock network delay " "     1.316      1.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.298     -0.018           clock pessimism removed " "     1.298     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.298      0.000           clock uncertainty " "     1.298      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.298      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     1.298      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.539 " "Data Arrival Time  :     1.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.298 " "Data Required Time :     1.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.241  " "Slack              :     0.241 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659957 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.359 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.359" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659977 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.359  " "Path #1: Removal slack is 0.359 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      3.017  R        clock network delay " "     3.017      3.017  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.017      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.017      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.402 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0 " "     3.419      0.402 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.554      0.135 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     3.554      0.135 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.644      3.644  R        clock network delay " "     3.644      3.644  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195     -0.449           clock pessimism removed " "     3.195     -0.449           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.000           clock uncertainty " "     3.195      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     3.195      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.554 " "Data Arrival Time  :     3.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.195 " "Data Required Time :     3.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.359  " "Slack              :     0.359 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770659977 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770659977 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504770659979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770660375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770660375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770660375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770660375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504770660375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660375 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.155 " "Worst-case setup slack is 6.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.155               0.000 system_pll_outclk0_clk  " "    6.155               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.601               0.000 altera_reserved_tck  " "   14.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 system_pll_outclk0_clk  " "    0.127               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.022 " "Worst-case recovery slack is 7.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.022               0.000 system_pll_outclk0_clk  " "    7.022               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.492               0.000 altera_reserved_tck  " "   16.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 altera_reserved_tck  " "    0.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 system_pll_outclk0_clk  " "    0.296               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.891               0.000 system_pll_outclk0_clk  " "    3.891               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 ref_clk  " "    9.286               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.420               0.000 altera_reserved_tck  " "   15.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504770660919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660919 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.985 ns " "Worst Case Available Settling Time: 8.985 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504770660953 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770660953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.155 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.155" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.155  " "Path #1: Setup slack is 6.155 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      3.376  R        clock network delay " "     3.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\] " "     3.376      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000 FF  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[15\]\|q " "     3.376      0.000 FF  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.404 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|datae " "     3.780      0.404 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.116 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|combout " "     3.896      0.116 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[26\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.381 FF    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|datae " "     4.277      0.381 FF    IC  inst\|mm_interconnect_0\|router\|Equal0~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.088 FF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout " "     4.365      0.088 FF  CELL  inst\|mm_interconnect_0\|router\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      0.508 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac " "     4.873      0.508 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      0.192 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout " "     5.065      0.192 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.502      0.437 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa " "     5.502      0.437 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.727      0.225 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout " "     5.727      0.225 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.530      0.803 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf " "     6.530      0.803 FF    IC  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.569      0.039 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout " "     6.569      0.039 FF  CELL  inst\|niosii_core\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.874      0.305 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena " "     6.874      0.305 FF    IC  inst\|niosii_core\|cpu\|A_dc_wb_rd_addr_offset\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.090      0.216 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "     7.090      0.216 FF  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.918      2.918  R        clock network delay " "    12.918      2.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.325      0.407           clock pessimism removed " "    13.325      0.407           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.245     -0.080           clock uncertainty " "    13.245     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.245      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\] " "    13.245      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|A_dc_wb_rd_addr_offset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.090 " "Data Arrival Time  :     7.090" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.245 " "Data Required Time :    13.245" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.155  " "Slack              :     6.155 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661029 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.601 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.601" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.601  " "Path #1: Setup slack is 14.601 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\] " "     1.152      0.000     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FWCA1915\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q " "     1.152      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|FWCA1915\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.709      0.557 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac " "     1.709      0.557 FF    IC  nabboc\|pzdyqx_impl_inst\|tdo~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.903      0.194 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout " "     1.903      0.194 FF  CELL  nabboc\|pzdyqx_impl_inst\|tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.450 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf " "     2.353      0.450 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.393      0.040 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     2.393      0.040 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      0.489 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     2.882      0.489 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.218 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     3.100      0.218 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.100      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.226      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.090      1.424  F        clock network delay " "    18.090      1.424  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.107      0.017           clock pessimism removed " "    18.107      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.827     -0.280           clock uncertainty " "    17.827     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.827      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.827      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.226 " "Data Arrival Time  :     3.226" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.827 " "Data Required Time :    17.827" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.601  " "Slack              :    14.601 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661035 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.116 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.116" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661041 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.116  " "Path #1: Hold slack is 0.116 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.035      1.035  R        clock network delay " "     1.035      1.035  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.035      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.035      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.035      0.000 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q " "     1.035      0.000 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      0.205 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf " "     1.240      0.205 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.267      0.027 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout " "     1.267      0.027 RR  CELL  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.267      0.000 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d " "     1.267      0.000 RR    IC  inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_debug_slave_wrapper\|the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.024 RR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.291      0.024 RR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.256      1.256  R        clock network delay " "     1.256      1.256  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175     -0.081           clock pessimism removed " "     1.175     -0.081           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      0.000           clock uncertainty " "     1.175      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\] " "     1.175      0.000      uTh  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.291 " "Data Arrival Time  :     1.291" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.175 " "Data Required Time :     1.175" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.116  " "Slack              :     0.116 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661042 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661117 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.127  " "Path #1: Hold slack is 0.127 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      2.905  R        clock network delay " "     2.905      2.905  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE " "     2.905      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE\|q " "     2.905      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.005      0.100 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     3.005      0.100 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     3.038      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     3.038      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      0.027 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.065      0.027 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      3.364  R        clock network delay " "     3.364      3.364  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938     -0.426           clock pessimism removed " "     2.938     -0.426           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.000           clock uncertainty " "     2.938      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     2.938      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.065 " "Data Arrival Time  :     3.065" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.938 " "Data Required Time :     2.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.127  " "Slack              :     0.127 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661118 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.022 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661134 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.022  " "Path #1: Recovery slack is 7.022 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      3.384  R        clock network delay " "     3.384      3.384  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.384      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.384      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.001      2.617 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|address_reg\[19\]\|clrn " "     6.001      2.617 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|address_reg\[19\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.217      0.216 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "     6.217      0.216 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.912      2.912  R        clock network delay " "    12.912      2.912  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.319      0.407           clock pessimism removed " "    13.319      0.407           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.239     -0.080           clock uncertainty " "    13.239     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.239      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\] " "    13.239      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.217 " "Data Arrival Time  :     6.217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.239 " "Data Required Time :    13.239" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.022  " "Slack              :     7.022 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661135 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.492 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.492" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.492  " "Path #1: Recovery slack is 16.492 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.020      1.020  R        clock network delay " "     1.020      1.020  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.020      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.020      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.020      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.020      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.506      0.486 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tdo\|clrn " "     1.506      0.486 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.216 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "     1.722      0.216 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.477      1.811  F        clock network delay " "    18.477      1.811  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.494      0.017           clock pessimism removed " "    18.494      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.214     -0.280           clock uncertainty " "    18.214     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.214      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "    18.214      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.722 " "Data Arrival Time  :     1.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.214 " "Data Required Time :    18.214" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.492  " "Slack              :    16.492 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661137 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.203 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.203" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.203  " "Path #1: Removal slack is 0.203 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.829      0.829  R        clock network delay " "     0.829      0.829  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.829      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.829      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.829      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.829      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.358 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn " "     1.187      0.358 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.196 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     1.383      0.196 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      1.198  R        clock network delay " "     1.198      1.198  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180     -0.018           clock pessimism removed " "     1.180     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      0.000           clock uncertainty " "     1.180      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav " "     1.180      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.383 " "Data Arrival Time  :     1.383" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.180 " "Data Required Time :     1.180" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.203  " "Slack              :     0.203 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661139 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.296 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661157 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.296  " "Path #1: Removal slack is 0.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      2.927  R        clock network delay " "     2.927      2.927  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.927      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     2.927      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.357 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0 " "     3.284      0.357 RR    IC  inst\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      0.132 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     3.416      0.132 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      3.540  R        clock network delay " "     3.540      3.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120     -0.420           clock pessimism removed " "     3.120     -0.420           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.000           clock uncertainty " "     3.120      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\] " "     3.120      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|out_payload\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.416 " "Data Arrival Time  :     3.416" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.120 " "Data Required Time :     3.120" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.296  " "Slack              :     0.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504770661158 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770661158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770662502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770662502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1643 " "Peak virtual memory: 1643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504770662600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  7 15:51:02 2017 " "Processing ended: Thu Sep  7 15:51:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504770662600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504770662600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504770662600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504770662600 ""}
