- {MinimumRequiredVersion: 4.33.0}
- navi32
- gfx1101
- [Device 73f0]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0, 4]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DataTypeA: 4
  DataTypeB: 4
  DataTypeE: 4
  DestDataType: 4
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StochasticRounding: false
  StridedBatched: true
  SupportUserArgs: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 0
  UseBeta: true
  UseBias: 1
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: false
  UseScaleAlphaVec: 1
  UseScaleCD: false
- - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS0_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 64
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS0_TLDS0_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 16
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12480
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_GSU1_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 16
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 16
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB8_GSU4_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS0_TLDS0_WG16_8_1
    LSCA: 16
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 16
    LVCB: 4
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 2048
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13504
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 9344
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 1152
    LdsOffsetMetadata_Blk: 9344
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS0_WG16_8_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 64
    LSPA: 4
    LSPB: 2
    LVCA: 32
    LVCB: 64
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 25728
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS0_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13504
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 64
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13504
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_GSU1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 64
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 4
    LVCA: 8
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13504
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 4
    LVCA: 8
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 64
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13696
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT256x16x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_LBSPPA8192_LBSPPB512_MIWT4_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 8192
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 17664
    LdsNumElementsAlignedA: 16512
    LdsNumElementsAlignedB: 1152
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16512
    LdsOffsetB_Blk: 49280
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17664
    LdsOffsetMetadata_Blk: 49280
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT256x16x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_GSU1_LBSPPA8192_LBSPPB512_MIWT4_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT256x16x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_LBSPPA8192_LBSPPB128_MIWT4_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 256
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 8192
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 17792
    LdsNumElementsAlignedA: 16512
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16512
    LdsOffsetB_Blk: 49280
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17792
    LdsOffsetMetadata_Blk: 49280
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT256x16x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_GSU1_LBSPPA8192_LBSPPB128_MIWT4_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 32
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12480
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 32
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 12928
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14528
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14976
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 32
    LVCA: 64
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14528
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 32
    LVCA: 64
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14976
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 64
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14976
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14976
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_1_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 25216
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 32
    MacroTileA: 96
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA3072_LBSPPB128_MIWT3_1_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_1_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 25216
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 32
    MacroTileA: 96
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x32x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA3072_LBSPPB128_MIWT3_1_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 16256
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 64
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 16256
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 16
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 64
    LVCB: 32
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 16256
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 12416
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 12416
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 16
    NumLoadsB: 12
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 12
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA4096_LBSPPB1536_MIWT2_3_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 1536
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 27840
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 3200
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA4096_LBSPPB1536_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA4096_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28544
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA4096_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA4096_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 4
    LVCA: 16
    LVCB: 32
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28544
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 3840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 12
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 12
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT128x48x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU1_LBSPPA4096_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA4_GRVWB8_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS1_TLDS0_WG16_8_1
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 2048
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 13504
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 9344
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 1152
    LdsOffsetMetadata_Blk: 9344
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA4_GRVWB8_GSU1_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG16_8_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA512_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG16_8_1
    LSCA: 16
    LSCB: 32
    LSPA: 8
    LSPB: 4
    LVCA: 16
    LVCB: 32
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 14464
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 9344
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 1152
    LdsOffsetMetadata_Blk: 9344
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA512_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG16_8_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG16_8_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 15488
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x64x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG16_8_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x80x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_5_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 27008
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 6400
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 80
    MacroTileA: 64
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 2
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 5
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x80x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_5_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26240
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 18560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 18560
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 96
    MacroTileA: 32
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 1
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB128_MIWT1_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB3072_MIWT2_3_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 3072
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26816
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 6272
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB3072_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28288
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 32
    LVCA: 64
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28288
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 16
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28288
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU2_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB3072_MIWT2_3_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 3072
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26816
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 6272
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA2048_LBSPPB3072_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 8
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28288
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 32
    LVCA: 64
    LVCB: 4
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28288
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 16
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU4_LBSPPA2048_LBSPPB128_MIWT2_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 30336
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 32
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 30336
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 24
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 30336
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU2_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 30336
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 32
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 30336
    LdsNumElementsAlignedA: 6272
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6272
    LdsOffsetB_Blk: 22656
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 22656
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 24
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT96x96x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU4_LBSPPA3072_LBSPPB128_MIWT3_3_NLCA3_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x112x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_7_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 29568
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 8960
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 112
    MacroTileA: 64
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 2
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 7
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x112x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_7_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x112x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_LBSPPA2048_LBSPPB128_MIWT1_7_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 64
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 29568
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 8960
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 112
    MacroTileA: 64
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 16
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 7
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 54
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x112x32_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_MIWT1_7_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 32
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x160x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB128_MIWT1_5_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 4
    LVCB: 4
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 31360
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 12800
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 18560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 18560
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 160
    MacroTileA: 32
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 1
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 55
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x160x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB128_MIWT1_5_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26880
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 56
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 27264
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 57
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_TLDS0_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 16
    LVCA: 64
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26880
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 32
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 32
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 58
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU1_LBSPPA2048_LBSPPB512_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 2
    LVCA: 8
    LVCB: 64
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 27264
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 59
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 27264
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 60
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA2048_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 32
    LSCB: 64
    LSPA: 4
    LSPB: 2
    LVCA: 32
    LVCB: 64
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 61
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 32
    LSCB: 64
    LSPA: 4
    LSPB: 2
    LVCA: 32
    LVCB: 64
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 25728
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 62
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB1_GSU1_LBSPPA1024_LBSPPB128_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 32
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 32
    LVCB: 8
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 63
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_LDSB0_GRVWA1_GRVWB8_GSU4_LBSPPA1024_LBSPPB1024_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28928
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 64
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 2
    LVCA: 8
    LVCB: 64
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 29824
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 65
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_TLDS0_WG32_4_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1024
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 28928
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 4224
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 66
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_LBSPPA2048_LBSPPB1024_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_TLDS1_WG32_4_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 2
    LVCA: 8
    LVCB: 64
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 29824
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 67
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB1_GSU4_LBSPPA2048_LBSPPB128_MIWT2_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG32_4_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_TLDS1_WG64_2_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 32384
    LdsNumElementsAlignedA: 8320
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8320
    LdsOffsetB_Blk: 24704
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8320
    LdsOffsetMetadata_Blk: 24704
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 68
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT64x48x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB128_MIWT1_3_NLCA1_SS1_SU32_SUM0_SUS256_TLDS1_WG64_2_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CUCount: null
    ClusterLocalRead: 1
    CodeObjectVersion: default
    ConvertAfterDS: false
    CustomKernelName: ''
    DepthU: 64
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprSparseMetadata: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    ForceDisableShadowInit: false
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [11, 0, 1]
    InnerUnroll: 1
    InterleaveAlpha: 0
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelLanguage: Assembly
    KernelNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS1_TLDS0_WG16_8_1
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 2
    LVCB: 8
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 2048
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumBytes: 26880
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 8320
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 18560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 18560
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: 0
    LocalReadVectorWidth: 16
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 16
    MIInputPerThreadA: 16
    MIInputPerThreadB: 16
    MIInputPerThreadMetadata: 16
    MIOutputVectorWidth: 1
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporal: -1
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalE: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    PreloadKernArgs: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DataTypeA: 4
      DataTypeB: 4
      DataTypeE: 4
      DestDataType: 4
      F32XdlMathOp: 0
      Gradient: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SetConstStrideBias: []
      SilentHighPrecisionAccumulate: false
      Sparse: 0
      StochasticRounding: false
      StridedBatched: true
      SupportUserArgs: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: 1
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleAB: false
      UseScaleAlphaVec: 1
      UseScaleCD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 69
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_AuxH_AS_SAV_UserArgs_MT16x64x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB2048_MIWT1_1_NLCA1_SS1_SU32_SUM0_SUS256_TLDS0_WG16_8_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 32
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupReduction: false
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
- [2, 3, 0, 1]
- - - [64, 64, 1, 64, 64, 64, 64, 64]
    - [19, 18.2934]
  - - [192, 64, 1, 64, 192, 192, 192, 64]
    - [61, 54.6342]
  - - [320, 64, 1, 64, 320, 320, 320, 64]
    - [56, 91.694]
  - - [448, 64, 1, 64, 448, 448, 448, 64]
    - [17, 128.058]
  - - [576, 64, 1, 64, 576, 576, 576, 64]
    - [69, 178.201]
  - - [704, 64, 1, 64, 704, 704, 704, 64]
    - [12, 211.569]
  - - [832, 64, 1, 64, 832, 832, 832, 64]
    - [17, 251.235]
  - - [960, 64, 1, 64, 960, 960, 960, 64]
    - [57, 278.098]
  - - [64, 192, 1, 64, 64, 64, 64, 64]
    - [62, 53.8302]
  - - [192, 192, 1, 64, 192, 192, 192, 64]
    - [7, 170.79]
  - - [320, 192, 1, 64, 320, 320, 320, 64]
    - [7, 289.459]
  - - [448, 192, 1, 64, 448, 448, 448, 64]
    - [7, 400.817]
  - - [576, 192, 1, 64, 576, 576, 576, 64]
    - [62, 505.563]
  - - [704, 192, 1, 64, 704, 704, 704, 64]
    - [10, 605.816]
  - - [832, 192, 1, 64, 832, 832, 832, 64]
    - [11, 718.986]
  - - [960, 192, 1, 64, 960, 960, 960, 64]
    - [68, 838.146]
  - - [64, 320, 1, 64, 64, 64, 64, 64]
    - [1, 90.9622]
  - - [192, 320, 1, 64, 192, 192, 192, 64]
    - [18, 282.483]
  - - [320, 320, 1, 64, 320, 320, 320, 64]
    - [13, 465.306]
  - - [448, 320, 1, 64, 448, 448, 448, 64]
    - [20, 653.051]
  - - [576, 320, 1, 64, 576, 576, 576, 64]
    - [9, 830.183]
  - - [704, 320, 1, 64, 704, 704, 704, 64]
    - [17, 1004.07]
  - - [832, 320, 1, 64, 832, 832, 832, 64]
    - [7, 1166.32]
  - - [960, 320, 1, 64, 960, 960, 960, 64]
    - [24, 1306.84]
  - - [64, 448, 1, 64, 64, 64, 64, 64]
    - [58, 129.641]
  - - [192, 448, 1, 64, 192, 192, 192, 64]
    - [57, 401.095]
  - - [320, 448, 1, 64, 320, 320, 320, 64]
    - [37, 653.051]
  - - [448, 448, 1, 64, 448, 448, 448, 64]
    - [20, 880.733]
  - - [576, 448, 1, 64, 576, 576, 576, 64]
    - [7, 1140.58]
  - - [704, 448, 1, 64, 704, 704, 704, 64]
    - [22, 1332.39]
  - - [832, 448, 1, 64, 832, 832, 832, 64]
    - [25, 1530.2]
  - - [960, 448, 1, 64, 960, 960, 960, 64]
    - [23, 1725.23]
  - - [64, 576, 1, 64, 64, 64, 64, 64]
    - [7, 174.64]
  - - [192, 576, 1, 64, 192, 192, 192, 64]
    - [68, 497.952]
  - - [320, 576, 1, 64, 320, 320, 320, 64]
    - [7, 857.333]
  - - [448, 576, 1, 64, 448, 448, 448, 64]
    - [68, 1142.95]
  - - [576, 576, 1, 64, 576, 576, 576, 64]
    - [68, 1412.33]
  - - [704, 576, 1, 64, 704, 704, 704, 64]
    - [30, 1654.12]
  - - [832, 576, 1, 64, 832, 832, 832, 64]
    - [22, 1915.79]
  - - [960, 576, 1, 64, 960, 960, 960, 64]
    - [30, 2078.8]
  - - [64, 704, 1, 64, 64, 64, 64, 64]
    - [7, 202.641]
  - - [192, 704, 1, 64, 192, 192, 192, 64]
    - [36, 621.685]
  - - [320, 704, 1, 64, 320, 320, 320, 64]
    - [7, 1006.17]
  - - [448, 704, 1, 64, 448, 448, 448, 64]
    - [26, 1273.99]
  - - [576, 704, 1, 64, 576, 576, 576, 64]
    - [38, 1617.01]
  - - [704, 704, 1, 64, 704, 704, 704, 64]
    - [24, 1916.12]
  - - [832, 704, 1, 64, 832, 832, 832, 64]
    - [25, 2198.76]
  - - [960, 704, 1, 64, 960, 960, 960, 64]
    - [34, 2473.13]
  - - [64, 832, 1, 64, 64, 64, 64, 64]
    - [56, 248.306]
  - - [192, 832, 1, 64, 192, 192, 192, 64]
    - [37, 747.914]
  - - [320, 832, 1, 64, 320, 320, 320, 64]
    - [13, 1163.93]
  - - [448, 832, 1, 64, 448, 448, 448, 64]
    - [25, 1534.14]
  - - [576, 832, 1, 64, 576, 576, 576, 64]
    - [23, 1896.31]
  - - [704, 832, 1, 64, 704, 704, 704, 64]
    - [24, 2166.29]
  - - [832, 832, 1, 64, 832, 832, 832, 64]
    - [24, 2437.61]
  - - [960, 832, 1, 64, 960, 960, 960, 64]
    - [25, 2790.36]
  - - [64, 960, 1, 64, 64, 64, 64, 64]
    - [58, 278.788]
  - - [192, 960, 1, 64, 192, 192, 192, 64]
    - [17, 833.998]
  - - [320, 960, 1, 64, 320, 320, 320, 64]
    - [68, 1354.56]
  - - [448, 960, 1, 64, 448, 448, 448, 64]
    - [22, 1719.3]
  - - [576, 960, 1, 64, 576, 576, 576, 64]
    - [30, 2157.3]
  - - [704, 960, 1, 64, 704, 704, 704, 64]
    - [31, 2554.18]
  - - [832, 960, 1, 64, 832, 832, 832, 64]
    - [22, 2875.11]
  - - [960, 960, 1, 64, 960, 960, 960, 64]
    - [30, 3153.38]
  - - [64, 64, 1, 256, 64, 64, 64, 256]
    - [19, 68.3579]
  - - [192, 64, 1, 256, 192, 192, 192, 256]
    - [8, 205.141]
  - - [320, 64, 1, 256, 320, 320, 320, 256]
    - [57, 352.344]
  - - [448, 64, 1, 256, 448, 448, 448, 256]
    - [17, 498.153]
  - - [576, 64, 1, 256, 576, 576, 576, 256]
    - [19, 666.233]
  - - [704, 64, 1, 256, 704, 704, 704, 256]
    - [57, 809.455]
  - - [832, 64, 1, 256, 832, 832, 832, 256]
    - [17, 953.951]
  - - [960, 64, 1, 256, 960, 960, 960, 256]
    - [57, 1083.65]
  - - [64, 192, 1, 256, 64, 64, 64, 256]
    - [17, 205.946]
  - - [192, 192, 1, 256, 192, 192, 192, 256]
    - [17, 662.98]
  - - [320, 192, 1, 256, 320, 320, 320, 256]
    - [57, 1085.89]
  - - [448, 192, 1, 256, 448, 448, 448, 256]
    - [17, 1482.88]
  - - [576, 192, 1, 256, 576, 576, 576, 256]
    - [23, 1857.77]
  - - [704, 192, 1, 256, 704, 704, 704, 256]
    - [30, 2168.86]
  - - [832, 192, 1, 256, 832, 832, 832, 256]
    - [68, 2590.8]
  - - [960, 192, 1, 256, 960, 960, 960, 256]
    - [40, 2784.73]
  - - [64, 320, 1, 256, 64, 64, 64, 256]
    - [2, 345.506]
  - - [192, 320, 1, 256, 192, 192, 192, 256]
    - [57, 1054.23]
  - - [320, 320, 1, 256, 320, 320, 320, 256]
    - [17, 1689.13]
  - - [448, 320, 1, 256, 448, 448, 448, 256]
    - [17, 2298.86]
  - - [576, 320, 1, 256, 576, 576, 576, 256]
    - [28, 2906.52]
  - - [704, 320, 1, 256, 704, 704, 704, 256]
    - [23, 3296.56]
  - - [832, 320, 1, 256, 832, 832, 832, 256]
    - [39, 3894.82]
  - - [960, 320, 1, 256, 960, 960, 960, 256]
    - [39, 4414.56]
  - - [64, 448, 1, 256, 64, 64, 64, 256]
    - [12, 493.133]
  - - [192, 448, 1, 256, 192, 192, 192, 256]
    - [57, 1484.38]
  - - [320, 448, 1, 256, 320, 320, 320, 256]
    - [17, 2240.62]
  - - [448, 448, 1, 256, 448, 448, 448, 256]
    - [23, 3023.34]
  - - [576, 448, 1, 256, 576, 576, 576, 256]
    - [68, 3757.8]
  - - [704, 448, 1, 256, 704, 704, 704, 256]
    - [40, 4301.68]
  - - [832, 448, 1, 256, 832, 832, 832, 256]
    - [54, 4821.77]
  - - [960, 448, 1, 256, 960, 960, 960, 256]
    - [28, 5597.52]
  - - [64, 576, 1, 256, 64, 64, 64, 256]
    - [56, 655.588]
  - - [192, 576, 1, 256, 192, 192, 192, 256]
    - [22, 1874.38]
  - - [320, 576, 1, 256, 320, 320, 320, 256]
    - [68, 2865.05]
  - - [448, 576, 1, 256, 448, 448, 448, 256]
    - [68, 3904.39]
  - - [576, 576, 1, 256, 576, 576, 576, 256]
    - [42, 4836.96]
  - - [704, 576, 1, 256, 704, 704, 704, 256]
    - [42, 5468.24]
  - - [832, 576, 1, 256, 832, 832, 832, 256]
    - [42, 6409.96]
  - - [960, 576, 1, 256, 960, 960, 960, 256]
    - [48, 7411.6]
  - - [64, 704, 1, 256, 64, 64, 64, 256]
    - [56, 794.403]
  - - [192, 704, 1, 256, 192, 192, 192, 256]
    - [17, 2176.29]
  - - [320, 704, 1, 256, 320, 320, 320, 256]
    - [23, 3348.24]
  - - [448, 704, 1, 256, 448, 448, 448, 256]
    - [34, 4358.57]
  - - [576, 704, 1, 256, 576, 576, 576, 256]
    - [28, 5262.95]
  - - [704, 704, 1, 256, 704, 704, 704, 256]
    - [34, 6358.35]
  - - [832, 704, 1, 256, 832, 832, 832, 256]
    - [41, 6725.71]
  - - [960, 704, 1, 256, 960, 960, 960, 256]
    - [42, 7977.09]
  - - [64, 832, 1, 256, 64, 64, 64, 256]
    - [56, 938.194]
  - - [192, 832, 1, 256, 192, 192, 192, 256]
    - [28, 2544.06]
  - - [320, 832, 1, 256, 320, 320, 320, 256]
    - [68, 3930.76]
  - - [448, 832, 1, 256, 448, 448, 448, 256]
    - [23, 4896.12]
  - - [576, 832, 1, 256, 576, 576, 576, 256]
    - [34, 6207.26]
  - - [704, 832, 1, 256, 704, 704, 704, 256]
    - [23, 6778.92]
  - - [832, 832, 1, 256, 832, 832, 832, 256]
    - [23, 7445.93]
  - - [960, 832, 1, 256, 960, 960, 960, 256]
    - [49, 8842.43]
  - - [64, 960, 1, 256, 64, 64, 64, 256]
    - [36, 1108.82]
  - - [192, 960, 1, 256, 192, 192, 192, 256]
    - [30, 2940.02]
  - - [320, 960, 1, 256, 320, 320, 320, 256]
    - [42, 4553.88]
  - - [448, 960, 1, 256, 448, 448, 448, 256]
    - [42, 5572.17]
  - - [576, 960, 1, 256, 576, 576, 576, 256]
    - [41, 7169.48]
  - - [704, 960, 1, 256, 704, 704, 704, 256]
    - [42, 8247.06]
  - - [832, 960, 1, 256, 832, 832, 832, 256]
    - [49, 8807.96]
  - - [960, 960, 1, 256, 960, 960, 960, 256]
    - [48, 10027.2]
  - - [64, 64, 1, 512, 64, 64, 64, 512]
    - [8, 126.414]
  - - [192, 64, 1, 512, 192, 192, 192, 512]
    - [0, 380.16]
  - - [320, 64, 1, 512, 320, 320, 320, 512]
    - [57, 678.273]
  - - [448, 64, 1, 512, 448, 448, 448, 512]
    - [8, 940.457]
  - - [576, 64, 1, 512, 576, 576, 576, 512]
    - [57, 1225.65]
  - - [704, 64, 1, 512, 704, 704, 704, 512]
    - [17, 1505.35]
  - - [832, 64, 1, 512, 832, 832, 832, 512]
    - [17, 1757.26]
  - - [960, 64, 1, 512, 960, 960, 960, 512]
    - [59, 1944.87]
  - - [64, 192, 1, 512, 64, 64, 64, 512]
    - [63, 394.214]
  - - [192, 192, 1, 512, 192, 192, 192, 512]
    - [56, 1207.61]
  - - [320, 192, 1, 512, 320, 320, 320, 512]
    - [57, 2032.91]
  - - [448, 192, 1, 512, 448, 448, 448, 512]
    - [17, 2661.2]
  - - [576, 192, 1, 512, 576, 576, 576, 512]
    - [64, 3275.0]
  - - [704, 192, 1, 512, 704, 704, 704, 512]
    - [40, 3821.53]
  - - [832, 192, 1, 512, 832, 832, 832, 512]
    - [68, 4591.14]
  - - [960, 192, 1, 512, 960, 960, 960, 512]
    - [68, 5247.4]
  - - [64, 320, 1, 512, 64, 64, 64, 512]
    - [17, 679.812]
  - - [192, 320, 1, 512, 192, 192, 192, 512]
    - [59, 1986.0]
  - - [320, 320, 1, 512, 320, 320, 320, 512]
    - [64, 2942.21]
  - - [448, 320, 1, 512, 448, 448, 448, 512]
    - [17, 3868.37]
  - - [576, 320, 1, 512, 576, 576, 576, 512]
    - [28, 4873.45]
  - - [704, 320, 1, 512, 704, 704, 704, 512]
    - [23, 5621.16]
  - - [832, 320, 1, 512, 832, 832, 832, 512]
    - [39, 6569.55]
  - - [960, 320, 1, 512, 960, 960, 960, 512]
    - [39, 7524.23]
  - - [64, 448, 1, 512, 64, 64, 64, 512]
    - [17, 952.045]
  - - [192, 448, 1, 512, 192, 192, 192, 512]
    - [57, 2659.51]
  - - [320, 448, 1, 512, 320, 320, 320, 512]
    - [57, 3916.88]
  - - [448, 448, 1, 512, 448, 448, 448, 512]
    - [65, 5006.72]
  - - [576, 448, 1, 512, 576, 576, 576, 512]
    - [68, 6465.72]
  - - [704, 448, 1, 512, 704, 704, 704, 512]
    - [42, 7711.77]
  - - [832, 448, 1, 512, 832, 832, 832, 512]
    - [53, 7970.3]
  - - [960, 448, 1, 512, 960, 960, 960, 512]
    - [48, 9078.77]
  - - [64, 576, 1, 512, 64, 64, 64, 512]
    - [8, 1218.88]
  - - [192, 576, 1, 512, 192, 192, 192, 512]
    - [65, 3299.81]
  - - [320, 576, 1, 512, 320, 320, 320, 512]
    - [68, 5221.27]
  - - [448, 576, 1, 512, 448, 448, 448, 512]
    - [42, 6571.69]
  - - [576, 576, 1, 512, 576, 576, 576, 512]
    - [42, 8176.82]
  - - [704, 576, 1, 512, 704, 704, 704, 512]
    - [42, 9029.23]
  - - [832, 576, 1, 512, 832, 832, 832, 512]
    - [42, 10581.2]
  - - [960, 576, 1, 512, 960, 960, 960, 512]
    - [48, 12104.4]
  - - [64, 704, 1, 512, 64, 64, 64, 512]
    - [57, 1505.35]
  - - [192, 704, 1, 512, 192, 192, 192, 512]
    - [28, 3713.86]
  - - [320, 704, 1, 512, 320, 320, 320, 512]
    - [23, 5554.97]
  - - [448, 704, 1, 512, 448, 448, 448, 512]
    - [34, 7451.98]
  - - [576, 704, 1, 512, 576, 576, 576, 512]
    - [34, 8247.16]
  - - [704, 704, 1, 512, 704, 704, 704, 512]
    - [35, 10230.2]
  - - [832, 704, 1, 512, 832, 832, 832, 512]
    - [42, 11072.5]
  - - [960, 704, 1, 512, 960, 960, 960, 512]
    - [42, 12928.7]
  - - [64, 832, 1, 512, 64, 64, 64, 512]
    - [57, 1785.45]
  - - [192, 832, 1, 512, 192, 192, 192, 512]
    - [28, 4405.66]
  - - [320, 832, 1, 512, 320, 320, 320, 512]
    - [68, 6417.99]
  - - [448, 832, 1, 512, 448, 448, 448, 512]
    - [50, 7748.47]
  - - [576, 832, 1, 512, 576, 576, 576, 512]
    - [34, 10066.7]
  - - [704, 832, 1, 512, 704, 704, 704, 512]
    - [34, 10137.0]
  - - [832, 832, 1, 512, 832, 832, 832, 512]
    - [43, 11771.2]
  - - [960, 832, 1, 512, 960, 960, 960, 512]
    - [49, 14150.8]
  - - [64, 960, 1, 512, 64, 64, 64, 512]
    - [8, 2064.87]
  - - [192, 960, 1, 512, 192, 192, 192, 512]
    - [68, 5120.69]
  - - [320, 960, 1, 512, 320, 320, 320, 512]
    - [42, 7796.3]
  - - [448, 960, 1, 512, 448, 448, 448, 512]
    - [42, 9551.53]
  - - [576, 960, 1, 512, 576, 576, 576, 512]
    - [48, 12076.2]
  - - [704, 960, 1, 512, 704, 704, 704, 512]
    - [42, 13245.7]
  - - [832, 960, 1, 512, 832, 832, 832, 512]
    - [49, 14471.3]
  - - [960, 960, 1, 512, 960, 960, 960, 512]
    - [48, 16210.1]
  - - [64, 64, 1, 1024, 64, 64, 64, 1024]
    - [4, 249.52]
  - - [192, 64, 1, 1024, 192, 192, 192, 1024]
    - [60, 768.68]
  - - [320, 64, 1, 1024, 320, 320, 320, 1024]
    - [57, 1245.01]
  - - [448, 64, 1, 1024, 448, 448, 448, 1024]
    - [57, 1744.56]
  - - [576, 64, 1, 1024, 576, 576, 576, 1024]
    - [17, 2126.15]
  - - [704, 64, 1, 1024, 704, 704, 704, 1024]
    - [17, 2608.25]
  - - [832, 64, 1, 1024, 832, 832, 832, 1024]
    - [57, 3075.44]
  - - [960, 64, 1, 1024, 960, 960, 960, 1024]
    - [17, 3539.7]
  - - [64, 192, 1, 1024, 64, 64, 64, 1024]
    - [21, 764.686]
  - - [192, 192, 1, 1024, 192, 192, 192, 1024]
    - [45, 2153.44]
  - - [320, 192, 1, 1024, 320, 320, 320, 1024]
    - [8, 3552.59]
  - - [448, 192, 1, 1024, 448, 448, 448, 1024]
    - [46, 4590.15]
  - - [576, 192, 1, 1024, 576, 576, 576, 1024]
    - [51, 5524.34]
  - - [704, 192, 1, 1024, 704, 704, 704, 1024]
    - [47, 6500.05]
  - - [832, 192, 1, 1024, 832, 832, 832, 1024]
    - [68, 7180.92]
  - - [960, 192, 1, 1024, 960, 960, 960, 1024]
    - [68, 8390.85]
  - - [64, 320, 1, 1024, 64, 64, 64, 1024]
    - [57, 1271.81]
  - - [192, 320, 1, 1024, 192, 192, 192, 1024]
    - [17, 3539.7]
  - - [320, 320, 1, 1024, 320, 320, 320, 1024]
    - [65, 4943.9]
  - - [448, 320, 1, 1024, 448, 448, 448, 1024]
    - [44, 6302.08]
  - - [576, 320, 1, 1024, 576, 576, 576, 1024]
    - [28, 8030.11]
  - - [704, 320, 1, 1024, 704, 704, 704, 1024]
    - [44, 8708.61]
  - - [832, 320, 1, 1024, 832, 832, 832, 1024]
    - [55, 9705.93]
  - - [960, 320, 1, 1024, 960, 960, 960, 1024]
    - [42, 11902.6]
  - - [64, 448, 1, 1024, 64, 64, 64, 1024]
    - [17, 1698.15]
  - - [192, 448, 1, 1024, 192, 192, 192, 1024]
    - [68, 4399.73]
  - - [320, 448, 1, 1024, 320, 320, 320, 1024]
    - [44, 6312.92]
  - - [448, 448, 1, 1024, 448, 448, 448, 1024]
    - [52, 8167.26]
  - - [576, 448, 1, 1024, 576, 576, 576, 1024]
    - [51, 9984.93]
  - - [704, 448, 1, 1024, 704, 704, 704, 1024]
    - [42, 11924.2]
  - - [832, 448, 1, 1024, 832, 832, 832, 1024]
    - [50, 13111.9]
  - - [960, 448, 1, 1024, 960, 960, 960, 1024]
    - [48, 14172.7]
  - - [64, 576, 1, 1024, 64, 64, 64, 1024]
    - [8, 2134.57]
  - - [192, 576, 1, 1024, 192, 192, 192, 1024]
    - [51, 5502.86]
  - - [320, 576, 1, 1024, 320, 320, 320, 1024]
    - [68, 8396.44]
  - - [448, 576, 1, 1024, 448, 448, 448, 1024]
    - [42, 10342.5]
  - - [576, 576, 1, 1024, 576, 576, 576, 1024]
    - [42, 12950.3]
  - - [704, 576, 1, 1024, 704, 704, 704, 1024]
    - [42, 13155.6]
  - - [832, 576, 1, 1024, 832, 832, 832, 1024]
    - [42, 15741.8]
  - - [960, 576, 1, 1024, 960, 960, 960, 1024]
    - [48, 19088.5]
  - - [64, 704, 1, 1024, 64, 64, 64, 1024]
    - [57, 2634.99]
  - - [192, 704, 1, 1024, 192, 192, 192, 1024]
    - [44, 6094.9]
  - - [320, 704, 1, 1024, 320, 320, 320, 1024]
    - [44, 8866.09]
  - - [448, 704, 1, 1024, 448, 448, 448, 1024]
    - [34, 11860.9]
  - - [576, 704, 1, 1024, 576, 576, 576, 1024]
    - [50, 12551.0]
  - - [704, 704, 1, 1024, 704, 704, 704, 1024]
    - [34, 15701.0]
  - - [832, 704, 1, 1024, 832, 832, 832, 1024]
    - [42, 16215.2]
  - - [960, 704, 1, 1024, 960, 960, 960, 1024]
    - [42, 18684.6]
  - - [64, 832, 1, 1024, 64, 64, 64, 1024]
    - [12, 3135.57]
  - - [192, 832, 1, 1024, 192, 192, 192, 1024]
    - [44, 7026.69]
  - - [320, 832, 1, 1024, 320, 320, 320, 1024]
    - [44, 10292.2]
  - - [448, 832, 1, 1024, 448, 448, 448, 1024]
    - [50, 12742.3]
  - - [576, 832, 1, 1024, 576, 576, 576, 1024]
    - [34, 14873.4]
  - - [704, 832, 1, 1024, 704, 704, 704, 1024]
    - [48, 15429.2]
  - - [832, 832, 1, 1024, 832, 832, 832, 1024]
    - [48, 17911.9]
  - - [960, 832, 1, 1024, 960, 960, 960, 1024]
    - [48, 21476.2]
  - - [64, 960, 1, 1024, 64, 64, 64, 1024]
    - [57, 3583.96]
  - - [192, 960, 1, 1024, 192, 192, 192, 1024]
    - [68, 8276.6]
  - - [320, 960, 1, 1024, 320, 320, 320, 1024]
    - [42, 12204.8]
  - - [448, 960, 1, 1024, 448, 448, 448, 1024]
    - [42, 14278.6]
  - - [576, 960, 1, 1024, 576, 576, 576, 1024]
    - [48, 18666.5]
  - - [704, 960, 1, 1024, 704, 704, 704, 1024]
    - [42, 18692.5]
  - - [832, 960, 1, 1024, 832, 832, 832, 1024]
    - [48, 21572.5]
  - - [960, 960, 1, 1024, 960, 960, 960, 1024]
    - [48, 22931.7]
  - - [64, 64, 1, 2048, 64, 64, 64, 2048]
    - [21, 482.811]
  - - [192, 64, 1, 2048, 192, 192, 192, 2048]
    - [60, 1481.74]
  - - [320, 64, 1, 2048, 320, 320, 320, 2048]
    - [14, 2219.91]
  - - [448, 64, 1, 2048, 448, 448, 448, 2048]
    - [66, 3000.68]
  - - [576, 64, 1, 2048, 576, 576, 576, 2048]
    - [29, 3685.59]
  - - [704, 64, 1, 2048, 704, 704, 704, 2048]
    - [27, 4383.8]
  - - [832, 64, 1, 2048, 832, 832, 832, 2048]
    - [46, 4966.05]
  - - [960, 64, 1, 2048, 960, 960, 960, 2048]
    - [46, 5696.46]
  - - [64, 64, 1, 4096, 64, 64, 64, 4096]
    - [60, 856.024]
  - - [192, 64, 1, 4096, 192, 192, 192, 4096]
    - [14, 2435.66]
  - - [320, 64, 1, 4096, 320, 320, 320, 4096]
    - [21, 3759.26]
  - - [448, 64, 1, 4096, 448, 448, 448, 4096]
    - [67, 5096.36]
  - - [576, 64, 1, 4096, 576, 576, 576, 4096]
    - [29, 6011.18]
  - - [704, 64, 1, 4096, 704, 704, 704, 4096]
    - [67, 6934.17]
  - - [832, 64, 1, 4096, 832, 832, 832, 4096]
    - [46, 7970.47]
  - - [960, 64, 1, 4096, 960, 960, 960, 4096]
    - [46, 8976.89]
  - - [1280, 1280, 1, 64, 1280, 1280, 1280, 64]
    - [31, 4736.33]
  - - [1536, 1280, 1, 64, 1536, 1536, 1536, 64]
    - [31, 5237.64]
  - - [1792, 1280, 1, 64, 1792, 1792, 1792, 64]
    - [31, 5777.51]
  - - [2048, 1280, 1, 64, 2048, 2048, 2048, 64]
    - [16, 5802.45]
  - - [1280, 1536, 1, 64, 1280, 1280, 1280, 64]
    - [32, 5412.24]
  - - [1536, 1536, 1, 64, 1536, 1536, 1536, 64]
    - [32, 5822.28]
  - - [1792, 1536, 1, 64, 1792, 1792, 1792, 64]
    - [30, 6545.32]
  - - [2048, 1536, 1, 64, 2048, 2048, 2048, 64]
    - [15, 6271.08]
  - - [1280, 1792, 1, 64, 1280, 1280, 1280, 64]
    - [25, 5637.72]
  - - [1536, 1792, 1, 64, 1536, 1536, 1536, 64]
    - [31, 6390.97]
  - - [1792, 1792, 1, 64, 1792, 1792, 1792, 64]
    - [31, 7038.63]
  - - [2048, 1792, 1, 64, 2048, 2048, 2048, 64]
    - [15, 6847.04]
  - - [1280, 2048, 1, 64, 1280, 1280, 1280, 64]
    - [22, 6062.34]
  - - [1536, 2048, 1, 64, 1536, 1536, 1536, 64]
    - [30, 6955.61]
  - - [1792, 2048, 1, 64, 1792, 1792, 1792, 64]
    - [31, 7466.14]
  - - [2048, 2048, 1, 64, 2048, 2048, 2048, 64]
    - [15, 7130.8]
  - - [1280, 1280, 1, 256, 1280, 1280, 1280, 256]
    - [33, 12708.3]
  - - [1536, 1280, 1, 256, 1536, 1536, 1536, 256]
    - [48, 13759.7]
  - - [1792, 1280, 1, 256, 1792, 1792, 1792, 256]
    - [33, 14836.2]
  - - [2048, 1280, 1, 256, 2048, 2048, 2048, 256]
    - [33, 15542.0]
  - - [1280, 1536, 1, 256, 1280, 1280, 1280, 256]
    - [41, 14100.9]
  - - [1536, 1536, 1, 256, 1536, 1536, 1536, 256]
    - [41, 15244.9]
  - - [1792, 1536, 1, 256, 1792, 1792, 1792, 256]
    - [41, 16588.0]
  - - [2048, 1536, 1, 256, 2048, 2048, 2048, 256]
    - [33, 16565.3]
  - - [1280, 1792, 1, 256, 1280, 1280, 1280, 256]
    - [41, 14989.8]
  - - [1536, 1792, 1, 256, 1536, 1536, 1536, 256]
    - [41, 15868.9]
  - - [1792, 1792, 1, 256, 1792, 1792, 1792, 256]
    - [41, 17303.9]
  - - [2048, 1792, 1, 256, 2048, 2048, 2048, 256]
    - [33, 16622.0]
  - - [1280, 2048, 1, 256, 1280, 1280, 1280, 256]
    - [41, 15466.8]
  - - [1536, 2048, 1, 256, 1536, 1536, 1536, 256]
    - [48, 17040.5]
  - - [1792, 2048, 1, 256, 1792, 1792, 1792, 256]
    - [34, 17002.5]
  - - [2048, 2048, 1, 256, 2048, 2048, 2048, 256]
    - [33, 17597.1]
  - - [1280, 1280, 1, 512, 1280, 1280, 1280, 512]
    - [48, 18844.9]
  - - [1536, 1280, 1, 512, 1536, 1536, 1536, 512]
    - [48, 20919.9]
  - - [1792, 1280, 1, 512, 1792, 1792, 1792, 512]
    - [48, 19861.9]
  - - [2048, 1280, 1, 512, 2048, 2048, 2048, 512]
    - [34, 20493.4]
  - - [1280, 1536, 1, 512, 1280, 1280, 1280, 512]
    - [34, 20854.6]
  - - [1536, 1536, 1, 512, 1536, 1536, 1536, 512]
    - [42, 20937.5]
  - - [1792, 1536, 1, 512, 1792, 1792, 1792, 512]
    - [34, 22381.0]
  - - [2048, 1536, 1, 512, 2048, 2048, 2048, 512]
    - [48, 22836.5]
  - - [1280, 1792, 1, 512, 1280, 1280, 1280, 512]
    - [42, 20615.0]
  - - [1536, 1792, 1, 512, 1536, 1536, 1536, 512]
    - [48, 22311.9]
  - - [1792, 1792, 1, 512, 1792, 1792, 1792, 512]
    - [48, 22979.8]
  - - [2048, 1792, 1, 512, 2048, 2048, 2048, 512]
    - [34, 23114.5]
  - - [1280, 2048, 1, 512, 1280, 1280, 1280, 512]
    - [48, 21475.4]
  - - [1536, 2048, 1, 512, 1536, 1536, 1536, 512]
    - [48, 24202.3]
  - - [1792, 2048, 1, 512, 1792, 1792, 1792, 512]
    - [48, 24156.0]
  - - [2048, 2048, 1, 512, 2048, 2048, 2048, 512]
    - [48, 23893.6]
  - - [1280, 1280, 1, 1024, 1280, 1280, 1280, 1024]
    - [34, 23990.6]
  - - [1536, 1280, 1, 1024, 1536, 1536, 1536, 1024]
    - [48, 27113.8]
  - - [1792, 1280, 1, 1024, 1792, 1792, 1792, 1024]
    - [48, 26089.9]
  - - [2048, 1280, 1, 1024, 2048, 2048, 2048, 1024]
    - [48, 26493.2]
  - - [1280, 1536, 1, 1024, 1280, 1280, 1280, 1024]
    - [48, 26340.4]
  - - [1536, 1536, 1, 1024, 1536, 1536, 1536, 1024]
    - [42, 26928.2]
  - - [1792, 1536, 1, 1024, 1792, 1792, 1792, 1024]
    - [48, 28967.1]
  - - [2048, 1536, 1, 1024, 2048, 2048, 2048, 1024]
    - [48, 30539.6]
  - - [1280, 1792, 1, 1024, 1280, 1280, 1280, 1024]
    - [48, 26446.8]
  - - [1536, 1792, 1, 1024, 1536, 1536, 1536, 1024]
    - [48, 28303.9]
  - - [1792, 1792, 1, 1024, 1792, 1792, 1792, 1024]
    - [48, 29366.2]
  - - [2048, 1792, 1, 1024, 2048, 2048, 2048, 1024]
    - [48, 30465.2]
  - - [1280, 2048, 1, 1024, 1280, 1280, 1280, 1024]
    - [48, 28459.5]
  - - [1536, 2048, 1, 1024, 1536, 1536, 1536, 1024]
    - [48, 31299.3]
  - - [1792, 2048, 1, 1024, 1792, 1792, 1792, 1024]
    - [48, 30734.4]
  - - [2048, 2048, 1, 1024, 2048, 2048, 2048, 1024]
    - [48, 30528.6]
  - - [1280, 1280, 1, 2048, 1280, 1280, 1280, 2048]
    - [48, 28015.3]
  - - [1536, 1280, 1, 2048, 1536, 1536, 1536, 2048]
    - [48, 32407.7]
  - - [1792, 1280, 1, 2048, 1792, 1792, 1792, 2048]
    - [48, 31110.8]
  - - [2048, 1280, 1, 2048, 2048, 2048, 2048, 2048]
    - [48, 31373.0]
  - - [1280, 1536, 1, 2048, 1280, 1280, 1280, 2048]
    - [48, 32161.7]
  - - [1536, 1536, 1, 2048, 1536, 1536, 1536, 2048]
    - [50, 30465.6]
  - - [1792, 1536, 1, 2048, 1792, 1792, 1792, 2048]
    - [48, 34126.2]
  - - [2048, 1536, 1, 2048, 2048, 2048, 2048, 2048]
    - [48, 36021.5]
  - - [1280, 1792, 1, 2048, 1280, 1280, 1280, 2048]
    - [48, 31767.4]
  - - [1536, 1792, 1, 2048, 1536, 1536, 1536, 2048]
    - [48, 33163.6]
  - - [1792, 1792, 1, 2048, 1792, 1792, 1792, 2048]
    - [48, 33364.8]
  - - [2048, 1792, 1, 2048, 2048, 2048, 2048, 2048]
    - [48, 33598.1]
  - - [1280, 2048, 1, 2048, 1280, 1280, 1280, 2048]
    - [48, 33097.2]
  - - [1536, 2048, 1, 2048, 1536, 1536, 1536, 2048]
    - [48, 36555.1]
  - - [1792, 2048, 1, 2048, 1792, 1792, 1792, 2048]
    - [48, 35079.1]
  - - [2048, 2048, 1, 2048, 2048, 2048, 2048, 2048]
    - [48, 34855.0]
  - - [1280, 1280, 1, 4096, 1280, 1280, 1280, 4096]
    - [51, 32309.8]
  - - [1536, 1280, 1, 4096, 1536, 1536, 1536, 4096]
    - [48, 36031.0]
  - - [1792, 1280, 1, 4096, 1792, 1792, 1792, 4096]
    - [48, 34281.4]
  - - [2048, 1280, 1, 4096, 2048, 2048, 2048, 4096]
    - [48, 34178.7]
  - - [1280, 1536, 1, 4096, 1280, 1280, 1280, 4096]
    - [48, 35781.2]
  - - [1536, 1536, 1, 4096, 1536, 1536, 1536, 4096]
    - [50, 34746.7]
  - - [1792, 1536, 1, 4096, 1792, 1792, 1792, 4096]
    - [48, 37551.3]
  - - [2048, 1536, 1, 4096, 2048, 2048, 2048, 4096]
    - [48, 39283.7]
  - - [1280, 1792, 1, 4096, 1280, 1280, 1280, 4096]
    - [48, 35367.9]
  - - [1536, 1792, 1, 4096, 1536, 1536, 1536, 4096]
    - [50, 36206.7]
  - - [1792, 1792, 1, 4096, 1792, 1792, 1792, 4096]
    - [48, 36276.1]
  - - [2048, 1792, 1, 4096, 2048, 2048, 2048, 4096]
    - [48, 38027.9]
  - - [1280, 2048, 1, 4096, 1280, 1280, 1280, 4096]
    - [48, 35901.3]
  - - [1536, 2048, 1, 4096, 1536, 1536, 1536, 4096]
    - [48, 39490.3]
  - - [1792, 2048, 1, 4096, 1792, 1792, 1792, 4096]
    - [48, 39057.5]
  - - [2048, 2048, 1, 4096, 2048, 2048, 2048, 4096]
    - [48, 36779.0]
  - - [2560, 2560, 1, 64, 2560, 2560, 2560, 64]
    - [31, 9294.14]
  - - [3072, 2560, 1, 64, 3072, 3072, 3072, 64]
    - [31, 9576.31]
  - - [3584, 2560, 1, 64, 3584, 3584, 3584, 64]
    - [30, 10034.6]
  - - [4096, 2560, 1, 64, 4096, 4096, 4096, 64]
    - [15, 9180.04]
  - - [2560, 3072, 1, 64, 2560, 2560, 2560, 64]
    - [32, 9662.72]
  - - [3072, 3072, 1, 64, 3072, 3072, 3072, 64]
    - [31, 10274.6]
  - - [3584, 3072, 1, 64, 3584, 3584, 3584, 64]
    - [30, 10692.0]
  - - [4096, 3072, 1, 64, 4096, 4096, 4096, 64]
    - [16, 9571.88]
  - - [2560, 3584, 1, 64, 2560, 2560, 2560, 64]
    - [31, 10161.2]
  - - [3072, 3584, 1, 64, 3072, 3072, 3072, 64]
    - [31, 10751.7]
  - - [3584, 3584, 1, 64, 3584, 3584, 3584, 64]
    - [31, 11073.7]
  - - [4096, 3584, 1, 64, 4096, 4096, 4096, 64]
    - [16, 9904.64]
  - - [2560, 4096, 1, 64, 2560, 2560, 2560, 64]
    - [30, 10474.6]
  - - [3072, 4096, 1, 64, 3072, 3072, 3072, 64]
    - [31, 10998.0]
  - - [3584, 4096, 1, 64, 3584, 3584, 3584, 64]
    - [31, 11350.7]
  - - [4096, 4096, 1, 64, 4096, 4096, 4096, 64]
    - [16, 10022.1]
  - - [2560, 2560, 1, 256, 2560, 2560, 2560, 256]
    - [41, 20724.8]
  - - [3072, 2560, 1, 256, 3072, 3072, 3072, 256]
    - [41, 21335.6]
  - - [3584, 2560, 1, 256, 3584, 3584, 3584, 256]
    - [42, 22195.9]
  - - [4096, 2560, 1, 256, 4096, 4096, 4096, 256]
    - [34, 22394.5]
  - - [2560, 3072, 1, 256, 2560, 2560, 2560, 256]
    - [41, 22119.5]
  - - [3072, 3072, 1, 256, 3072, 3072, 3072, 256]
    - [48, 22805.2]
  - - [3584, 3072, 1, 256, 3584, 3584, 3584, 256]
    - [42, 23765.1]
  - - [4096, 3072, 1, 256, 4096, 4096, 4096, 256]
    - [34, 23879.4]
  - - [2560, 3584, 1, 256, 2560, 2560, 2560, 256]
    - [41, 21927.5]
  - - [3072, 3584, 1, 256, 3072, 3072, 3072, 256]
    - [34, 23113.3]
  - - [3584, 3584, 1, 256, 3584, 3584, 3584, 256]
    - [34, 24017.2]
  - - [4096, 3584, 1, 256, 4096, 4096, 4096, 256]
    - [34, 24248.8]
  - - [2560, 4096, 1, 256, 2560, 2560, 2560, 256]
    - [48, 23110.8]
  - - [3072, 4096, 1, 256, 3072, 3072, 3072, 256]
    - [48, 23667.0]
  - - [3584, 4096, 1, 256, 3584, 3584, 3584, 256]
    - [48, 24721.8]
  - - [4096, 4096, 1, 256, 4096, 4096, 4096, 256]
    - [34, 24390.1]
  - - [2560, 2560, 1, 512, 2560, 2560, 2560, 512]
    - [48, 28669.9]
  - - [3072, 2560, 1, 512, 3072, 3072, 3072, 512]
    - [48, 29505.8]
  - - [3584, 2560, 1, 512, 3584, 3584, 3584, 512]
    - [48, 30026.2]
  - - [4096, 2560, 1, 512, 4096, 4096, 4096, 512]
    - [48, 30511.0]
  - - [2560, 3072, 1, 512, 2560, 2560, 2560, 512]
    - [48, 29913.5]
  - - [3072, 3072, 1, 512, 3072, 3072, 3072, 512]
    - [48, 31144.0]
  - - [3584, 3072, 1, 512, 3584, 3584, 3584, 512]
    - [48, 32251.9]
  - - [4096, 3072, 1, 512, 4096, 4096, 4096, 512]
    - [48, 32029.8]
  - - [2560, 3584, 1, 512, 2560, 2560, 2560, 512]
    - [48, 30277.8]
  - - [3072, 3584, 1, 512, 3072, 3072, 3072, 512]
    - [48, 31609.9]
  - - [3584, 3584, 1, 512, 3584, 3584, 3584, 512]
    - [48, 32092.5]
  - - [4096, 3584, 1, 512, 4096, 4096, 4096, 512]
    - [48, 32547.0]
  - - [2560, 4096, 1, 512, 2560, 2560, 2560, 512]
    - [48, 30982.9]
  - - [3072, 4096, 1, 512, 3072, 3072, 3072, 512]
    - [48, 32831.2]
  - - [3584, 4096, 1, 512, 3584, 3584, 3584, 512]
    - [48, 33135.3]
  - - [4096, 4096, 1, 512, 4096, 4096, 4096, 512]
    - [48, 32827.1]
  - - [2560, 2560, 1, 1024, 2560, 2560, 2560, 1024]
    - [48, 35219.5]
  - - [3072, 2560, 1, 1024, 3072, 3072, 3072, 1024]
    - [48, 36523.7]
  - - [3584, 2560, 1, 1024, 3584, 3584, 3584, 1024]
    - [48, 36619.7]
  - - [4096, 2560, 1, 1024, 4096, 4096, 4096, 1024]
    - [48, 37242.4]
  - - [2560, 3072, 1, 1024, 2560, 2560, 2560, 1024]
    - [48, 36842.0]
  - - [3072, 3072, 1, 1024, 3072, 3072, 3072, 1024]
    - [48, 37663.8]
  - - [3584, 3072, 1, 1024, 3584, 3584, 3584, 1024]
    - [48, 37800.0]
  - - [4096, 3072, 1, 1024, 4096, 4096, 4096, 1024]
    - [48, 38330.2]
  - - [2560, 3584, 1, 1024, 2560, 2560, 2560, 1024]
    - [48, 36677.0]
  - - [3072, 3584, 1, 1024, 3072, 3072, 3072, 1024]
    - [48, 37819.0]
  - - [3584, 3584, 1, 1024, 3584, 3584, 3584, 1024]
    - [48, 37874.3]
  - - [4096, 3584, 1, 1024, 4096, 4096, 4096, 1024]
    - [48, 38224.7]
  - - [2560, 4096, 1, 1024, 2560, 2560, 2560, 1024]
    - [48, 37960.7]
  - - [3072, 4096, 1, 1024, 3072, 3072, 3072, 1024]
    - [48, 38938.4]
  - - [3584, 4096, 1, 1024, 3584, 3584, 3584, 1024]
    - [48, 38067.5]
  - - [4096, 4096, 1, 1024, 4096, 4096, 4096, 1024]
    - [48, 39221.4]
  - - [2560, 2560, 1, 2048, 2560, 2560, 2560, 2048]
    - [48, 37610.3]
  - - [3072, 2560, 1, 2048, 3072, 3072, 3072, 2048]
    - [48, 40085.1]
  - - [3584, 2560, 1, 2048, 3584, 3584, 3584, 2048]
    - [48, 39244.5]
  - - [4096, 2560, 1, 2048, 4096, 4096, 4096, 2048]
    - [48, 40639.4]
  - - [2560, 3072, 1, 2048, 2560, 2560, 2560, 2048]
    - [48, 40137.1]
  - - [3072, 3072, 1, 2048, 3072, 3072, 3072, 2048]
    - [48, 40269.4]
  - - [3584, 3072, 1, 2048, 3584, 3584, 3584, 2048]
    - [48, 40533.9]
  - - [4096, 3072, 1, 2048, 4096, 4096, 4096, 2048]
    - [48, 41591.9]
  - - [2560, 3584, 1, 2048, 2560, 2560, 2560, 2048]
    - [48, 39489.0]
  - - [3072, 3584, 1, 2048, 3072, 3072, 3072, 2048]
    - [48, 40627.8]
  - - [3584, 3584, 1, 2048, 3584, 3584, 3584, 2048]
    - [48, 40218.4]
  - - [4096, 3584, 1, 2048, 4096, 4096, 4096, 2048]
    - [48, 40973.4]
  - - [2560, 4096, 1, 2048, 2560, 2560, 2560, 2048]
    - [48, 40745.4]
  - - [3072, 4096, 1, 2048, 3072, 3072, 3072, 2048]
    - [48, 40821.1]
  - - [3584, 4096, 1, 2048, 3584, 3584, 3584, 2048]
    - [48, 40985.4]
  - - [4096, 4096, 1, 2048, 4096, 4096, 4096, 2048]
    - [48, 41257.1]
  - - [2560, 2560, 1, 4096, 2560, 2560, 2560, 4096]
    - [48, 39286.9]
  - - [3072, 2560, 1, 4096, 3072, 3072, 3072, 4096]
    - [48, 41866.3]
  - - [3584, 2560, 1, 4096, 3584, 3584, 3584, 4096]
    - [48, 40924.2]
  - - [4096, 2560, 1, 4096, 4096, 4096, 4096, 4096]
    - [48, 42148.9]
  - - [2560, 3072, 1, 4096, 2560, 2560, 2560, 4096]
    - [48, 41813.9]
  - - [3072, 3072, 1, 4096, 3072, 3072, 3072, 4096]
    - [48, 42344.5]
  - - [3584, 3072, 1, 4096, 3584, 3584, 3584, 4096]
    - [48, 42275.5]
  - - [4096, 3072, 1, 4096, 4096, 4096, 4096, 4096]
    - [48, 42958.6]
  - - [2560, 3584, 1, 4096, 2560, 2560, 2560, 4096]
    - [48, 41425.5]
  - - [3072, 3584, 1, 4096, 3072, 3072, 3072, 4096]
    - [48, 42258.3]
  - - [3584, 3584, 1, 4096, 3584, 3584, 3584, 4096]
    - [48, 41693.2]
  - - [4096, 3584, 1, 4096, 4096, 4096, 4096, 4096]
    - [48, 42385.4]
  - - [2560, 4096, 1, 4096, 2560, 2560, 2560, 4096]
    - [48, 42507.4]
  - - [3072, 4096, 1, 4096, 3072, 3072, 3072, 4096]
    - [48, 43056.6]
  - - [3584, 4096, 1, 4096, 3584, 3584, 3584, 4096]
    - [48, 42373.6]
  - - [4096, 4096, 1, 4096, 4096, 4096, 4096, 4096]
    - [48, 42871.5]
  - - [1, 1, 1, 1, 1, 1, 1, 1]
    - [5, 7.07489e-05]
  - - [1, 1, 1, 64, 1, 1, 1, 64]
    - [20, 0.00444151]
  - - [1, 64, 1, 1, 1, 1, 1, 1]
    - [20, 0.00423855]
  - - [64, 1, 1, 1, 64, 64, 64, 1]
    - [56, 0.00428108]
  - - [64, 64, 1, 1, 64, 64, 64, 1]
    - [9, 0.285545]
  - - [64, 1, 1, 64, 64, 64, 64, 64]
    - [3, 0.2796]
  - - [1, 64, 1, 64, 1, 1, 1, 64]
    - [6, 0.275556]
- null
- null
- DeviceEfficiency
- GridBased
