Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 04:58:45 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram/post_route_timing.rpt
| Design       : td_fused_top_tdf10_adjustments_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ce1                            ram_reg/ENBWREN                inf           
addr0[4]                       ram_reg/ADDRARDADDR[10]        inf           
addr0[5]                       ram_reg/ADDRARDADDR[11]        inf           
addr0[6]                       ram_reg/ADDRARDADDR[12]        inf           
addr0[7]                       ram_reg/ADDRARDADDR[13]        inf           
addr0[8]                       ram_reg/ADDRARDADDR[14]        inf           
addr0[0]                       ram_reg/ADDRARDADDR[6]         inf           
addr0[1]                       ram_reg/ADDRARDADDR[7]         inf           
addr0[2]                       ram_reg/ADDRARDADDR[8]         inf           
addr0[3]                       ram_reg/ADDRARDADDR[9]         inf           
addr1[4]                       ram_reg/ADDRBWRADDR[10]        inf           
addr1[5]                       ram_reg/ADDRBWRADDR[11]        inf           
addr1[6]                       ram_reg/ADDRBWRADDR[12]        inf           
addr1[7]                       ram_reg/ADDRBWRADDR[13]        inf           
addr1[8]                       ram_reg/ADDRBWRADDR[14]        inf           
addr1[0]                       ram_reg/ADDRBWRADDR[6]         inf           
addr1[1]                       ram_reg/ADDRBWRADDR[7]         inf           
addr1[2]                       ram_reg/ADDRBWRADDR[8]         inf           
addr1[3]                       ram_reg/ADDRBWRADDR[9]         inf           
d1[0]                          ram_reg/DIADI[0]               inf           
d1[10]                         ram_reg/DIADI[10]              inf           
d1[11]                         ram_reg/DIADI[11]              inf           
d1[12]                         ram_reg/DIADI[12]              inf           
d1[13]                         ram_reg/DIADI[13]              inf           
d1[14]                         ram_reg/DIADI[14]              inf           
d1[15]                         ram_reg/DIADI[15]              inf           
d1[16]                         ram_reg/DIADI[16]              inf           
d1[17]                         ram_reg/DIADI[17]              inf           
d1[18]                         ram_reg/DIADI[18]              inf           
d1[19]                         ram_reg/DIADI[19]              inf           
d1[1]                          ram_reg/DIADI[1]               inf           
d1[20]                         ram_reg/DIADI[20]              inf           
d1[21]                         ram_reg/DIADI[21]              inf           
d1[22]                         ram_reg/DIADI[22]              inf           
d1[23]                         ram_reg/DIADI[23]              inf           
d1[24]                         ram_reg/DIADI[24]              inf           
d1[25]                         ram_reg/DIADI[25]              inf           
d1[26]                         ram_reg/DIADI[26]              inf           
d1[27]                         ram_reg/DIADI[27]              inf           
d1[28]                         ram_reg/DIADI[28]              inf           
d1[29]                         ram_reg/DIADI[29]              inf           
d1[2]                          ram_reg/DIADI[2]               inf           
d1[30]                         ram_reg/DIADI[30]              inf           
d1[31]                         ram_reg/DIADI[31]              inf           
d1[3]                          ram_reg/DIADI[3]               inf           
d1[4]                          ram_reg/DIADI[4]               inf           
d1[5]                          ram_reg/DIADI[5]               inf           
d1[6]                          ram_reg/DIADI[6]               inf           
d1[7]                          ram_reg/DIADI[7]               inf           
d1[8]                          ram_reg/DIADI[8]               inf           
d1[9]                          ram_reg/DIADI[9]               inf           
d1[32]                         ram_reg/DIBDI[0]               inf           
d1[42]                         ram_reg/DIBDI[10]              inf           
d1[43]                         ram_reg/DIBDI[11]              inf           
d1[44]                         ram_reg/DIBDI[12]              inf           
d1[45]                         ram_reg/DIBDI[13]              inf           
d1[46]                         ram_reg/DIBDI[14]              inf           
d1[47]                         ram_reg/DIBDI[15]              inf           
d1[33]                         ram_reg/DIBDI[1]               inf           
d1[34]                         ram_reg/DIBDI[2]               inf           
d1[35]                         ram_reg/DIBDI[3]               inf           
d1[36]                         ram_reg/DIBDI[4]               inf           
d1[37]                         ram_reg/DIBDI[5]               inf           
d1[38]                         ram_reg/DIBDI[6]               inf           
d1[39]                         ram_reg/DIBDI[7]               inf           
d1[40]                         ram_reg/DIBDI[8]               inf           
d1[41]                         ram_reg/DIBDI[9]               inf           
ce0                            ram_reg/ENARDEN                inf           
ce1                            ram_reg/WEBWE[0]               inf           
ce1                            ram_reg/WEBWE[1]               inf           
ce1                            ram_reg/WEBWE[2]               inf           
ce1                            ram_reg/WEBWE[3]               inf           
ce1                            ram_reg/WEBWE[4]               inf           
ce1                            ram_reg/WEBWE[5]               inf           
ce1                            ram_reg/WEBWE[6]               inf           
ce1                            ram_reg/WEBWE[7]               inf           
ram_reg/CLKARDCLK              q0[0]                          inf           
ram_reg/CLKARDCLK              q0[10]                         inf           
ram_reg/CLKARDCLK              q0[11]                         inf           
ram_reg/CLKARDCLK              q0[12]                         inf           
ram_reg/CLKARDCLK              q0[13]                         inf           
ram_reg/CLKARDCLK              q0[14]                         inf           
ram_reg/CLKARDCLK              q0[15]                         inf           
ram_reg/CLKARDCLK              q0[16]                         inf           
ram_reg/CLKARDCLK              q0[17]                         inf           
ram_reg/CLKARDCLK              q0[18]                         inf           
ram_reg/CLKARDCLK              q0[19]                         inf           
ram_reg/CLKARDCLK              q0[1]                          inf           
ram_reg/CLKARDCLK              q0[20]                         inf           
ram_reg/CLKARDCLK              q0[21]                         inf           
ram_reg/CLKARDCLK              q0[22]                         inf           
ram_reg/CLKARDCLK              q0[23]                         inf           
ram_reg/CLKARDCLK              q0[24]                         inf           
ram_reg/CLKARDCLK              q0[25]                         inf           
ram_reg/CLKARDCLK              q0[26]                         inf           
ram_reg/CLKARDCLK              q0[27]                         inf           
ram_reg/CLKARDCLK              q0[28]                         inf           
ram_reg/CLKARDCLK              q0[29]                         inf           
ram_reg/CLKARDCLK              q0[2]                          inf           
ram_reg/CLKARDCLK              q0[30]                         inf           



