

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_424_3'
================================================================
* Date:           Sun Oct 12 10:45:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_424_3  |        ?|        ?|         ?|          -|          -|  32768|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = load i16 %i" [activation_accelerator.cpp:424]   --->   Operation 9 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.10ns)   --->   "%icmp_ln424 = icmp_eq  i16 %i_4, i16 32768" [activation_accelerator.cpp:424]   --->   Operation 10 'icmp' 'icmp_ln424' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln424 = add i16 %i_4, i16 1" [activation_accelerator.cpp:424]   --->   Operation 12 'add' 'add_ln424' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %for.inc34.split, void %if.end74.loopexit.exitStub" [activation_accelerator.cpp:424]   --->   Operation 13 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i16 %i_4" [activation_accelerator.cpp:424]   --->   Operation 14 'zext' 'zext_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %zext_ln424" [activation_accelerator.cpp:426]   --->   Operation 15 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:426]   --->   Operation 16 'load' 'buf0_load' <Predicate = (!icmp_ln424)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i16 %buf1, i64 0, i64 %zext_ln424" [activation_accelerator.cpp:426]   --->   Operation 17 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.23ns)   --->   "%buf1_load = load i15 %buf1_addr" [activation_accelerator.cpp:426]   --->   Operation 18 'load' 'buf1_load' <Predicate = (!icmp_ln424)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_2 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln424 = store i16 %add_ln424, i16 %i" [activation_accelerator.cpp:424]   --->   Operation 19 'store' 'store_ln424' <Predicate = (!icmp_ln424)> <Delay = 0.42>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln424)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 21 [1/2] (1.23ns)   --->   "%buf0_load = load i15 %buf0_addr" [activation_accelerator.cpp:426]   --->   Operation 21 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_3 : Operation 22 [1/2] (1.23ns)   --->   "%buf1_load = load i15 %buf1_addr" [activation_accelerator.cpp:426]   --->   Operation 22 'load' 'buf1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 23 [2/2] (6.69ns)   --->   "%tmp_4 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:426]   --->   Operation 23 'call' 'tmp_4' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.23>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln425 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [activation_accelerator.cpp:425]   --->   Operation 24 'specpipeline' 'specpipeline_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [activation_accelerator.cpp:424]   --->   Operation 25 'specloopname' 'specloopname_ln424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (4.99ns)   --->   "%tmp_4 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:426]   --->   Operation 26 'call' 'tmp_4' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln424" [activation_accelerator.cpp:426]   --->   Operation 27 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln426 = store i16 %tmp_4, i15 %buf2_addr" [activation_accelerator.cpp:426]   --->   Operation 28 'store' 'store_ln426' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32768> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln424 = br void %for.inc34" [activation_accelerator.cpp:424]   --->   Operation 29 'br' 'br_ln424' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [5]  (0.427 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'load' operation ('i', activation_accelerator.cpp:424) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln424', activation_accelerator.cpp:424) [11]  (0.853 ns)
	'store' operation ('store_ln424', activation_accelerator.cpp:424) of variable 'add_ln424', activation_accelerator.cpp:424 on local variable 'i' [24]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf0_load', activation_accelerator.cpp:426) on array 'buf0' [18]  (1.24 ns)

 <State 4>: 6.69ns
The critical path consists of the following:
	'call' operation ('tmp_4', activation_accelerator.cpp:426) to 'bf16add' [21]  (6.69 ns)

 <State 5>: 6.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', activation_accelerator.cpp:426) to 'bf16add' [21]  (5 ns)
	'store' operation ('store_ln426', activation_accelerator.cpp:426) of variable 'tmp_4', activation_accelerator.cpp:426 on array 'buf2' [23]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
