Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  1 14:16:59 2025
| Host         : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  127         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (46)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.828        0.000                      0                 6514        0.107        0.000                      0                 6514        6.520        0.000                       0                  2626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.828        0.000                      0                 6514        0.107        0.000                      0                 6514        6.520        0.000                       0                  2626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 2.398ns (24.985%)  route 7.200ns (75.015%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.639    10.571    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X49Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X49Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X17Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/Q
                         net (fo=2, routed)           0.063     0.614    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/Q[3]
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.659 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/compareValue_3_fu_108[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U_n_133
    SLICE_X16Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X16Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[27]/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/Q[22]
    SLICE_X22Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.661 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/compareValue_3_fu_108[27]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U_n_114
    SLICE_X22Y16         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X22Y16         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][16]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/Q[16]
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X39Y35         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][4]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/Q[4]
    SLICE_X39Y35         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X39Y35         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_2_fu_104_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X21Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[30]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/compareValue_2_fu_104_reg[31]_0[25]
    SLICE_X20Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.664 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/compareValue_2_fu_104[30]_i_1/O
                         net (fo=1, routed)           0.000     0.664    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U_n_138
    SLICE_X20Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_2_fu_104_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X20Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_2_fu_104_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_2_fu_104_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/ap_clk
    SLICE_X27Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][9]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]_0[9]
    SLICE_X27Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/ap_clk
    SLICE_X27Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/input_size_c1_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0][5]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]_0[5]
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/input_size_c2_U/U_lz4CompressEngineRun_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[0][17]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/Q[17]
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/ap_clk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/input_size_c_U/U_lz4CompressEngineRun_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/ap_clk
    SLICE_X51Y15         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[4]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/lenOffset_Stream_num_data_valid[4]
    SLICE_X50Y15         LUT5 (Prop_lut5_I1_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr[5]_i_2_n_12
    SLICE_X50Y15         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/ap_clk
    SLICE_X50Y15         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lenOffset_Stream_U/mOutPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/i_4_reg_622_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/ap_clk
    SLICE_X22Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/i_4_reg_622_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/i_4_reg_622_reg[10]/Q
                         net (fo=5, routed)           0.172     0.746    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_3_0[10]
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y6   bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/mem_reg__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y7   bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y7   bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y6   bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y6   bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106/local_mem_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X2Y1   bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB36_X2Y1   bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y1   bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y1   bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y4   bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_10/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][17]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X26Y23  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][18]_srl8/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.109ns  (logic 0.600ns (11.745%)  route 4.509ns (88.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=10, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/ap_start
    SLICE_X24Y24         LUT3 (Prop_lut3_I0_O)        0.150     1.123 f  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/ap_idle_INST_0_i_4/O
                         net (fo=1, routed)           1.065     2.188    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.326     2.514 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           1.498     4.012    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0_i_1_n_12
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.136 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0/O
                         net (fo=0)                   0.973     5.109    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            inStream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.905ns  (logic 0.372ns (9.526%)  route 3.533ns (90.474%))
  Logic Levels:           3  (LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         0.898     1.995    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X25Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.119 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/inStream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.689     2.808    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_read_0
    SLICE_X21Y10         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_read_INST_0/O
                         net (fo=0)                   0.973     3.905    inStream_rd_en
                                                                      r  inStream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.196ns  (logic 0.276ns (8.636%)  route 2.920ns (91.364%))
  Logic Levels:           2  (LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X20Y11         LUT5 (Prop_lut5_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.974     2.071    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_done_reg1
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.152     2.223 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=2, unset)            0.973     3.196    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4Out_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.988ns  (logic 0.248ns (8.300%)  route 2.740ns (91.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, routed)           0.794     1.891    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_CS_fsm_reg[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_write_INST_0/O
                         net (fo=0)                   0.973     2.988    lz4Out_wr_en
                                                                      r  lz4Out_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4Out_eos_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.709ns  (logic 0.248ns (9.155%)  route 2.461ns (90.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, routed)           0.515     1.612    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_CS_fsm_reg[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.736 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_write_INST_0/O
                         net (fo=0)                   0.973     2.709    lz4Out_eos_wr_en
                                                                      r  lz4Out_eos_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.153ns (7.289%)  route 1.946ns (92.711%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X55Y25         LUT5 (Prop_lut5_I3_O)        0.153     1.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[1]_INST_0/O
                         net (fo=0)                   0.973     2.099    lz4Out_wr_data[1]
                                                                      r  lz4Out_wr_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_done_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4OutSize_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, unset)            0.973     2.070    lz4OutSize_wr_en
                                                                      r  lz4OutSize_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4Out_eos_wr_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, unset)            0.973     2.070    lz4Out_eos_wr_data
                                                                      r  lz4Out_eos_wr_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[0]_INST_0/O
                         net (fo=0)                   0.973     2.070    lz4Out_wr_data[0]
                                                                      r  lz4Out_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.042ns (4.871%)  route 0.820ns (95.129%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X55Y25         LUT5 (Prop_lut5_I3_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[1]_INST_0/O
                         net (fo=0)                   0.410     0.862    lz4Out_wr_data[1]
                                                                      r  lz4Out_wr_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_done_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            inStream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_empty_n
    SLICE_X21Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_read_INST_0/O
                         net (fo=0)                   0.410     0.865    inStream_rd_en
                                                                      r  inStream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4OutSize_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, unset)            0.410     0.865    lz4OutSize_wr_en
                                                                      r  lz4OutSize_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            lz4Out_eos_wr_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4Out_full_n
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, unset)            0.410     0.865    lz4Out_eos_wr_data
                                                                      r  lz4Out_eos_wr_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_eos_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_write_INST_0/O
                         net (fo=0)                   0.410     0.865    lz4Out_eos_wr_en
                                                                      r  lz4Out_eos_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[0]_INST_0/O
                         net (fo=0)                   0.410     0.865    lz4Out_wr_data[0]
                                                                      r  lz4Out_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[2]_INST_0/O
                         net (fo=0)                   0.410     0.865    lz4Out_wr_data[2]
                                                                      r  lz4Out_wr_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X55Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[3]_INST_0/O
                         net (fo=0)                   0.410     0.865    lz4Out_wr_data[3]
                                                                      r  lz4Out_wr_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lz4Out_eos_full_n
                            (input port)
  Destination:            lz4Out_wr_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_eos_full_n (IN)
                         net (fo=14, unset)           0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_full_n
    SLICE_X56Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[4]_INST_0/O
                         net (fo=0)                   0.410     0.865    lz4Out_wr_data[4]
                                                                      r  lz4Out_wr_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 1.324ns (19.702%)  route 5.396ns (80.298%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_clk
    SLICE_X41Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/Q
                         net (fo=2, routed)           0.824     2.253    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_loc_load_load_fu_197_p1__0[28]
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.377 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.375     2.752    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11_n_12
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.876 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.579     3.455    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10_n_12
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.579 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4/O
                         net (fo=3, routed)           0.587     4.166    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4_n_12
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.646     4.936    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3_n_12
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_1/O
                         net (fo=9, routed)           0.597     5.657    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_CS_fsm_reg[3]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     5.781 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_done_INST_0_i_1/O
                         net (fo=3, routed)           0.815     6.596    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4CompressPart1_4096_1_U0_ap_done
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.720 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_done_INST_0/O
                         net (fo=0)                   0.973     7.693    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            max_lit_limit_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 1.228ns (19.771%)  route 4.983ns (80.229%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_clk
    SLICE_X41Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/Q
                         net (fo=2, routed)           0.824     2.253    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_loc_load_load_fu_197_p1__0[28]
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.377 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.375     2.752    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11_n_12
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.876 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.579     3.455    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10_n_12
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.579 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4/O
                         net (fo=3, routed)           0.587     4.166    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4_n_12
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.646     4.936    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3_n_12
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_1/O
                         net (fo=9, routed)           1.000     6.059    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_CS_fsm_reg[3]
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.211 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit_ap_vld_INST_0/O
                         net (fo=0)                   0.973     7.184    max_lit_limit_ap_vld
                                                                      r  max_lit_limit_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            max_lit_limit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.200ns (19.408%)  route 4.983ns (80.592%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_clk
    SLICE_X41Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_fu_84_reg[28]/Q
                         net (fo=2, routed)           0.824     2.253    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_count_loc_load_load_fu_197_p1__0[28]
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.377 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.375     2.752    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_11_n_12
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.876 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.579     3.455    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_10_n_12
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.579 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4/O
                         net (fo=3, routed)           0.587     4.166    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_4_n_12
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.124     4.290 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.646     4.936    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_3_n_12
    SLICE_X47Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0_i_1/O
                         net (fo=9, routed)           1.000     6.059    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/ap_CS_fsm_reg[3]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.183 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/max_lit_limit[0]_INST_0/O
                         net (fo=1, unset)            0.973     7.156    max_lit_limit[0]
                                                                      r  max_lit_limit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/start_once_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 1.056ns (17.625%)  route 4.935ns (82.375%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/ap_clk
    SLICE_X25Y14         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/start_once_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/start_once_reg_reg/Q
                         net (fo=11, routed)          1.400     2.829    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/start_once_reg
    SLICE_X24Y24         LUT3 (Prop_lut3_I1_O)        0.150     2.979 f  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/ap_idle_INST_0_i_4/O
                         net (fo=1, routed)           1.065     4.044    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.326     4.370 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           1.498     5.867    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0_i_1_n_12
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.991 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/start_for_lz4CompressPart2_U0_U/ap_idle_INST_0/O
                         net (fo=0)                   0.973     6.964    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.929ns  (logic 1.050ns (21.302%)  route 3.879ns (78.698%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/ap_clk
    SLICE_X20Y10         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg_reg/Q
                         net (fo=12, routed)          1.362     2.813    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190_ap_start_reg
    SLICE_X19Y11         LUT6 (Prop_lut6_I2_O)        0.296     3.109 f  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.679    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_2_n_12
    SLICE_X20Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.803 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.974     4.777    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_done_reg1
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.152     4.929 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=2, unset)            0.973     5.902    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compressdStream_U/full_n_reg/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            inStream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.612ns  (logic 0.890ns (19.299%)  route 3.722ns (80.701%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compressdStream_U/ap_clk
    SLICE_X20Y14         FDSE                                         r  bd_0_i/hls_inst/inst/compressdStream_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compressdStream_U/full_n_reg/Q
                         net (fo=14, routed)          1.161     2.652    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/compressdStream_full_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.776 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         0.898     3.675    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X25Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.799 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/inStream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.689     4.488    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_read_0
    SLICE_X21Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_left_bytes_fu_190/inStream_read_INST_0/O
                         net (fo=0)                   0.973     5.585    inStream_rd_en
                                                                      r  inStream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4Out_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 0.704ns (18.684%)  route 3.064ns (81.316%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X49Y24         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          1.297     2.726    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/Q[1]
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, routed)           0.794     3.644    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_CS_fsm_reg[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.768 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_write_INST_0/O
                         net (fo=0)                   0.973     4.741    lz4Out_wr_en
                                                                      r  lz4Out_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4Out_eos_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.489ns  (logic 0.704ns (20.178%)  route 2.785ns (79.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X49Y24         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          1.297     2.726    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/Q[1]
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/lz4OutSize_write_INST_0/O
                         net (fo=7, routed)           0.515     3.365    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_CS_fsm_reg[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_eos_write_INST_0/O
                         net (fo=0)                   0.973     4.462    lz4Out_eos_wr_en
                                                                      r  lz4Out_eos_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4Out_wr_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.197ns  (logic 0.580ns (18.140%)  route 2.617ns (81.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X49Y24         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          1.644     3.073    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/Q[3]
    SLICE_X55Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.197 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[3]_INST_0/O
                         net (fo=0)                   0.973     4.170    lz4Out_wr_data[3]
                                                                      r  lz4Out_wr_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4Out_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.078ns  (logic 0.580ns (18.843%)  route 2.498ns (81.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X49Y24         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=13, routed)          1.525     2.954    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/Q[3]
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.124     3.078 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lz4Out_din[0]_INST_0/O
                         net (fo=0)                   0.973     4.051    lz4Out_wr_data[0]
                                                                      r  lz4Out_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[0]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[0]
                                                                      r  lz4OutSize_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[10]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[10]
                                                                      r  lz4OutSize_wr_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[11]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[11]
                                                                      r  lz4OutSize_wr_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y33         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[12]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[12]
                                                                      r  lz4OutSize_wr_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y33         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[13]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[13]
                                                                      r  lz4OutSize_wr_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y33         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[14]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[14]
                                                                      r  lz4OutSize_wr_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y33         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[15]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[15]
                                                                      r  lz4OutSize_wr_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y34         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[16]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[16]
                                                                      r  lz4OutSize_wr_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y34         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[17]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[17]
                                                                      r  lz4OutSize_wr_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            lz4OutSize_wr_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X40Y34         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/compressedSize_fu_148_reg[18]/Q
                         net (fo=3, unset)            0.410     0.961    lz4OutSize_wr_data[18]
                                                                      r  lz4OutSize_wr_data[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1696 Endpoints
Min Delay          1696 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_10_reg_2645_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.864ns  (logic 0.124ns (1.806%)  route 6.740ns (98.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         5.767     6.864    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X54Y15         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_10_reg_2645_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_clk
    SLICE_X54Y15         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_10_reg_2645_reg[0]/C

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 0.372ns (5.574%)  route 6.302ns (94.426%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         2.154     3.251    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     3.375 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ram_reg_8_i_20/O
                         net (fo=9, routed)           2.535     5.910    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13_1[0]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.124     6.034 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.640     6.674    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13_ENBWREN_cooolgate_en_sig_8
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/CLKBWRCLK

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_16_reg_2686_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 0.124ns (1.896%)  route 6.417ns (98.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         5.444     6.541    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X54Y14         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_16_reg_2686_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_clk
    SLICE_X54Y14         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_16_reg_2686_reg[0]/C

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_22_reg_2712_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 0.124ns (1.910%)  route 6.367ns (98.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         5.394     6.491    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X54Y11         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_22_reg_2712_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_clk
    SLICE_X54Y11         FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_22_reg_2712_reg[0]/C

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_4_reg_2613_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.490ns  (logic 0.124ns (1.911%)  route 6.366ns (98.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         5.393     6.490    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X54Y9          FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_4_reg_2613_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_clk
    SLICE_X54Y9          FDRE                                         r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/icmp_ln135_4_reg_2613_reg[0]/C

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.445ns  (logic 1.902ns (29.510%)  route 4.543ns (70.490%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lz4Out_full_n
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.116     1.089 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7/O
                         net (fo=1, routed)           0.802     1.891    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7_n_12
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.328     2.219 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_4/O
                         net (fo=32, routed)          0.436     2.655    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/write_lit_length_fu_132[14]_i_3/O
                         net (fo=6, routed)           0.623     3.402    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr_reg[11]
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.526 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr[11]_i_1/O
                         net (fo=30, routed)          0.761     4.287    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/pop
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr[0]_i_4/O
                         net (fo=1, routed)           0.948     5.359    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_outStream_U/mOutPtr111_out
    SLICE_X56Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     5.994 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2_n_12
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.108    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1_n_12
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.222 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.222    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[8]_i_1_n_12
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.445 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.445    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[12]_2[0]
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/ap_clk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[12]/C

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.442ns  (logic 1.899ns (29.477%)  route 4.543ns (70.523%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lz4Out_full_n
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.116     1.089 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7/O
                         net (fo=1, routed)           0.802     1.891    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7_n_12
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.328     2.219 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_4/O
                         net (fo=32, routed)          0.436     2.655    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/write_lit_length_fu_132[14]_i_3/O
                         net (fo=6, routed)           0.623     3.402    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr_reg[11]
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.526 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr[11]_i_1/O
                         net (fo=30, routed)          0.761     4.287    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/pop
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr[0]_i_4/O
                         net (fo=1, routed)           0.948     5.359    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_outStream_U/mOutPtr111_out
    SLICE_X56Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     5.994 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2_n_12
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.108    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1_n_12
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.442    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]_0[1]
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/ap_clk
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[9]/C

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 1.878ns (29.247%)  route 4.543ns (70.753%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lz4Out_full_n
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.116     1.089 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7/O
                         net (fo=1, routed)           0.802     1.891    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7_n_12
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.328     2.219 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_4/O
                         net (fo=32, routed)          0.436     2.655    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/write_lit_length_fu_132[14]_i_3/O
                         net (fo=6, routed)           0.623     3.402    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr_reg[11]
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.526 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr[11]_i_1/O
                         net (fo=30, routed)          0.761     4.287    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/pop
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr[0]_i_4/O
                         net (fo=1, routed)           0.948     5.359    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_outStream_U/mOutPtr111_out
    SLICE_X56Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     5.994 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2_n_12
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.108    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1_n_12
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.421 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.421    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]_0[3]
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/ap_clk
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]/C

Slack:                    inf
  Source:                 inStream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.248ns (3.873%)  route 6.155ns (96.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inStream_empty_n (IN)
                         net (fo=13, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/inStream_empty_n
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/flow_control_loop_pipe_sequential_init_U/ram_reg_23_i_1/O
                         net (fo=476, routed)         2.154     3.251    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ap_block_pp0_stage0_subdone
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     3.375 r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/grp_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_fu_159/ram_reg_8_i_20/O
                         net (fo=9, routed)           3.028     6.403    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13_1[0]
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzCompress_6_4_65536_6_1_2048_64_U0/dict_U/ram_reg_13/CLKBWRCLK

Slack:                    inf
  Source:                 lz4Out_full_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.347ns  (logic 1.804ns (28.422%)  route 4.543ns (71.578%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  lz4Out_full_n (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lz4Out_full_n
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.116     1.089 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7/O
                         net (fo=1, routed)           0.802     1.891    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_7_n_12
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.328     2.219 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/compressedSize_fu_148[31]_i_4/O
                         net (fo=32, routed)          0.436     2.655    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/write_lit_length_fu_132[14]_i_3/O
                         net (fo=6, routed)           0.623     3.402    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr_reg[11]
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.526 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/raddr[11]_i_1/O
                         net (fo=30, routed)          0.761     4.287    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/pop
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr[0]_i_4/O
                         net (fo=1, routed)           0.948     5.359    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/lit_outStream_U/mOutPtr111_out
    SLICE_X56Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     5.994 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[0]_i_2_n_12
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.108 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.108    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[4]_i_1_n_12
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.347 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart1_4096_1_U0/grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138/mOutPtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.347    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[11]_0[2]
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924     0.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/ap_clk
    SLICE_X56Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/mOutPtr_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/addr_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X15Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X15Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/empty_n_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/full_n_reg/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X17Y24         FDSE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/full_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X17Y24         FDSE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/full_n_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_rst
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/bestMatchStream_U/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/bestMatchStream_U/mOutPtr_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/boosterStream_U/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=222, unset)          0.410     0.410    bd_0_i/hls_inst/inst/boosterStream_U/ap_rst
    SLICE_X45Y22         FDRE                                         r  bd_0_i/hls_inst/inst/boosterStream_U/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/boosterStream_U/ap_clk
    SLICE_X45Y22         FDRE                                         r  bd_0_i/hls_inst/inst/boosterStream_U/addr_reg[0]/C





