and r0, r1, r0, asr #1 
and r2, r0, #1 
mvn r1, r2 
mvn r0, r1 
