Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA\FPGA_TSN_node\ipcore\DCFIFO_10bit_64.qsys --block-symbol-file --output-directory=C:\intelFPGA\FPGA_TSN_node\ipcore\DCFIFO_10bit_64 --family="Arria 10" --part=10AX048H2F34I2SG
Progress: Loading ipcore/DCFIFO_10bit_64.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: DCFIFO_10bit_64.fifo_0: Targeting device family: Arria 10.
: DCFIFO_10bit_64.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: DCFIFO_10bit_64.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: DCFIFO_10bit_64.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: DCFIFO_10bit_64.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA\FPGA_TSN_node\ipcore\DCFIFO_10bit_64.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA\FPGA_TSN_node\ipcore\DCFIFO_10bit_64 --family="Arria 10" --part=10AX048H2F34I2SG
Progress: Loading ipcore/DCFIFO_10bit_64.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: DCFIFO_10bit_64.fifo_0: Targeting device family: Arria 10.
: DCFIFO_10bit_64.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: DCFIFO_10bit_64.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: DCFIFO_10bit_64.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: DCFIFO_10bit_64.fifo_0: Embedded set_false_path assignment is disabled.
Info: DCFIFO_10bit_64: "Transforming system: DCFIFO_10bit_64"
Info: DCFIFO_10bit_64: Running transform generation_view_transform
Info: DCFIFO_10bit_64: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: DCFIFO_10bit_64: Running transform merlin_avalon_transform
Info: DCFIFO_10bit_64: Running transform merlin_avalon_transform took 0.062s
Info: DCFIFO_10bit_64: "Naming system components in system: DCFIFO_10bit_64"
Info: DCFIFO_10bit_64: "Processing generation queue"
Info: DCFIFO_10bit_64: "Generating: DCFIFO_10bit_64"
Info: DCFIFO_10bit_64: "Generating: DCFIFO_10bit_64_fifo_191_nq37gli"
Info: DCFIFO_10bit_64: Done "DCFIFO_10bit_64" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
