Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun  7 13:43:06 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_Over_wrapper_timing_summary_routed.rpt -pb PWM_Over_wrapper_timing_summary_routed.pb -rpx PWM_Over_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Over_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 9           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (60)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   59          inf        0.000                      0                   59           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 3.904ns (54.985%)  route 3.196ns (45.015%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q
                         net (fo=10, routed)          1.015     1.493    PWM_Over_i/Comparator_0/U0/Counter[1]
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.295     1.788 r  PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.788    PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.301 r  PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           2.181     4.482    PWM_out_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.618     7.099 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.099    PWM_out
    W6                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.598ns  (logic 1.238ns (26.917%)  route 3.361ns (73.083%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          1.399     3.967    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     4.091 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.507     4.598    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X2Y12          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.230ns  (logic 1.238ns (29.259%)  route 2.993ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.945     3.513    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.637 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.593     4.230    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X1Y10          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.115ns  (logic 1.238ns (30.081%)  route 2.877ns (69.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          1.092     3.660    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.784 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.331     4.115    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 1.238ns (31.136%)  route 2.738ns (68.864%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.943     3.511    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.635 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.340     3.975    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X1Y10          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.932ns  (logic 1.693ns (43.061%)  route 2.239ns (56.939%))
  Logic Levels:           4  (FDCE=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.666     1.184    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.361     1.669    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X2Y12          LDCE (SetClr_ldce_CLR_Q)     0.898     2.567 f  PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.829     3.396    PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.153     3.549 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.382     3.932    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X2Y11          FDCE                                         f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.238ns (32.950%)  route 2.519ns (67.050%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.521     3.089    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.213 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.544     3.756    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X0Y10          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.703ns  (logic 1.664ns (44.941%)  route 2.039ns (55.059%))
  Logic Levels:           4  (FDCE=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.666     1.184    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.361     1.669    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X2Y12          LDCE (SetClr_ldce_CLR_Q)     0.898     2.567 f  PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.680     3.247    PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124     3.371 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.331     3.703    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X2Y11          FDCE                                         r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.561ns  (logic 1.238ns (34.759%)  route 2.323ns (65.241%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.869     3.437    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     3.561 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.561    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.428ns  (logic 1.238ns (36.106%)  route 2.190ns (63.894%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=2, routed)           1.454     2.444    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.568 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.736     3.304    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.428 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.428    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X0Y10          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/Q
                         net (fo=3, routed)           0.168     0.309    PWM_Over_i/Upcounter_0/U0/Counterout[7]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    PWM_Over_i/Upcounter_0/U0/p_0_in[7]
    SLICE_X1Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.164ns (43.746%)  route 0.211ns (56.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.211     0.375    PWM_Over_i/Controller_0/U0/regld
    SLICE_X2Y11          FDCE                                         r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C
    SLICE_X0Y12          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/Q
                         net (fo=4, routed)           0.175     0.339    PWM_Over_i/Upcounter_0/U0/Counterout[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.384 r  PWM_Over_i/Upcounter_0/U0/tempcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.384    PWM_Over_i/Upcounter_0/U0/p_0_in[6]
    SLICE_X0Y12          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.227ns (58.770%)  route 0.159ns (41.230%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/Q
                         net (fo=9, routed)           0.159     0.287    PWM_Over_i/Upcounter_0/U0/Counterout[2]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.099     0.386 r  PWM_Over_i/Upcounter_0/U0/tempcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    PWM_Over_i/Upcounter_0/U0/p_0_in[5]
    SLICE_X0Y12          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.207ns (48.540%)  route 0.219ns (51.460%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.043     0.426 r  PWM_Over_i/Upcounter_0/U0/tempcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    PWM_Over_i/Upcounter_0/U0/p_0_in[1]
    SLICE_X0Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.781%)  route 0.219ns (51.219%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  PWM_Over_i/Upcounter_0/U0/tempcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    PWM_Over_i/Upcounter_0/U0/p_0_in[0]
    SLICE_X0Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.164ns (38.161%)  route 0.266ns (61.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.266     0.430    PWM_Over_i/Reg_0/U0/ld
    SLICE_X3Y12          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.164ns (38.161%)  route 0.266ns (61.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.266     0.430    PWM_Over_i/Reg_0/U0/ld
    SLICE_X3Y12          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.164ns (38.161%)  route 0.266ns (61.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.266     0.430    PWM_Over_i/Reg_0/U0/ld
    SLICE_X3Y12          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.164ns (38.161%)  route 0.266ns (61.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.266     0.430    PWM_Over_i/Reg_0/U0/ld
    SLICE_X3Y12          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[3]/CE
  -------------------------------------------------------------------    -------------------





