0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_st_no_0003/half_adder_st_no_0003.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,half_adder_st_tb_no_0003,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_st_no_0003/half_adder_st_no_0003.srcs/sources_1/new/half_adder_st_no_0003.v,1707284265,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_st_no_0003/half_adder_st_no_0003.srcs/sim_1/new/half_adder_st_tb_no_0003.v,,half_adder_st_no_0003,,,,,,,,
