Classic Timing Analyzer report for DE2_NET
Sun Apr 24 19:40:58 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
  8. Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
  9. Clock Setup: 'CLOCK_50'
 10. Clock Setup: 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck'
 11. Clock Setup: 'altera_internal_jtag~UPDATEUSER'
 12. Clock Setup: 'altera_internal_jtag~CLKDRUSER'
 13. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 14. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
 15. Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
 16. Clock Hold: 'CLOCK_50'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Ignored Timing Assignments
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                                                                                                                      ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                                                       ; To                                                                                                                                                                           ; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; Failed Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                                                                                                                            ; N/A       ; None                              ; 10.689 ns                                      ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]                                                                                                                                ; --                                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ; 0            ;
; Worst-case tco                                                                                                                                                                                            ; N/A       ; None                              ; 14.685 ns                                      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                           ; I2C_SCLK                                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ; --                                                                                                                                                                                         ; 0            ;
; Worst-case tpd                                                                                                                                                                                            ; N/A       ; None                              ; 2.612 ns                                       ; altera_internal_jtag~TDO                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                          ; --                                                                                                                                                                                         ; --                                                                                                                                                                                         ; 0            ;
; Worst-case th                                                                                                                                                                                             ; N/A       ; None                              ; 2.357 ns                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                    ; --                                                                                                                                                                                         ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                   ; -0.074 ns ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                                                                                                       ; rle_enc:rle_machine|state.COUNT_BITS                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ; 1            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                               ; 1.363 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 115.78 MHz ( period = 8.637 ns )               ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                               ; 2.115 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2]                                                                                                                   ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                                                                                               ; 0            ;
; Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                               ; 48.874 ns ; 18.41 MHz ( period = 54.320 ns )  ; 183.62 MHz ( period = 5.446 ns )               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                             ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6] ; Audio_PLL:PLL2|altpll:altpll_component|_clk0                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0                                                                                                                                               ; 0            ;
; Clock Setup: 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck' ; N/A       ; None                              ; 92.68 MHz ( period = 10.790 ns )               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; 0            ;
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                                                                                                                                                             ; N/A       ; None                              ; 413.91 MHz ( period = 2.416 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                     ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ; 0            ;
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                                                                                                                                                            ; N/A       ; None                              ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                       ; altera_internal_jtag~UPDATEUSER                                                                                                                                                            ; altera_internal_jtag~UPDATEUSER                                                                                                                                                            ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                  ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                                                                                               ; 0            ;
; Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                                ; 0.391 ns  ; 18.41 MHz ( period = 54.320 ns )  ; N/A                                            ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0                                                                                                                                               ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                    ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                   ; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ; CLOCK_50                                                                                                                                                                                   ; 0            ;
; Total number of failed paths                                                                                                                                                                              ;           ;                                   ;                                                ;                                                                                                                                                                                            ;                                                                                                                                                                              ;                                                                                                                                                                                            ;                                                                                                                                                                                            ; 1            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+--------------------+------------------------+---------------------------+------------------+
; Option                                                                                               ; Setting            ; From                   ; To                        ; Entity Name      ;
+------------------------------------------------------------------------------------------------------+--------------------+------------------------+---------------------------+------------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                        ;                           ;                  ;
; Timing Models                                                                                        ; Final              ;                        ;                           ;                  ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                        ;                           ;                  ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                        ;                           ;                  ;
; Cut off read during write signal paths                                                               ; On                 ;                        ;                           ;                  ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                        ;                           ;                  ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                        ;                           ;                  ;
; Ignore Clock Settings                                                                                ; Off                ;                        ;                           ;                  ;
; Analyze latches as synchronous elements                                                              ; On                 ;                        ;                           ;                  ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                        ;                           ;                  ;
; Enable Clock Latency                                                                                 ; Off                ;                        ;                           ;                  ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                        ;                           ;                  ;
; Number of source nodes to report per destination node                                                ; 10                 ;                        ;                           ;                  ;
; Number of destination nodes to report                                                                ; 10                 ;                        ;                           ;                  ;
; Number of paths to report                                                                            ; 200                ;                        ;                           ;                  ;
; Report Minimum Timing Checks                                                                         ; Off                ;                        ;                           ;                  ;
; Use Fast Timing Models                                                                               ; Off                ;                        ;                           ;                  ;
; Report IO Paths Separately                                                                           ; Off                ;                        ;                           ;                  ;
; Perform Multicorner Analysis                                                                         ; On                 ;                        ;                           ;                  ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                        ;                           ;                  ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                        ;                           ;                  ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                        ;                           ;                  ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                        ;                           ;                  ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                        ;                           ;                  ;
; Clock Settings                                                                                       ; CLOCK_27           ;                        ; CLOCK_27                  ;                  ;
; Clock Settings                                                                                       ; CLOCK_50           ;                        ; CLOCK_50                  ;                  ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_0                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_1                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_2                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_3                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_4                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_5                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_6                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; EPEO2888_7                ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; lcell:LJMV0916_0          ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ;                        ; lcell:WCRO7487_0          ; MDCK2395         ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g        ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_gek1      ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g                ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_gek1      ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g        ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_hlj1      ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g                ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_hlj1      ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g        ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_kbk1      ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g                ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_kbk1      ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[0]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[0]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[10]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[10]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[11]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[11]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[12]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[12]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[13]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[13]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[14]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[14]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[15]        ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[15]~reg0   ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[1]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[1]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[2]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[2]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[3]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[3]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[4]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[4]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[5]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[5]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[6]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[6]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[7]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[7]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[8]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[8]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[9]         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[9]~reg0    ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[10]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[11]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[12]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[13]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[14]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[15]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[16]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[17]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[18]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[19]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[1]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[20]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[21]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[22]   ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[2]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[3]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[4]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[5]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[6]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[7]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[8]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[9]    ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_byteenable_d1[0] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_byteenable_d1[1] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[0]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[10] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[11] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[12] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[13] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[14] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[15] ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[1]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[2]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[3]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[4]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[5]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[6]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[7]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[8]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[9]  ; *                         ; system_0_clock_0 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[0]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[0]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[10]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[10]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[11]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[11]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[12]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[12]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[13]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[13]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[14]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[14]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[15]        ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[15]~reg0   ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[1]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[1]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[2]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[2]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[3]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[3]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[4]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[4]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[5]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[5]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[6]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[6]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[7]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[7]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[8]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[8]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[9]         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; *                      ; slave_readdata[9]~reg0    ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[10]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[11]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[12]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[13]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[14]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[15]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[16]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[17]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[18]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[19]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[1]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[20]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[21]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[22]   ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[2]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[3]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[4]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[5]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[6]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[7]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[8]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_address_d1[9]    ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_byteenable_d1[0] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_byteenable_d1[1] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[0]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[10] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[11] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[12] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[13] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[14] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[15] ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[1]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[2]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[3]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[4]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[5]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[6]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[7]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[8]  ; *                         ; system_0_clock_1 ;
; Cut Timing Path                                                                                      ; On                 ; slave_writedata_d1[9]  ; *                         ; system_0_clock_1 ;
+------------------------------------------------------------------------------------------------------+--------------------+------------------------+---------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                                                                                                                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0                                                                                                                                               ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                                                                                               ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                                                                                               ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 2                   ; -2.358 ns ;              ;
; Audio_PLL:PLL2|altpll:altpll_component|_clk0                                                                                                                                               ;                    ; PLL output ; 18.41 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 15                    ; 22                  ; -2.384 ns ;              ;
; CLOCK_50                                                                                                                                                                                   ; CLOCK_50           ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_27                                                                                                                                                                                   ; CLOCK_27           ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                           ; To                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.363 ns                                ; 115.78 MHz ( period = 8.637 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.389 ns                ;
; 1.367 ns                                ; 115.83 MHz ( period = 8.633 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.385 ns                ;
; 1.385 ns                                ; 116.08 MHz ( period = 8.615 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.400 ns                ;
; 1.415 ns                                ; 116.48 MHz ( period = 8.585 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.356 ns                ;
; 1.416 ns                                ; 116.50 MHz ( period = 8.584 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.355 ns                ;
; 1.450 ns                                ; 116.96 MHz ( period = 8.550 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.335 ns                ;
; 1.458 ns                                ; 117.07 MHz ( period = 8.542 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.319 ns                ;
; 1.458 ns                                ; 117.07 MHz ( period = 8.542 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.319 ns                ;
; 1.467 ns                                ; 117.19 MHz ( period = 8.533 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.318 ns                ;
; 1.475 ns                                ; 117.30 MHz ( period = 8.525 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.277 ns                ;
; 1.479 ns                                ; 117.36 MHz ( period = 8.521 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.273 ns                ;
; 1.479 ns                                ; 117.36 MHz ( period = 8.521 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.273 ns                ;
; 1.481 ns                                ; 117.38 MHz ( period = 8.519 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.296 ns                ;
; 1.483 ns                                ; 117.41 MHz ( period = 8.517 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.269 ns                ;
; 1.488 ns                                ; 117.48 MHz ( period = 8.512 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 8.320 ns                ;
; 1.506 ns                                ; 117.73 MHz ( period = 8.494 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 8.244 ns                ;
; 1.514 ns                                ; 117.84 MHz ( period = 8.486 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.269 ns                ;
; 1.514 ns                                ; 117.84 MHz ( period = 8.486 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.269 ns                ;
; 1.515 ns                                ; 117.86 MHz ( period = 8.485 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.256 ns                ;
; 1.527 ns                                ; 118.02 MHz ( period = 8.473 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.244 ns                ;
; 1.528 ns                                ; 118.04 MHz ( period = 8.472 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.243 ns                ;
; 1.531 ns                                ; 118.08 MHz ( period = 8.469 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.240 ns                ;
; 1.532 ns                                ; 118.09 MHz ( period = 8.468 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.239 ns                ;
; 1.535 ns                                ; 118.13 MHz ( period = 8.465 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 8.240 ns                ;
; 1.537 ns                                ; 118.16 MHz ( period = 8.463 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.246 ns                ;
; 1.544 ns                                ; 118.26 MHz ( period = 8.456 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.270 ns                ;
; 1.553 ns                                ; 118.39 MHz ( period = 8.447 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 8.255 ns                ;
; 1.553 ns                                ; 118.39 MHz ( period = 8.447 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 8.255 ns                ;
; 1.561 ns                                ; 118.50 MHz ( period = 8.439 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 8.247 ns                ;
; 1.561 ns                                ; 118.50 MHz ( period = 8.439 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 8.247 ns                ;
; 1.568 ns                                ; 118.60 MHz ( period = 8.432 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.184 ns                ;
; 1.571 ns                                ; 118.64 MHz ( period = 8.429 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.206 ns                ;
; 1.572 ns                                ; 118.65 MHz ( period = 8.428 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.180 ns                ;
; 1.576 ns                                ; 118.71 MHz ( period = 8.424 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.225 ns                ;
; 1.585 ns                                ; 118.84 MHz ( period = 8.415 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.171 ns                ;
; 1.590 ns                                ; 118.91 MHz ( period = 8.410 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.166 ns                ;
; 1.598 ns                                ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.154 ns                ;
; 1.600 ns                                ; 119.05 MHz ( period = 8.400 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 8.175 ns                ;
; 1.602 ns                                ; 119.08 MHz ( period = 8.398 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 8.150 ns                ;
; 1.607 ns                                ; 119.15 MHz ( period = 8.393 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.138 ns                ;
; 1.609 ns                                ; 119.18 MHz ( period = 8.391 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.205 ns                ;
; 1.609 ns                                ; 119.18 MHz ( period = 8.391 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.136 ns                ;
; 1.609 ns                                ; 119.18 MHz ( period = 8.391 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.205 ns                ;
; 1.613 ns                                ; 119.23 MHz ( period = 8.387 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.186 ns                ;
; 1.613 ns                                ; 119.23 MHz ( period = 8.387 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.186 ns                ;
; 1.613 ns                                ; 119.23 MHz ( period = 8.387 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.186 ns                ;
; 1.613 ns                                ; 119.23 MHz ( period = 8.387 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.186 ns                ;
; 1.617 ns                                ; 119.29 MHz ( period = 8.383 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.197 ns                ;
; 1.617 ns                                ; 119.29 MHz ( period = 8.383 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 8.158 ns                ;
; 1.617 ns                                ; 119.29 MHz ( period = 8.383 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.197 ns                ;
; 1.617 ns                                ; 119.29 MHz ( period = 8.383 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.147 ns                ;
; 1.618 ns                                ; 119.30 MHz ( period = 8.382 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 8.132 ns                ;
; 1.619 ns                                ; 119.32 MHz ( period = 8.381 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[6]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.203 ns                ;
; 1.619 ns                                ; 119.32 MHz ( period = 8.381 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.145 ns                ;
; 1.620 ns                                ; 119.33 MHz ( period = 8.380 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.151 ns                ;
; 1.621 ns                                ; 119.35 MHz ( period = 8.379 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.150 ns                ;
; 1.622 ns                                ; 119.36 MHz ( period = 8.378 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 8.128 ns                ;
; 1.625 ns                                ; 119.40 MHz ( period = 8.375 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[6]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.176 ns                ;
; 1.626 ns                                ; 119.42 MHz ( period = 8.374 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[4]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.142 ns                ;
; 1.635 ns                                ; 119.55 MHz ( period = 8.365 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.138 ns                ;
; 1.641 ns                                ; 119.63 MHz ( period = 8.359 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[2]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.160 ns                ;
; 1.650 ns                                ; 119.76 MHz ( period = 8.350 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.106 ns                ;
; 1.650 ns                                ; 119.76 MHz ( period = 8.350 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 8.126 ns                ;
; 1.650 ns                                ; 119.76 MHz ( period = 8.350 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.121 ns                ;
; 1.651 ns                                ; 119.77 MHz ( period = 8.349 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 8.120 ns                ;
; 1.651 ns                                ; 119.77 MHz ( period = 8.349 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[7]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.117 ns                ;
; 1.654 ns                                ; 119.82 MHz ( period = 8.346 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 8.122 ns                ;
; 1.655 ns                                ; 119.83 MHz ( period = 8.345 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.101 ns                ;
; 1.666 ns                                ; 119.99 MHz ( period = 8.334 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.117 ns                ;
; 1.666 ns                                ; 119.99 MHz ( period = 8.334 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.117 ns                ;
; 1.667 ns                                ; 120.00 MHz ( period = 8.333 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.089 ns                ;
; 1.669 ns                                ; 120.03 MHz ( period = 8.331 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 8.136 ns                ;
; 1.669 ns                                ; 120.03 MHz ( period = 8.331 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 8.136 ns                ;
; 1.669 ns                                ; 120.03 MHz ( period = 8.331 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 8.136 ns                ;
; 1.669 ns                                ; 120.03 MHz ( period = 8.331 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 8.136 ns                ;
; 1.672 ns                                ; 120.08 MHz ( period = 8.328 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.073 ns                ;
; 1.672 ns                                ; 120.08 MHz ( period = 8.328 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.084 ns                ;
; 1.674 ns                                ; 120.11 MHz ( period = 8.326 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.071 ns                ;
; 1.678 ns                                ; 120.16 MHz ( period = 8.322 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 8.101 ns                ;
; 1.678 ns                                ; 120.16 MHz ( period = 8.322 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[19]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 8.083 ns                ;
; 1.678 ns                                ; 120.16 MHz ( period = 8.322 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[17]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 8.098 ns                ;
; 1.678 ns                                ; 120.16 MHz ( period = 8.322 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 8.101 ns                ;
; 1.680 ns                                ; 120.19 MHz ( period = 8.320 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.076 ns                ;
; 1.682 ns                                ; 120.22 MHz ( period = 8.318 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[17]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 8.094 ns                ;
; 1.682 ns                                ; 120.22 MHz ( period = 8.318 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.074 ns                ;
; 1.682 ns                                ; 120.22 MHz ( period = 8.318 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.082 ns                ;
; 1.683 ns                                ; 120.24 MHz ( period = 8.317 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.073 ns                ;
; 1.684 ns                                ; 120.25 MHz ( period = 8.316 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.080 ns                ;
; 1.689 ns                                ; 120.32 MHz ( period = 8.311 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.056 ns                ;
; 1.689 ns                                ; 120.32 MHz ( period = 8.311 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[0]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.112 ns                ;
; 1.689 ns                                ; 120.32 MHz ( period = 8.311 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.094 ns                ;
; 1.691 ns                                ; 120.35 MHz ( period = 8.309 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 8.054 ns                ;
; 1.691 ns                                ; 120.35 MHz ( period = 8.309 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[4]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.077 ns                ;
; 1.696 ns                                ; 120.42 MHz ( period = 8.304 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 8.079 ns                ;
; 1.696 ns                                ; 120.42 MHz ( period = 8.304 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.118 ns                ;
; 1.697 ns                                ; 120.44 MHz ( period = 8.303 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.102 ns                ;
; 1.699 ns                                ; 120.47 MHz ( period = 8.301 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.065 ns                ;
; 1.700 ns                                ; 120.48 MHz ( period = 8.300 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.073 ns                ;
; 1.700 ns                                ; 120.48 MHz ( period = 8.300 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 8.066 ns                ;
; 1.701 ns                                ; 120.50 MHz ( period = 8.299 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[6]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 8.103 ns                ;
; 1.701 ns                                ; 120.50 MHz ( period = 8.299 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 8.063 ns                ;
; 1.702 ns                                ; 120.51 MHz ( period = 8.298 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.093 ns                ;
; 1.703 ns                                ; 120.53 MHz ( period = 8.297 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.092 ns                ;
; 1.708 ns                                ; 120.60 MHz ( period = 8.292 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[4]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.060 ns                ;
; 1.709 ns                                ; 120.61 MHz ( period = 8.291 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 8.051 ns                ;
; 1.709 ns                                ; 120.61 MHz ( period = 8.291 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[8]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 8.084 ns                ;
; 1.711 ns                                ; 120.64 MHz ( period = 8.289 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 8.039 ns                ;
; 1.714 ns                                ; 120.69 MHz ( period = 8.286 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[5]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.087 ns                ;
; 1.716 ns                                ; 120.71 MHz ( period = 8.284 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[7]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.052 ns                ;
; 1.717 ns                                ; 120.73 MHz ( period = 8.283 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.056 ns                ;
; 1.723 ns                                ; 120.82 MHz ( period = 8.277 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.054 ns                ;
; 1.724 ns                                ; 120.83 MHz ( period = 8.276 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 8.079 ns                ;
; 1.726 ns                                ; 120.86 MHz ( period = 8.274 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.065 ns                ;
; 1.728 ns                                ; 120.89 MHz ( period = 8.272 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.057 ns                ;
; 1.730 ns                                ; 120.92 MHz ( period = 8.270 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[17]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.065 ns                ;
; 1.731 ns                                ; 120.93 MHz ( period = 8.269 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[17]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.064 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[1]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.732 ns                                ; 120.95 MHz ( period = 8.268 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.069 ns                ;
; 1.733 ns                                ; 120.96 MHz ( period = 8.267 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[7]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.035 ns                ;
; 1.734 ns                                ; 120.98 MHz ( period = 8.266 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.051 ns                ;
; 1.734 ns                                ; 120.98 MHz ( period = 8.266 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 8.051 ns                ;
; 1.736 ns                                ; 121.01 MHz ( period = 8.264 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 8.041 ns                ;
; 1.738 ns                                ; 121.04 MHz ( period = 8.262 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[31]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.035 ns                ;
; 1.738 ns                                ; 121.04 MHz ( period = 8.262 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[6]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 8.032 ns                ;
; 1.741 ns                                ; 121.08 MHz ( period = 8.259 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 8.009 ns                ;
; 1.745 ns                                ; 121.14 MHz ( period = 8.255 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.011 ns                ;
; 1.747 ns                                ; 121.17 MHz ( period = 8.253 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[10]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.021 ns                ;
; 1.747 ns                                ; 121.17 MHz ( period = 8.253 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[29]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.026 ns                ;
; 1.747 ns                                ; 121.17 MHz ( period = 8.253 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.009 ns                ;
; 1.748 ns                                ; 121.18 MHz ( period = 8.252 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 8.008 ns                ;
; 1.752 ns                                ; 121.24 MHz ( period = 8.248 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 8.029 ns                ;
; 1.752 ns                                ; 121.24 MHz ( period = 8.248 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[31]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 8.021 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.044 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.044 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.044 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.044 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.772 ns                  ; 8.016 ns                ;
; 1.756 ns                                ; 121.30 MHz ( period = 8.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.044 ns                ;
; 1.759 ns                                ; 121.34 MHz ( period = 8.241 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[6]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.041 ns                ;
; 1.761 ns                                ; 121.37 MHz ( period = 8.239 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.053 ns                ;
; 1.761 ns                                ; 121.37 MHz ( period = 8.239 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.053 ns                ;
; 1.762 ns                                ; 121.39 MHz ( period = 8.238 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 7.994 ns                ;
; 1.763 ns                                ; 121.40 MHz ( period = 8.237 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[9]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 7.987 ns                ;
; 1.763 ns                                ; 121.40 MHz ( period = 8.237 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[8]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[8]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.038 ns                ;
; 1.764 ns                                ; 121.42 MHz ( period = 8.236 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[9]~reg0  ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 7.994 ns                ;
; 1.764 ns                                ; 121.42 MHz ( period = 8.236 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[30]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 7.992 ns                ;
; 1.765 ns                                ; 121.43 MHz ( period = 8.235 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 8.001 ns                ;
; 1.765 ns                                ; 121.43 MHz ( period = 8.235 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 7.991 ns                ;
; 1.765 ns                                ; 121.43 MHz ( period = 8.235 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[7]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.003 ns                ;
; 1.768 ns                                ; 121.48 MHz ( period = 8.232 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[9]~reg0  ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 7.990 ns                ;
; 1.769 ns                                ; 121.49 MHz ( period = 8.231 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.045 ns                ;
; 1.769 ns                                ; 121.49 MHz ( period = 8.231 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 8.045 ns                ;
; 1.771 ns                                ; 121.52 MHz ( period = 8.229 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[19]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.765 ns                  ; 7.994 ns                ;
; 1.775 ns                                ; 121.58 MHz ( period = 8.225 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 7.966 ns                ;
; 1.775 ns                                ; 121.58 MHz ( period = 8.225 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[6]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.016 ns                ;
; 1.776 ns                                ; 121.60 MHz ( period = 8.224 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.772 ns                  ; 7.996 ns                ;
; 1.781 ns                                ; 121.67 MHz ( period = 8.219 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.772 ns                  ; 7.991 ns                ;
; 1.787 ns                                ; 121.76 MHz ( period = 8.213 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[27]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.745 ns                  ; 7.958 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.788 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.807 ns                  ; 8.019 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.032 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[19]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 7.971 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[11]~reg0 ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|oDATA[1]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.818 ns                  ; 8.028 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.032 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.032 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.032 ns                ;
; 1.790 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.822 ns                  ; 8.032 ns                ;
; 1.791 ns                                ; 121.82 MHz ( period = 8.209 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[2]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.000 ns                ;
; 1.791 ns                                ; 121.82 MHz ( period = 8.209 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[8]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 7.984 ns                ;
; 1.792 ns                                ; 121.83 MHz ( period = 8.208 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 7.991 ns                ;
; 1.793 ns                                ; 121.85 MHz ( period = 8.207 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[12]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 7.981 ns                ;
; 1.793 ns                                ; 121.85 MHz ( period = 8.207 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[9]            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 8.000 ns                ;
; 1.794 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[19]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 7.967 ns                ;
; 1.794 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[18]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.765 ns                  ; 7.971 ns                ;
; 1.795 ns                                ; 121.88 MHz ( period = 8.205 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[22]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.765 ns                  ; 7.970 ns                ;
; 1.795 ns                                ; 121.88 MHz ( period = 8.205 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 7.984 ns                ;
; 1.795 ns                                ; 121.88 MHz ( period = 8.205 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 7.984 ns                ;
; 1.795 ns                                ; 121.88 MHz ( period = 8.205 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1]                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 7.984 ns                ;
; 1.798 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 7.963 ns                ;
; 1.799 ns                                ; 121.94 MHz ( period = 8.201 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[21]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.765 ns                  ; 7.966 ns                ;
; 1.800 ns                                ; 121.95 MHz ( period = 8.200 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 7.961 ns                ;
; 1.803 ns                                ; 122.00 MHz ( period = 8.197 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[31]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.773 ns                  ; 7.970 ns                ;
; 1.803 ns                                ; 122.00 MHz ( period = 8.197 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[6]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 7.967 ns                ;
; 1.806 ns                                ; 122.04 MHz ( period = 8.194 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 7.979 ns                ;
; 1.808 ns                                ; 122.07 MHz ( period = 8.192 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0        ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 7.971 ns                ;
; 1.808 ns                                ; 122.07 MHz ( period = 8.192 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 7.972 ns                ;
; 1.810 ns                                ; 122.10 MHz ( period = 8.190 ns )                    ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[4]     ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[0]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 7.970 ns                ;
; 1.811 ns                                ; 122.12 MHz ( period = 8.189 ns )                    ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0        ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.775 ns                  ; 7.964 ns                ;
; 1.812 ns                                ; 122.13 MHz ( period = 8.188 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.806 ns                  ; 7.994 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                ;                                                                                                                       ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                     ; To                                                                                           ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.115 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.691 ns                ;
; 2.183 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.618 ns                ;
; 2.184 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.617 ns                ;
; 2.186 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.615 ns                ;
; 2.187 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.614 ns                ;
; 2.190 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.611 ns                ;
; 2.192 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.609 ns                ;
; 2.194 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.607 ns                ;
; 2.195 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.606 ns                ;
; 2.220 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.585 ns                ;
; 2.229 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.577 ns                ;
; 2.261 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.545 ns                ;
; 2.297 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.504 ns                ;
; 2.298 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.503 ns                ;
; 2.300 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.501 ns                ;
; 2.301 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.500 ns                ;
; 2.304 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.497 ns                ;
; 2.306 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.495 ns                ;
; 2.308 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.493 ns                ;
; 2.309 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.492 ns                ;
; 2.329 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.472 ns                ;
; 2.330 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.471 ns                ;
; 2.332 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.469 ns                ;
; 2.333 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.468 ns                ;
; 2.334 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.471 ns                ;
; 2.334 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.471 ns                ;
; 2.336 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.465 ns                ;
; 2.337 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.468 ns                ;
; 2.338 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.463 ns                ;
; 2.340 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.461 ns                ;
; 2.341 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.460 ns                ;
; 2.352 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.447 ns                ;
; 2.352 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.447 ns                ;
; 2.353 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.446 ns                ;
; 2.366 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.439 ns                ;
; 2.371 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.427 ns                ;
; 2.371 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.435 ns                ;
; 2.394 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.412 ns                ;
; 2.394 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.412 ns                ;
; 2.396 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.410 ns                ;
; 2.396 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.410 ns                ;
; 2.397 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.409 ns                ;
; 2.399 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.407 ns                ;
; 2.400 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.406 ns                ;
; 2.402 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.404 ns                ;
; 2.437 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.361 ns                ;
; 2.437 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.361 ns                ;
; 2.439 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.354 ns                ;
; 2.439 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.362 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.353 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.361 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.358 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.358 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.358 ns                ;
; 2.440 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.358 ns                ;
; 2.441 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.357 ns                ;
; 2.442 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.351 ns                ;
; 2.442 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.359 ns                ;
; 2.443 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.350 ns                ;
; 2.443 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.358 ns                ;
; 2.446 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.347 ns                ;
; 2.446 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.355 ns                ;
; 2.448 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.357 ns                ;
; 2.448 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.345 ns                ;
; 2.448 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.353 ns                ;
; 2.450 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.343 ns                ;
; 2.450 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.351 ns                ;
; 2.451 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.354 ns                ;
; 2.451 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.342 ns                ;
; 2.451 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.350 ns                ;
; 2.466 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.333 ns                ;
; 2.466 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.333 ns                ;
; 2.467 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.332 ns                ;
; 2.470 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.331 ns                ;
; 2.471 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.330 ns                ;
; 2.473 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.333 ns                ;
; 2.473 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.328 ns                ;
; 2.474 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.327 ns                ;
; 2.476 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.321 ns                ;
; 2.476 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.329 ns                ;
; 2.477 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.324 ns                ;
; 2.479 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.322 ns                ;
; 2.480 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.325 ns                ;
; 2.481 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.320 ns                ;
; 2.482 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.319 ns                ;
; 2.483 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.322 ns                ;
; 2.498 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.301 ns                ;
; 2.498 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.301 ns                ;
; 2.499 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.300 ns                ;
; 2.505 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.288 ns                ;
; 2.506 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.287 ns                ;
; 2.507 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.298 ns                ;
; 2.508 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.298 ns                ;
; 2.508 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.298 ns                ;
; 2.508 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.285 ns                ;
; 2.509 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.284 ns                ;
; 2.510 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.296 ns                ;
; 2.510 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.296 ns                ;
; 2.511 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.295 ns                ;
; 2.512 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.281 ns                ;
; 2.513 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.293 ns                ;
; 2.514 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.292 ns                ;
; 2.514 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.279 ns                ;
; 2.516 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.277 ns                ;
; 2.517 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.793 ns                  ; 7.276 ns                ;
; 2.540 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.266 ns                ;
; 2.540 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.266 ns                ;
; 2.541 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.260 ns                ;
; 2.542 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.264 ns                ;
; 2.542 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.255 ns                ;
; 2.542 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.259 ns                ;
; 2.542 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.264 ns                ;
; 2.543 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.263 ns                ;
; 2.544 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.257 ns                ;
; 2.545 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.256 ns                ;
; 2.545 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.261 ns                ;
; 2.546 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.260 ns                ;
; 2.548 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.253 ns                ;
; 2.550 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.251 ns                ;
; 2.551 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.247 ns                ;
; 2.552 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.249 ns                ;
; 2.553 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.801 ns                  ; 7.248 ns                ;
; 2.554 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.244 ns                ;
; 2.554 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.244 ns                ;
; 2.554 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.244 ns                ;
; 2.554 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.244 ns                ;
; 2.555 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.243 ns                ;
; 2.578 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.227 ns                ;
; 2.583 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.215 ns                ;
; 2.586 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.212 ns                ;
; 2.586 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.212 ns                ;
; 2.586 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.212 ns                ;
; 2.586 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.212 ns                ;
; 2.587 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.211 ns                ;
; 2.590 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.207 ns                ;
; 2.590 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.215 ns                ;
; 2.593 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.204 ns                ;
; 2.593 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.212 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.183 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.191 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.183 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.191 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.182 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.190 ns                ;
; 2.621 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.184 ns                ;
; 2.624 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.181 ns                ;
; 2.639 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.160 ns                ;
; 2.639 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.160 ns                ;
; 2.640 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.159 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.148 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.156 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.148 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.156 ns                ;
; 2.652 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.146 ns                ;
; 2.652 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.154 ns                ;
; 2.652 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.146 ns                ;
; 2.652 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.154 ns                ;
; 2.653 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.145 ns                ;
; 2.653 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.153 ns                ;
; 2.653 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.138 ns                ;
; 2.655 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.143 ns                ;
; 2.655 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.151 ns                ;
; 2.656 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.142 ns                ;
; 2.656 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.150 ns                ;
; 2.656 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.141 ns                ;
; 2.659 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.138 ns                ;
; 2.674 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.117 ns                ;
; 2.674 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.117 ns                ;
; 2.675 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.791 ns                  ; 7.116 ns                ;
; 2.678 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.120 ns                ;
; 2.681 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.125 ns                ;
; 2.681 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.125 ns                ;
; 2.683 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.123 ns                ;
; 2.683 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.123 ns                ;
; 2.684 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.122 ns                ;
; 2.686 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.120 ns                ;
; 2.687 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.806 ns                  ; 7.119 ns                ;
; 2.692 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.113 ns                ;
; 2.693 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.097 ns                ;
; 2.693 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.105 ns                ;
; 2.695 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.805 ns                  ; 7.110 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.094 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.102 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.094 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.102 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.094 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.102 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.094 ns                ;
; 2.696 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.102 ns                ;
; 2.697 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.790 ns                  ; 7.093 ns                ;
; 2.697 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.101 ns                ;
; 2.710 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.089 ns                ;
; 2.710 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.089 ns                ;
; 2.711 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[7] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.799 ns                  ; 7.088 ns                ;
; 2.716 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.082 ns                ;
; 2.716 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.082 ns                ;
; 2.718 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.080 ns                ;
; 2.718 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.080 ns                ;
; 2.719 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.079 ns                ;
; 2.721 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.798 ns                  ; 7.077 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                          ;                                                                                              ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                            ; To                                                                                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 48.874 ns                               ; 183.62 MHz ( period = 5.446 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 5.238 ns                ;
; 48.878 ns                               ; 183.76 MHz ( period = 5.442 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 5.234 ns                ;
; 48.878 ns                               ; 183.76 MHz ( period = 5.442 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 5.234 ns                ;
; 48.936 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.173 ns                ;
; 48.940 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.169 ns                ;
; 48.940 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.169 ns                ;
; 48.999 ns                               ; 187.93 MHz ( period = 5.321 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.110 ns                ;
; 49.003 ns                               ; 188.08 MHz ( period = 5.317 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.106 ns                ;
; 49.003 ns                               ; 188.08 MHz ( period = 5.317 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 5.106 ns                ;
; 49.040 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 5.071 ns                ;
; 49.044 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 5.067 ns                ;
; 49.044 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 5.067 ns                ;
; 49.184 ns                               ; 194.70 MHz ( period = 5.136 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.928 ns                ;
; 49.188 ns                               ; 194.86 MHz ( period = 5.132 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.924 ns                ;
; 49.188 ns                               ; 194.86 MHz ( period = 5.132 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.924 ns                ;
; 49.201 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.911 ns                ;
; 49.245 ns                               ; 197.04 MHz ( period = 5.075 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.864 ns                ;
; 49.249 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.860 ns                ;
; 49.249 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.860 ns                ;
; 49.262 ns                               ; 197.71 MHz ( period = 5.058 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.850 ns                ;
; 49.263 ns                               ; 197.75 MHz ( period = 5.057 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.846 ns                ;
; 49.266 ns                               ; 197.86 MHz ( period = 5.054 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.846 ns                ;
; 49.266 ns                               ; 197.86 MHz ( period = 5.054 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.846 ns                ;
; 49.280 ns                               ; 198.41 MHz ( period = 5.040 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 4.833 ns                ;
; 49.284 ns                               ; 198.57 MHz ( period = 5.036 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 4.829 ns                ;
; 49.284 ns                               ; 198.57 MHz ( period = 5.036 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 4.829 ns                ;
; 49.286 ns                               ; 198.65 MHz ( period = 5.034 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.826 ns                ;
; 49.290 ns                               ; 198.81 MHz ( period = 5.030 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.822 ns                ;
; 49.290 ns                               ; 198.81 MHz ( period = 5.030 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.822 ns                ;
; 49.322 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.787 ns                ;
; 49.326 ns                               ; 200.24 MHz ( period = 4.994 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.783 ns                ;
; 49.326 ns                               ; 200.24 MHz ( period = 4.994 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.783 ns                ;
; 49.326 ns                               ; 200.24 MHz ( period = 4.994 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.783 ns                ;
; 49.348 ns                               ; 201.13 MHz ( period = 4.972 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.763 ns                ;
; 49.352 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.759 ns                ;
; 49.352 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.759 ns                ;
; 49.367 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.744 ns                ;
; 49.477 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.634 ns                ;
; 49.481 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.630 ns                ;
; 49.481 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.630 ns                ;
; 49.511 ns                               ; 207.94 MHz ( period = 4.809 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.601 ns                ;
; 49.560 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.552 ns                ;
; 49.564 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.548 ns                ;
; 49.564 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.548 ns                ;
; 49.572 ns                               ; 210.61 MHz ( period = 4.748 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.537 ns                ;
; 49.589 ns                               ; 211.37 MHz ( period = 4.731 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.523 ns                ;
; 49.607 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 4.506 ns                ;
; 49.613 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.499 ns                ;
; 49.649 ns                               ; 214.09 MHz ( period = 4.671 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.460 ns                ;
; 49.675 ns                               ; 215.29 MHz ( period = 4.645 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.436 ns                ;
; 49.702 ns                               ; 216.54 MHz ( period = 4.618 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.410 ns                ;
; 49.706 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.406 ns                ;
; 49.706 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.406 ns                ;
; 49.786 ns                               ; 220.56 MHz ( period = 4.534 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.325 ns                ;
; 49.790 ns                               ; 220.75 MHz ( period = 4.530 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.321 ns                ;
; 49.790 ns                               ; 220.75 MHz ( period = 4.530 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.321 ns                ;
; 49.804 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.307 ns                ;
; 49.846 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.266 ns                ;
; 49.846 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.266 ns                ;
; 49.869 ns                               ; 224.67 MHz ( period = 4.451 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.243 ns                ;
; 49.873 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.239 ns                ;
; 49.873 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.239 ns                ;
; 49.887 ns                               ; 225.58 MHz ( period = 4.433 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.225 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.892 ns                               ; 225.84 MHz ( period = 4.428 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 4.203 ns                ;
; 49.908 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.201 ns                ;
; 49.908 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.201 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.954 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.138 ns                ;
; 49.971 ns                               ; 229.94 MHz ( period = 4.349 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.138 ns                ;
; 49.971 ns                               ; 229.94 MHz ( period = 4.349 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.138 ns                ;
; 49.987 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 4.119 ns                ;
; 50.000 ns                               ; 231.48 MHz ( period = 4.320 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.112 ns                ;
; 50.000 ns                               ; 231.48 MHz ( period = 4.320 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.112 ns                ;
; 50.000 ns                               ; 231.48 MHz ( period = 4.320 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.112 ns                ;
; 50.000 ns                               ; 231.48 MHz ( period = 4.320 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.112 ns                ;
; 50.000 ns                               ; 231.48 MHz ( period = 4.320 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.112 ns                ;
; 50.012 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.099 ns                ;
; 50.012 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 4.099 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 4.075 ns                ;
; 50.029 ns                               ; 233.05 MHz ( period = 4.291 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 4.083 ns                ;
; 50.049 ns                               ; 234.14 MHz ( period = 4.271 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.103 ns                 ; 4.054 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.094 ns                 ; 4.036 ns                ;
; 50.062 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.047 ns                ;
; 50.062 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.047 ns                ;
; 50.062 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.047 ns                ;
; 50.062 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.047 ns                ;
; 50.062 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 4.047 ns                ;
; 50.112 ns                               ; 237.64 MHz ( period = 4.208 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.103 ns                 ; 3.991 ns                ;
; 50.113 ns                               ; 237.70 MHz ( period = 4.207 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.998 ns                ;
; 50.125 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.984 ns                ;
; 50.125 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.984 ns                ;
; 50.125 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.984 ns                ;
; 50.125 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.984 ns                ;
; 50.125 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.984 ns                ;
; 50.136 ns                               ; 239.01 MHz ( period = 4.184 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.976 ns                ;
; 50.153 ns                               ; 239.98 MHz ( period = 4.167 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.105 ns                 ; 3.952 ns                ;
; 50.156 ns                               ; 240.15 MHz ( period = 4.164 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.956 ns                ;
; 50.156 ns                               ; 240.15 MHz ( period = 4.164 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.956 ns                ;
; 50.166 ns                               ; 240.73 MHz ( period = 4.154 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.945 ns                ;
; 50.166 ns                               ; 240.73 MHz ( period = 4.154 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.945 ns                ;
; 50.166 ns                               ; 240.73 MHz ( period = 4.154 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.945 ns                ;
; 50.166 ns                               ; 240.73 MHz ( period = 4.154 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.945 ns                ;
; 50.166 ns                               ; 240.73 MHz ( period = 4.154 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.111 ns                 ; 3.945 ns                ;
; 50.196 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.916 ns                ;
; 50.198 ns                               ; 242.60 MHz ( period = 4.122 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.911 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.202 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.893 ns                ;
; 50.217 ns                               ; 243.72 MHz ( period = 4.103 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.892 ns                ;
; 50.217 ns                               ; 243.72 MHz ( period = 4.103 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.892 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[15]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[14]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[13]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[12]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[11]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[10]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[9]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[8]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[7]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[6]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[5]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[4]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[3]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[2]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[1]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.226 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[0]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.069 ns                 ; 3.843 ns                ;
; 50.234 ns                               ; 244.74 MHz ( period = 4.086 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.878 ns                ;
; 50.234 ns                               ; 244.74 MHz ( period = 4.086 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.878 ns                ;
; 50.252 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 3.861 ns                ;
; 50.252 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.113 ns                 ; 3.861 ns                ;
; 50.258 ns                               ; 246.18 MHz ( period = 4.062 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.854 ns                ;
; 50.258 ns                               ; 246.18 MHz ( period = 4.062 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.854 ns                ;
; 50.261 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.109 ns                 ; 3.848 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.263 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.092 ns                 ; 3.829 ns                ;
; 50.266 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.846 ns                ;
; 50.270 ns                               ; 246.91 MHz ( period = 4.050 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.842 ns                ;
; 50.270 ns                               ; 246.91 MHz ( period = 4.050 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.112 ns                 ; 3.842 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.280 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.095 ns                 ; 3.815 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[15]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[14]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[13]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[12]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[11]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[10]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[9]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[8]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[7]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[6]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[5]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[4]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[3]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[2]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[1]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[0]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.066 ns                 ; 3.778 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                 ;                                                                                                                                                                                                                            ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                                                                                                                  ; From Clock                                   ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.074 ns                               ; None                                                ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                       ; rle_enc:rle_machine|state.COUNT_BITS                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.167 ns                  ; 2.241 ns                ;
; 0.218 ns                                ; None                                                ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                       ; rle_enc:rle_machine|state.COUNT_DONE                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.167 ns                  ; 1.949 ns                ;
; 0.244 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[7]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg7 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.967 ns                ;
; 0.277 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[3]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg3 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.934 ns                ;
; 0.451 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[1]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.760 ns                ;
; 0.458 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[5]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg5 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.753 ns                ;
; 0.467 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[0]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.744 ns                ;
; 0.490 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[6]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg6 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.721 ns                ;
; 0.494 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[2]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.717 ns                ;
; 0.504 ns                                ; None                                                ; system_0:u0|ODATA_PIO:the_ODATA_PIO|data_out[4]                                                            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ram_block5a0~porta_datain_reg4 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.211 ns                  ; 1.707 ns                ;
; 0.521 ns                                ; None                                                ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                       ; rle_enc:rle_machine|state.REQUEST_INPUT                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.167 ns                  ; 1.646 ns                ;
; 0.531 ns                                ; None                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_read_request  ; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.185 ns                  ; 1.654 ns                ;
; 0.538 ns                                ; None                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_write_request ; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.185 ns                  ; 1.647 ns                ;
; 0.635 ns                                ; None                                                ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                       ; rle_enc:rle_machine|state.INIT                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.167 ns                  ; 1.532 ns                ;
; 0.816 ns                                ; None                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request  ; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.196 ns                  ; 1.380 ns                ;
; 1.466 ns                                ; None                                                ; system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO|data_out                                       ; RLE_FIFO_8_256:FIFO_send|trigger                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.172 ns                  ; 0.706 ns                ;
; 1.471 ns                                ; None                                                ; system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO|data_out                                       ; RLE_FIFO_24_256:FIFO_recv|trigger_rd                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.172 ns                  ; 0.701 ns                ;
; 1.472 ns                                ; None                                                ; system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO|data_out                                       ; RLE_FIFO_24_256:FIFO_recv|rdreq_t                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.172 ns                  ; 0.700 ns                ;
; 1.473 ns                                ; None                                                ; system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO|data_out                                       ; RLE_FIFO_8_256:FIFO_send|wrreq_t                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.172 ns                  ; 0.699 ns                ;
; 10.186 ns                               ; 101.90 MHz ( period = 9.814 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 9.319 ns                ;
; 10.252 ns                               ; 102.59 MHz ( period = 9.748 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 9.243 ns                ;
; 10.269 ns                               ; 102.76 MHz ( period = 9.731 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 9.236 ns                ;
; 10.294 ns                               ; 103.03 MHz ( period = 9.706 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 9.201 ns                ;
; 10.309 ns                               ; 103.19 MHz ( period = 9.691 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 9.196 ns                ;
; 10.457 ns                               ; 104.79 MHz ( period = 9.543 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 9.038 ns                ;
; 10.689 ns                               ; 107.40 MHz ( period = 9.311 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 8.806 ns                ;
; 10.696 ns                               ; 107.48 MHz ( period = 9.304 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.535 ns                 ; 8.839 ns                ;
; 10.699 ns                               ; 107.52 MHz ( period = 9.301 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 8.840 ns                ;
; 10.707 ns                               ; 107.61 MHz ( period = 9.293 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_addr[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 8.799 ns                ;
; 10.975 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[12]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.535 ns                 ; 8.560 ns                ;
; 10.984 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[13]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.535 ns                 ; 8.551 ns                ;
; 11.025 ns                               ; 111.42 MHz ( period = 8.975 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_bank[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.543 ns                 ; 8.518 ns                ;
; 11.115 ns                               ; 112.55 MHz ( period = 8.885 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_count[0]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 8.666 ns                ;
; 11.117 ns                               ; 112.57 MHz ( period = 8.883 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 8.664 ns                ;
; 11.151 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_next.000001000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 8.633 ns                ;
; 11.151 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_next.000010000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 8.633 ns                ;
; 11.201 ns                               ; 113.65 MHz ( period = 8.799 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 8.315 ns                ;
; 11.265 ns                               ; 114.48 MHz ( period = 8.735 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 8.251 ns                ;
; 11.280 ns                               ; 114.68 MHz ( period = 8.720 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_dqm[0]                                                                                            ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 8.259 ns                ;
; 11.283 ns                               ; 114.72 MHz ( period = 8.717 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 8.233 ns                ;
; 11.285 ns                               ; 114.74 MHz ( period = 8.715 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_dqm[1]                                                                                            ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 8.254 ns                ;
; 11.293 ns                               ; 114.85 MHz ( period = 8.707 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.221 ns                ;
; 11.294 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_cmd[1]                                                                                            ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.543 ns                 ; 8.249 ns                ;
; 11.336 ns                               ; 115.42 MHz ( period = 8.664 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.178 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[5]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 8.456 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[15]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 8.456 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[13]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 8.456 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[12]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 8.456 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[14]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 8.456 ns                ;
; 11.347 ns                               ; 115.57 MHz ( period = 8.653 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_bank[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.543 ns                 ; 8.196 ns                ;
; 11.359 ns                               ; 115.73 MHz ( period = 8.641 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.145 ns                ;
; 11.376 ns                               ; 115.96 MHz ( period = 8.624 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.138 ns                ;
; 11.401 ns                               ; 116.29 MHz ( period = 8.599 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.103 ns                ;
; 11.402 ns                               ; 116.31 MHz ( period = 8.598 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.102 ns                ;
; 11.416 ns                               ; 116.50 MHz ( period = 8.584 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.098 ns                ;
; 11.419 ns                               ; 116.54 MHz ( period = 8.581 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.095 ns                ;
; 11.421 ns                               ; 116.56 MHz ( period = 8.579 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.093 ns                ;
; 11.433 ns                               ; 116.73 MHz ( period = 8.567 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 8.091 ns                ;
; 11.434 ns                               ; 116.74 MHz ( period = 8.566 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 8.090 ns                ;
; 11.438 ns                               ; 116.80 MHz ( period = 8.562 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 8.086 ns                ;
; 11.444 ns                               ; 116.88 MHz ( period = 8.556 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.060 ns                ;
; 11.446 ns                               ; 116.90 MHz ( period = 8.554 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 8.084 ns                ;
; 11.459 ns                               ; 117.08 MHz ( period = 8.541 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.055 ns                ;
; 11.487 ns                               ; 117.47 MHz ( period = 8.513 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.017 ns                ;
; 11.504 ns                               ; 117.70 MHz ( period = 8.496 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.010 ns                ;
; 11.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[11]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 8.277 ns                ;
; 11.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[8]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 8.277 ns                ;
; 11.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[6]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 8.277 ns                ;
; 11.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[10]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 8.277 ns                ;
; 11.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[9]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 8.277 ns                ;
; 11.529 ns                               ; 118.05 MHz ( period = 8.471 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.975 ns                ;
; 11.544 ns                               ; 118.26 MHz ( period = 8.456 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.970 ns                ;
; 11.547 ns                               ; 118.30 MHz ( period = 8.453 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[20]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.229 ns                ;
; 11.547 ns                               ; 118.30 MHz ( period = 8.453 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[17]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.229 ns                ;
; 11.547 ns                               ; 118.30 MHz ( period = 8.453 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[16]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.229 ns                ;
; 11.564 ns                               ; 118.54 MHz ( period = 8.436 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.940 ns                ;
; 11.567 ns                               ; 118.58 MHz ( period = 8.433 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_cmd[0]                                                                                            ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.972 ns                ;
; 11.586 ns                               ; 118.85 MHz ( period = 8.414 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[0]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.201 ns                ;
; 11.586 ns                               ; 118.85 MHz ( period = 8.414 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[2]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.201 ns                ;
; 11.586 ns                               ; 118.85 MHz ( period = 8.414 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[1]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.201 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[3]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[0]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[8]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_rnw                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[12]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[13]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[9]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[21]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.589 ns                               ; 118.89 MHz ( period = 8.411 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[11]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 8.198 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_dqm[1]                                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_dqm[0]                                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[6]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[4]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[2]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[1]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[10]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[14]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[15]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 8.188 ns                ;
; 11.607 ns                               ; 119.15 MHz ( period = 8.393 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.897 ns                ;
; 11.615 ns                               ; 119.26 MHz ( period = 8.385 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[7]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 8.177 ns                ;
; 11.615 ns                               ; 119.26 MHz ( period = 8.385 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[5]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 8.177 ns                ;
; 11.615 ns                               ; 119.26 MHz ( period = 8.385 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[4]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 8.177 ns                ;
; 11.615 ns                               ; 119.26 MHz ( period = 8.385 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_data[3]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 8.177 ns                ;
; 11.618 ns                               ; 119.30 MHz ( period = 8.382 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_next.010000000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 8.163 ns                ;
; 11.692 ns                               ; 120.37 MHz ( period = 8.308 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.812 ns                ;
; 11.707 ns                               ; 120.58 MHz ( period = 8.293 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 7.817 ns                ;
; 11.717 ns                               ; 120.73 MHz ( period = 8.283 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[10]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 7.813 ns                ;
; 11.721 ns                               ; 120.79 MHz ( period = 8.279 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[8]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 7.809 ns                ;
; 11.725 ns                               ; 120.85 MHz ( period = 8.275 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[9]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 7.805 ns                ;
; 11.727 ns                               ; 120.88 MHz ( period = 8.273 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_data[11]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.535 ns                 ; 7.808 ns                ;
; 11.736 ns                               ; 121.01 MHz ( period = 8.264 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.778 ns                ;
; 11.796 ns                               ; 121.89 MHz ( period = 8.204 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.708 ns                ;
; 11.802 ns                               ; 121.98 MHz ( period = 8.198 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.702 ns                ;
; 11.803 ns                               ; 122.00 MHz ( period = 8.197 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.741 ns                ;
; 11.806 ns                               ; 122.04 MHz ( period = 8.194 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.742 ns                ;
; 11.814 ns                               ; 122.16 MHz ( period = 8.186 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.701 ns                ;
; 11.819 ns                               ; 122.23 MHz ( period = 8.181 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.695 ns                ;
; 11.839 ns                               ; 122.53 MHz ( period = 8.161 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.665 ns                ;
; 11.844 ns                               ; 122.61 MHz ( period = 8.156 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.660 ns                ;
; 11.846 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.698 ns                ;
; 11.849 ns                               ; 122.68 MHz ( period = 8.151 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.699 ns                ;
; 11.854 ns                               ; 122.76 MHz ( period = 8.146 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.660 ns                ;
; 11.857 ns                               ; 122.80 MHz ( period = 8.143 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.658 ns                ;
; 11.859 ns                               ; 122.84 MHz ( period = 8.141 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.655 ns                ;
; 11.912 ns                               ; 123.64 MHz ( period = 8.088 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.602 ns                ;
; 11.920 ns                               ; 123.76 MHz ( period = 8.080 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.584 ns                ;
; 11.924 ns                               ; 123.82 MHz ( period = 8.076 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.580 ns                ;
; 11.931 ns                               ; 123.93 MHz ( period = 8.069 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.613 ns                ;
; 11.934 ns                               ; 123.98 MHz ( period = 8.066 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.614 ns                ;
; 11.937 ns                               ; 124.02 MHz ( period = 8.063 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.577 ns                ;
; 11.942 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.573 ns                ;
; 11.961 ns                               ; 124.39 MHz ( period = 8.039 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|m_next.000000001                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 7.823 ns                ;
; 11.962 ns                               ; 124.41 MHz ( period = 8.038 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.542 ns                ;
; 11.977 ns                               ; 124.64 MHz ( period = 8.023 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.537 ns                ;
; 11.978 ns                               ; 124.66 MHz ( period = 8.022 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.526 ns                ;
; 11.995 ns                               ; 124.92 MHz ( period = 8.005 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.519 ns                ;
; 12.007 ns                               ; 125.11 MHz ( period = 7.993 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.497 ns                ;
; 12.020 ns                               ; 125.31 MHz ( period = 7.980 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.484 ns                ;
; 12.035 ns                               ; 125.55 MHz ( period = 7.965 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.479 ns                ;
; 12.035 ns                               ; 125.55 MHz ( period = 7.965 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[7]                                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 7.751 ns                ;
; 12.035 ns                               ; 125.55 MHz ( period = 7.965 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[19]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 7.751 ns                ;
; 12.035 ns                               ; 125.55 MHz ( period = 7.965 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|active_addr[18]                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 7.751 ns                ;
; 12.082 ns                               ; 126.29 MHz ( period = 7.918 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[12]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.462 ns                ;
; 12.091 ns                               ; 126.44 MHz ( period = 7.909 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[13]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.453 ns                ;
; 12.125 ns                               ; 126.98 MHz ( period = 7.875 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.379 ns                ;
; 12.125 ns                               ; 126.98 MHz ( period = 7.875 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[12]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.419 ns                ;
; 12.132 ns                               ; 127.10 MHz ( period = 7.868 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_bank[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.552 ns                 ; 7.420 ns                ;
; 12.134 ns                               ; 127.13 MHz ( period = 7.866 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[13]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.410 ns                ;
; 12.155 ns                               ; 127.47 MHz ( period = 7.845 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.346 ns                ;
; 12.175 ns                               ; 127.80 MHz ( period = 7.825 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_bank[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.552 ns                 ; 7.377 ns                ;
; 12.183 ns                               ; 127.93 MHz ( period = 7.817 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.321 ns                ;
; 12.196 ns                               ; 128.14 MHz ( period = 7.804 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.318 ns                ;
; 12.205 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.309 ns                ;
; 12.210 ns                               ; 128.37 MHz ( period = 7.790 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[12]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.334 ns                ;
; 12.219 ns                               ; 128.52 MHz ( period = 7.781 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[13]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.325 ns                ;
; 12.221 ns                               ; 128.55 MHz ( period = 7.779 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.270 ns                ;
; 12.222 ns                               ; 128.57 MHz ( period = 7.778 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_count[0]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.568 ns                ;
; 12.224 ns                               ; 128.60 MHz ( period = 7.776 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.566 ns                ;
; 12.238 ns                               ; 128.83 MHz ( period = 7.762 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.263 ns                ;
; 12.239 ns                               ; 128.85 MHz ( period = 7.761 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.265 ns                ;
; 12.246 ns                               ; 128.97 MHz ( period = 7.754 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.298 ns                ;
; 12.249 ns                               ; 129.02 MHz ( period = 7.751 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.299 ns                ;
; 12.257 ns                               ; 129.15 MHz ( period = 7.743 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[7]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.258 ns                ;
; 12.258 ns                               ; 129.17 MHz ( period = 7.742 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_next.000001000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 7.535 ns                ;
; 12.258 ns                               ; 129.17 MHz ( period = 7.742 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_next.000010000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 7.535 ns                ;
; 12.260 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_bank[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.552 ns                 ; 7.292 ns                ;
; 12.262 ns                               ; 129.23 MHz ( period = 7.738 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.242 ns                ;
; 12.263 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 7.228 ns                ;
; 12.265 ns                               ; 129.28 MHz ( period = 7.735 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_count[0]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.525 ns                ;
; 12.267 ns                               ; 129.32 MHz ( period = 7.733 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.523 ns                ;
; 12.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[3]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.233 ns                ;
; 12.278 ns                               ; 129.50 MHz ( period = 7.722 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.223 ns                ;
; 12.279 ns                               ; 129.52 MHz ( period = 7.721 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.235 ns                ;
; 12.288 ns                               ; 129.67 MHz ( period = 7.712 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.226 ns                ;
; 12.301 ns                               ; 129.89 MHz ( period = 7.699 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_next.000001000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 7.492 ns                ;
; 12.301 ns                               ; 129.89 MHz ( period = 7.699 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_next.000010000                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 7.492 ns                ;
; 12.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.200 ns                ;
; 12.308 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.217 ns                ;
; 12.311 ns                               ; 130.06 MHz ( period = 7.689 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.203 ns                ;
; 12.313 ns                               ; 130.09 MHz ( period = 7.687 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.191 ns                ;
; 12.319 ns                               ; 130.19 MHz ( period = 7.681 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.195 ns                ;
; 12.328 ns                               ; 130.34 MHz ( period = 7.672 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.186 ns                ;
; 12.350 ns                               ; 130.72 MHz ( period = 7.650 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_count[0]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.440 ns                ;
; 12.351 ns                               ; 130.74 MHz ( period = 7.649 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]      ; system_0:u0|sdram_0:the_sdram_0|m_data[1]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.174 ns                ;
; 12.352 ns                               ; 130.75 MHz ( period = 7.648 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[37]      ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 7.438 ns                ;
; 12.357 ns                               ; 130.84 MHz ( period = 7.643 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[4]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.147 ns                ;
; 12.362 ns                               ; 130.92 MHz ( period = 7.638 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.139 ns                ;
; 12.364 ns                               ; 130.96 MHz ( period = 7.636 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.543 ns                 ; 7.179 ns                ;
; 12.364 ns                               ; 130.96 MHz ( period = 7.636 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_data[14]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.544 ns                 ; 7.180 ns                ;
; 12.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[31]      ; system_0:u0|sdram_0:the_sdram_0|m_addr[2]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.148 ns                ;
; 12.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_13                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.173 ns                ;
; 12.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.173 ns                ;
; 12.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_12                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.173 ns                ;
; 12.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_14                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.539 ns                 ; 7.173 ns                ;
; 12.367 ns                               ; 131.01 MHz ( period = 7.633 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]      ; system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                          ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.548 ns                 ; 7.181 ns                ;
; 12.372 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_8                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.534 ns                 ; 7.162 ns                ;
; 12.372 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]      ; system_0:u0|sdram_0:the_sdram_0|m_data[0]                                                                                           ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 7.153 ns                ;
; 12.372 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_7                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.534 ns                 ; 7.162 ns                ;
; 12.372 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                    ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.534 ns                 ; 7.162 ns                ;
; 12.372 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address       ; system_0:u0|sdram_0:the_sdram_0|oe~_Duplicate_9                                                                                     ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.534 ns                 ; 7.162 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                                                                                                                     ;                                              ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                  ; To                                                                                                                                                                                                         ; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 5.180 ns                ;
; N/A                                     ; 94.18 MHz ( period = 10.618 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 110.50 MHz ( period = 9.050 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 112.01 MHz ( period = 8.928 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.252 ns                ;
; N/A                                     ; 115.26 MHz ( period = 8.676 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 134.37 MHz ( period = 7.442 ns )                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 186.22 MHz ( period = 5.370 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 2.466 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 2.463 ns                ;
; N/A                                     ; 201.94 MHz ( period = 4.952 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; 221.34 MHz ( period = 4.518 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 224.87 MHz ( period = 4.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[10]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 231.27 MHz ( period = 4.324 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 236.07 MHz ( period = 4.236 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 4.014 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.990 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 253.23 MHz ( period = 3.949 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                     ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 265.67 MHz ( period = 3.764 ns )                    ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.487 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 276.47 MHz ( period = 3.617 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 276.47 MHz ( period = 3.617 ns )                    ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.100 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.010 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.000 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 277.93 MHz ( period = 3.598 ns )                    ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 277.93 MHz ( period = 3.598 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.297 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[4]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[6]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[10]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[12]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[9]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[2]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25]     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ; None                        ; None                      ; 3.280 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                       ;                                                                                                                                                                                                            ;                                                                                                                                                                                            ;                                                                                                                                                                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock                      ; To Clock                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock                     ; To Clock                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; 415.11 MHz ( period = 2.409 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 417.54 MHz ( period = 2.395 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; 419.46 MHz ( period = 2.384 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 419.99 MHz ( period = 2.381 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.167 ns                ;
; N/A   ; 425.89 MHz ( period = 2.348 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 430.29 MHz ( period = 2.324 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; 431.03 MHz ( period = 2.320 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; 436.87 MHz ( period = 2.289 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; 458.93 MHz ( period = 2.179 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; 469.70 MHz ( period = 2.129 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; 485.44 MHz ( period = 2.060 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.332 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.300 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.538 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                                 ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                         ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                         ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                    ; system_0:u0|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                 ; system_0:u0|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                        ; system_0:u0|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                        ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                            ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                   ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                    ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rd_strobe                                                                                                                                                             ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rd_strobe                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                              ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1|d1_reasons_to_wait                                                                                                                                                                                                 ; system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1|d1_reasons_to_wait                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                              ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[7]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[7]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[4]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[4]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[8]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[8]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[6]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[6]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[3]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[3]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[2]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[2]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[5]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[5]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[0]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[0]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                 ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|EOP                                                                                                                                                                   ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|EOP                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_3                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_2                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                            ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                 ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[1]                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|counter13a[1]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CMD:the_SD_CMD|data_out                                                                                                                                                                                                                            ; system_0:u0|SD_CMD:the_SD_CMD|data_out                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_DAT:the_SD_DAT|data_out                                                                                                                                                                                                                            ; system_0:u0|SD_DAT:the_SD_DAT|data_out                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|MISO_reg                                                                                                                                                              ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|MISO_reg                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                                                                              ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                 ; system_0:u0|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]                                                                                                             ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_ready                                                                                                                                                                                                    ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_ready                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SCLK_reg                                                                                                                                                              ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SCLK_reg                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]                                                                                                                                                          ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]                                                                                                                                                          ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|wr_strobe                                                                                                                                                             ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|wr_strobe                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_overrun                                                                                                                                                                                                  ; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_overrun                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_overrun                                                                                                                                                                                                  ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_overrun                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[3]                                                                                                                                                                                                             ; system_0:u0|button_pio:the_button_pio|edge_capture[3]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|ROE                                                                                                                                                                   ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|ROE                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|break_detect                                                                                                                                                                                                ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|break_detect                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[2]                                                                                                                                                                                                             ; system_0:u0|button_pio:the_button_pio|edge_capture[2]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[1]                                                                                                                                                                                                             ; system_0:u0|button_pio:the_button_pio|edge_capture[1]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[0]                                                                                                                                                                                                             ; system_0:u0|button_pio:the_button_pio|edge_capture[0]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CMD:the_SD_CMD|data_dir                                                                                                                                                                                                                            ; system_0:u0|SD_CMD:the_SD_CMD|data_dir                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_DAT:the_SD_DAT|data_dir                                                                                                                                                                                                                            ; system_0:u0|SD_DAT:the_SD_DAT|data_dir                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_1                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                  ; system_0:u0|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|timer_1:the_timer_1|timeout_occurred                                                                                                                                                                                                                  ; system_0:u0|timer_1:the_timer_1|timeout_occurred                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave|d1_reasons_to_wait                                                                                                                                                                 ; system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave|d1_reasons_to_wait                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                                                                                                      ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                                                                           ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                    ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_reg_firsttransfer                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY                                                                                                                                                                  ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[4]                                                                                                                                                              ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[4]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|TOE                                                                                                                                                                   ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|TOE                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                              ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[1]                                                                                                                                          ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[1]                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                                                                          ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                       ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[2]                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[2]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_reg_firsttransfer                                                                                                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_reg_firsttransfer                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]                                                                                                             ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_primed                                                                                                                                                     ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_primed                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|transmitting                                                                                                                                                          ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|transmitting                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CLK:the_SD_CLK|data_out                                                                                                                                                                                                                            ; system_0:u0|SD_CLK:the_SD_CLK|data_out                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO|data_out                                                                                                                                                                                              ; system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO|data_out                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO|data_out                                                                                                                                                                                              ; system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO|data_out                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                           ; system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[0]                                                                                                                                         ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[0]                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_wait_counter[1]                                                                                                                                                      ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_wait_counter[1]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                                                           ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                              ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                       ; system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                                                                                                                                                                              ; system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                                            ; system_0:u0|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_wait_counter[0]                                                                                                                                                      ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_wait_counter[0]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1                                                                                                              ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_slave_0                                                                                                                           ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_slave_0                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[0]                                                                                                                                                   ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[0]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[1]                                                                                                                                                   ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[1]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                            ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1                                                                                                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[1]                                                                                                                                          ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[1]                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0]                                                                                                                                          ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0]                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                     ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                               ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_slave_0                                                                                                                    ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_slave_0                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port                                                                                       ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port                                                                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_slavearbiterlockenable                                                                                                           ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_slavearbiterlockenable                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                                                                          ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                                                                          ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                                                                                 ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                              ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                         ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_addend[0]                                                                                                                                                        ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_addend[0]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_addend[1]                                                                                                                                                        ; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_addend[1]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[1]                                                                                                                    ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[1]                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]                                                                                                                    ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid                                                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid                                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|av_wr_done                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|av_wr_done                                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_dc_latest_data_valid_byte_0                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_bht_ptr[7]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_rot_sel_fill1                                                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|A_rot_sel_fill1                                                                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[15]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[22]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[22]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[18]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[18]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_bht_ptr[2]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                  ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[17]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[17]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_rot_pass3                                                                                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|A_rot_pass3                                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_st_data[15]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|d_writedata[15]~reg0                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_bht_ptr[4]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; system_0:u0|timer_0:the_timer_0|counter_snapshot[29]                                                                                                                                                                                                              ; system_0:u0|timer_0:the_timer_0|readdata[13]                                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[5]                                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|M_iw[5]                                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[30]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[30]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[0]                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[0]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[6]                                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|M_iw[6]                                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_st_data[30]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|d_writedata[30]~reg0                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_victim_tag[3]                                                                                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_victim_tag[12]                                                                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_rd_strobe                                                                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|cpu_0:the_cpu_0|d_writedata[2]~reg0                                                                                                                                                                                                                   ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|TMP_DATA[2]                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|cpu_0:the_cpu_0|D_bht_ptr[6]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|E_bht_ptr[6]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_stall_d1                                                                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|A_mul_stall_d2                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[7]                                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|M_iw[7]                                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_bht_ptr[5]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|D_bht_ptr[5]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|D_pc[5]                                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|E_pc[5]                                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_dst_regnum[2]                                                                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|A_dst_regnum_from_M[2]                                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|sync2_udr                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system_0:u0|timer_0:the_timer_0|counter_snapshot[24]                                                                                                                                                                                                              ; system_0:u0|timer_0:the_timer_0|readdata[8]                                                                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_ipending_reg_irq1                                                                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[28]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[28]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[26]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_st_data[26]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[12]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_st_data[12]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_st_data[20]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|d_writedata[20]~reg0                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_dc_victim_rd_data[14]                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|d_writedata[14]~reg0                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|d_writedata[7]~reg0                                                                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_src2[25]                                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|A_mul_src2[25]                                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[1]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_bht_ptr[0]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|D_bht_ptr[0]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[4]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_st_data[4]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mem_baddr[3]                                                                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|d_address[3]~reg0                                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_ipending_reg_irq7                                                                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                                  ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                                      ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[24]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_st_data[24]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_rot[27]                                                                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|A_shift_rot_result[27]                                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[5]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_st_data[5]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_br_cond_taken_history[4]                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|M_br_cond_taken_history[5]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[29]                                                                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|A_st_data[29]                                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[16]                                                                                                                                                                                                                              ; system_0:u0|cpu_0:the_cpu_0|D_pc[16]                                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[3]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_st_data[3]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|D_bht_ptr[0]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|E_bht_ptr[0]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_br_cond_taken_history[5]                                                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|M_br_cond_taken_history[6]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system_0:u0|cpu_0:the_cpu_0|A_ipending_reg_irq2                                                                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                      ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                    ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                              ; To                                                                                                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[2]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[2]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.520 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[9]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.537 ns                 ;
; 0.520 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[5]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.537 ns                 ;
; 0.520 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[0]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[0]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[1]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[1]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[8]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.540 ns                 ;
; 0.541 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.654 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.672 ns                 ;
; 0.655 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[9]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[9]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[7]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.674 ns                 ;
; 0.666 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[0] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.676 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.691 ns                 ;
; 0.704 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[4]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.722 ns                 ;
; 0.708 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[2]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[2]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.727 ns                 ;
; 0.709 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.724 ns                 ;
; 0.711 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[5]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[5]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.728 ns                 ;
; 0.724 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[6]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[6]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.743 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[9]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.760 ns                 ;
; 0.787 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[2]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.804 ns                 ;
; 0.795 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[0]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[0]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[3]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[3]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.814 ns                 ;
; 0.797 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[1]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[1]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[6]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.817 ns                 ;
; 0.810 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[4]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.831 ns                 ;
; 0.814 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.825 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[6]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.831 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[7]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.848 ns                 ;
; 0.837 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.845 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[6]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[6]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.847 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[5]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.852 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[5]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[5]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.855 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.859 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[9]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[6]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.861 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.920 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.935 ns                 ;
; 0.934 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[1]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[1]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.953 ns                 ;
; 0.947 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.962 ns                 ;
; 0.951 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[9]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[9]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.967 ns                 ;
; 0.951 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[7]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.967 ns                 ;
; 0.955 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.970 ns                 ;
; 0.957 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 0.969 ns                 ;
; 0.976 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[8]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.994 ns                 ;
; 0.981 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.996 ns                 ;
; 0.982 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.999 ns                 ;
; 0.986 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[8]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.987 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[0]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[0]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.003 ns                 ;
; 0.987 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.004 ns                 ;
; 0.988 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.005 ns                 ;
; 0.991 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[0]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.007 ns                 ;
; 0.993 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[4]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.009 ns                 ;
; 0.996 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[7]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[7]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.016 ns                 ;
; 0.998 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[2]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.014 ns                 ;
; 1.003 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[2]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[2]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.015 ns                 ;
; 1.009 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[5]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.024 ns                 ;
; 1.018 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[0]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.033 ns                 ;
; 1.018 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.035 ns                 ;
; 1.019 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[7]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.009 ns                   ; 1.028 ns                 ;
; 1.041 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.058 ns                 ;
; 1.043 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.060 ns                 ;
; 1.054 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[1]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[1]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.069 ns                 ;
; 1.064 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[6]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.081 ns                 ;
; 1.065 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.078 ns                 ;
; 1.070 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[8]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.087 ns                 ;
; 1.073 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[7]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.091 ns                 ;
; 1.074 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[3]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.082 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[8]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[8]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.102 ns                 ;
; 1.098 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.110 ns                 ;
; 1.110 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[3]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[3]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.126 ns                 ;
; 1.117 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[3]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[3]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.129 ns                 ;
; 1.119 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[1]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.134 ns                 ;
; 1.119 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[4]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.131 ns                 ;
; 1.123 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[6]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.137 ns                 ;
; 1.138 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[7]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[7]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.153 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.199 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.199 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.200 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.202 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[9]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.207 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[9]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[9]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.228 ns                 ;
; 1.209 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.222 ns                 ;
; 1.217 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[1]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.239 ns                 ;
; 1.217 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[0]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[0]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.236 ns                 ;
; 1.223 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.223 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.223 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_H_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.233 ns                 ;
; 1.224 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[9]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[9]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.238 ns                 ;
; 1.224 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.237 ns                 ;
; 1.225 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.231 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.233 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.239 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[4]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.239 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.252 ns                 ;
; 1.241 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.242 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[0]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[0]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.256 ns                 ;
; 1.243 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[2]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.257 ns                 ;
; 1.243 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.259 ns                 ;
; 1.244 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[1]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[1]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.011 ns                   ; 1.255 ns                 ;
; 1.245 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[7]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.261 ns                 ;
; 1.250 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[3]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.264 ns                 ;
; 1.256 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.273 ns                 ;
; 1.260 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[7]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[7]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.273 ns                 ;
; 1.262 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[1]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.276 ns                 ;
; 1.264 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.270 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.270 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[4]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.272 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[8]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[8]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.287 ns                 ;
; 1.274 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[2]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.288 ns                 ;
; 1.276 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[5]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[5]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.289 ns                 ;
; 1.288 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.292 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.295 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.302 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[4]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.008 ns                   ; 1.311 ns                 ;
; 1.304 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.320 ns                 ;
; 1.311 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[0]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[0]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.324 ns                 ;
; 1.312 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.328 ns                 ;
; 1.314 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.330 ns                 ;
; 1.320 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[4]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.340 ns                 ;
; 1.326 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[2]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[2]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.339 ns                 ;
; 1.329 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.339 ns                 ;
; 1.330 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.345 ns                 ;
; 1.335 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.339 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[1]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[1]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.352 ns                 ;
; 1.339 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.355 ns                 ;
; 1.340 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[8]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.355 ns                 ;
; 1.341 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.341 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.342 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.353 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[2]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.008 ns                   ; 1.361 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.356 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.357 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.372 ns                 ;
; 1.358 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[5]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[5]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.379 ns                 ;
; 1.359 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.363 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.379 ns                 ;
; 1.364 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.379 ns                 ;
; 1.365 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.380 ns                 ;
; 1.366 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.368 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[0]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[0]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.383 ns                 ;
; 1.370 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[9]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[9]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.387 ns                 ;
; 1.384 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.390 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.392 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[9]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.409 ns                 ;
; 1.395 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[5]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.410 ns                 ;
; 1.398 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.415 ns                 ;
; 1.401 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.416 ns                 ;
; 1.406 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.411 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[4]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.011 ns                   ; 1.422 ns                 ;
; 1.412 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.413 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; 1.427 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.444 ns                 ;
; 1.428 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.443 ns                 ;
; 1.429 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.446 ns                 ;
; 1.429 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.446 ns                 ;
; 1.429 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.439 ns                 ;
; 1.430 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                               ;                                                                                                                                                                                                       ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                              ; To                                                                                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                         ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                  ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                        ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[3]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[5]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[7]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[7]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[5]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[9]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[9]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[4]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[8]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[8]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[10]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[10]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.527 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[11]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[11]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.537 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.545 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.551 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.556 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                           ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.560 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                           ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.660 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[0]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[0]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[1]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[1]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[12]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[12]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[15]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[15]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[2]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[14]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[14]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[4]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[13]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[13]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[3]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[2]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[1]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[6]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.679 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.682 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.688 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.726 ns                 ;
; 0.690 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.698 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.736 ns                 ;
; 0.698 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.736 ns                 ;
; 0.700 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.738 ns                 ;
; 0.703 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.741 ns                 ;
; 0.715 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[8]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[8]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.730 ns                 ;
; 0.718 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.764 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.780 ns                 ;
; 0.806 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.814 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.818 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.822 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.832 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.834 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.837 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.837 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.840 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.843 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.849 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6]                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.867 ns                 ;
; 0.853 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                                    ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.869 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.869 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.870 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.875 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.891 ns                 ;
; 0.876 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.892 ns                 ;
; 0.941 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.979 ns                 ;
; 0.942 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.966 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.979 ns                 ;
; 0.968 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.984 ns                 ;
; 0.969 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.969 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.979 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.992 ns                 ;
; 0.982 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[4]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[4]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.025 ns                 ;
; 0.984 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.997 ns                 ;
; 1.107 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.145 ns                 ;
; 1.109 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.122 ns                 ;
; 1.110 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.126 ns                 ;
; 1.131 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[0]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[0]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.174 ns                 ;
; 1.136 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[2]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[2]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.179 ns                 ;
; 1.150 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[6]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[6]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.193 ns                 ;
; 1.189 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.191 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.198 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.208 ns                 ;
; 1.199 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[12] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[12]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.242 ns                 ;
; 1.199 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.201 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.245 ns                 ;
; 1.201 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[5]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[5]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.257 ns                 ;
; 1.217 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.227 ns                 ;
; 1.220 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.230 ns                 ;
; 1.220 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                                 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.223 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[7]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[7]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.265 ns                 ;
; 1.223 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.231 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.236 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.239 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.239 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[9]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[9]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.281 ns                 ;
; 1.241 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[10] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[10]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.284 ns                 ;
; 1.245 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[8]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[8]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.288 ns                 ;
; 1.249 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[14] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[14]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.292 ns                 ;
; 1.250 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.250 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.254 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.255 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[11] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[11]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.297 ns                 ;
; 1.256 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.257 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[15] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[15]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.299 ns                 ;
; 1.257 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                           ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.257 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                           ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.260 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.262 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                  ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.277 ns                 ;
; 1.262 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.270 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.272 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.272 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.281 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.297 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.313 ns                 ;
; 1.302 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.310 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.331 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.333 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.334 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                              ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.356 ns                 ;
; 1.338 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[1]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[1]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.380 ns                 ;
; 1.343 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.346 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.352 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|q_a[3]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[3]                                                                                                                                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.394 ns                 ;
; 1.352 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.355 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.365 ns                 ;
; 1.373 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.374 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.375 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.413 ns                 ;
; 1.379 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.379 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.379 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.379 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.379 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.392 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.408 ns                 ;
; 1.393 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.409 ns                 ;
; 1.393 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.409 ns                 ;
; 1.395 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                  ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.410 ns                 ;
; 1.397 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                      ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.414 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.430 ns                 ;
; 1.421 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                  ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.436 ns                 ;
; 1.423 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.445 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                               ;                                                                                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                     ; To                                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                                       ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                                                  ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                                                  ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                                                  ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                                                                  ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|LUT_INDEX[0]                                                                                                                                            ; I2C_AV_Config:u1|LUT_INDEX[0]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                                                                                                                                          ; I2C_AV_Config:u1|mSetup_ST.0001                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                                                                                           ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_GO                                                                                                                                                 ; I2C_AV_Config:u1|mI2C_GO                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|shift_buf[7]                                                                                                                                         ; rle_enc:rle_machine|shift_buf[7]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_next.000                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_next.000                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_count[0]                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_count[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.000                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_state.000                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_count[1]                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_count[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_count[2]                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_count[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_next.101                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_next.101                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|m_next.010000000                                                                                                                         ; system_0:u0|sdram_0:the_sdram_0|m_next.010000000                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.101                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_state.101                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                      ; system_0:u0|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.001                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.001                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.100                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.100                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                     ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|init_done                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|init_done                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|rd_reg                                                                                                                                               ; rle_enc:rle_machine|rd_reg                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|m_state.000000001                                                                                                                        ; system_0:u0|sdram_0:the_sdram_0|m_state.000000001                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|m_count[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|refresh_request                                                                                                                          ; system_0:u0|sdram_0:the_sdram_0|refresh_request                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|active_cs_n                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|active_cs_n                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.010                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.010                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_write                                                                    ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_write                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|state.REQUEST_INPUT                                                                                                                                  ; rle_enc:rle_machine|state.REQUEST_INPUT                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                     ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_read                                                                     ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_read                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.001                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.001                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_read_done                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_read_done                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_write                                                                    ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_write                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                     ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                     ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.010                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.010                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_read                                                                     ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_read                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|new_bitstream                                                                                                                                        ; rle_enc:rle_machine|new_bitstream                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.100                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.100                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|wr_reg                                                                                                                                               ; rle_enc:rle_machine|wr_reg                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_read_done                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_read_done                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|value_type                                                                                                                                           ; rle_enc:rle_machine|value_type                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[22]                                                                                                                                        ; rle_enc:rle_machine|bit_count[22]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[21]                                                                                                                                        ; rle_enc:rle_machine|bit_count[21]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[20]                                                                                                                                        ; rle_enc:rle_machine|bit_count[20]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[19]                                                                                                                                        ; rle_enc:rle_machine|bit_count[19]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[18]                                                                                                                                        ; rle_enc:rle_machine|bit_count[18]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[17]                                                                                                                                        ; rle_enc:rle_machine|bit_count[17]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[16]                                                                                                                                        ; rle_enc:rle_machine|bit_count[16]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[15]                                                                                                                                        ; rle_enc:rle_machine|bit_count[15]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[14]                                                                                                                                        ; rle_enc:rle_machine|bit_count[14]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[13]                                                                                                                                        ; rle_enc:rle_machine|bit_count[13]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[12]                                                                                                                                        ; rle_enc:rle_machine|bit_count[12]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[11]                                                                                                                                        ; rle_enc:rle_machine|bit_count[11]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[10]                                                                                                                                        ; rle_enc:rle_machine|bit_count[10]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[9]                                                                                                                                         ; rle_enc:rle_machine|bit_count[9]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[8]                                                                                                                                         ; rle_enc:rle_machine|bit_count[8]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[7]                                                                                                                                         ; rle_enc:rle_machine|bit_count[7]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[6]                                                                                                                                         ; rle_enc:rle_machine|bit_count[6]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[5]                                                                                                                                         ; rle_enc:rle_machine|bit_count[5]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[4]                                                                                                                                         ; rle_enc:rle_machine|bit_count[4]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[3]                                                                                                                                         ; rle_enc:rle_machine|bit_count[3]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[2]                                                                                                                                         ; rle_enc:rle_machine|bit_count[2]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[1]                                                                                                                                         ; rle_enc:rle_machine|bit_count[1]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rle_enc:rle_machine|bit_count[0]                                                                                                                                         ; rle_enc:rle_machine|bit_count[0]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_write_done                                                               ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_write_done                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                               ; Reset_Delay:delay1|Cont[0]                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a1                                                   ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|parity11                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a[7]                                   ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe11a[7]                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[0]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[0]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; RLE_FIFO_8_256:FIFO_send|trigger                                                                                                                                         ; RLE_FIFO_8_256:FIFO_send|wrreq_t                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; rle_enc:rle_machine|shift_buf[4]                                                                                                                                         ; rle_enc:rle_machine|shift_buf[3]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.522 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[4]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch|data_in_d1                                                                      ; system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch|data_out                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[6]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a[0]                                   ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe11a[0]                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; RLE_FIFO_24_256:FIFO_recv|trigger_rd                                                                                                                                     ; RLE_FIFO_24_256:FIFO_recv|rdreq_t                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_next.000                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_state.000                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system_0:u0|sdram_0:the_sdram_0|rd_valid[2]                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|za_valid                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; I2C_AV_Config:u1|mSetup_ST.0000                                                                                                                                          ; I2C_AV_Config:u1|mSetup_ST.0001                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                                                                                                                                        ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|delayed_wrptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system_0:u0|sdram_0:the_sdram_0|m_next.010000000                                                                                                                         ; system_0:u0|sdram_0:the_sdram_0|m_state.010000000                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|delayed_wrptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; rle_enc:rle_machine|state.WAIT_INPUT                                                                                                                                     ; rle_enc:rle_machine|state.READ_INPUT                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_count[2]                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_state.111                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|delayed_wrptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a0                                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|parity11                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.010                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_read                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; I2C_AV_Config:u1|mSetup_ST.0010                                                                                                                                          ; I2C_AV_Config:u1|mSetup_ST.0000                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                           ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; rle_enc:rle_machine|state.COUNT_DONE                                                                                                                                     ; rle_enc:rle_machine|state.WAIT_OUTPUT                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.010                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_read_done                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Reset_Delay:delay1|Cont[23]                                                                                                                                              ; Reset_Delay:delay1|Cont[23]                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; I2C_AV_Config:u1|mSetup_ST.0010                                                                                                                                          ; I2C_AV_Config:u1|mI2C_GO                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_next.101                                                                                                                               ; system_0:u0|sdram_0:the_sdram_0|i_state.101                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; rle_enc:rle_machine|shift_count[3]                                                                                                                                       ; rle_enc:rle_machine|shift_count[3]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.101                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.101                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_0           ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_1           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state.100                                                                ; system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_write_done                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                         ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.545 ns                                ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                     ; system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.001                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state.100                                                                ; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_write                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; rle_enc:rle_machine|state.WAIT_OUTPUT                                                                                                                                    ; rle_enc:rle_machine|state.RESET_COUNT                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.111                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_next.101                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                         ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a0                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.111                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_state.011                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.556 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.558 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                          ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.560 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.561 ns                                ; I2C_AV_Config:u1|LUT_INDEX[5]                                                                                                                                            ; I2C_AV_Config:u1|LUT_INDEX[5]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.561 ns                                ; rle_enc:rle_machine|state.INIT                                                                                                                                           ; rle_enc:rle_machine|wr_reg                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.563 ns                                ; rle_enc:rle_machine|state.INIT                                                                                                                                           ; rle_enc:rle_machine|rd_reg                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.565 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a0                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.565 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.569 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.570 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                     ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.575 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.575 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.576 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.592 ns                 ;
; 0.579 ns                                ; system_0:u0|sdram_0:the_sdram_0|i_state.000                                                                                                                              ; system_0:u0|sdram_0:the_sdram_0|i_state.001                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.580 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.582 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.598 ns                 ;
; 0.646 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.657 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[3]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[3]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[7]                                 ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[7]                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; system_0:u0|sdram_0:the_sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                    ; system_0:u0|sdram_0:the_sdram_0|rd_valid[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; rle_enc:rle_machine|shift_buf[2]                                                                                                                                         ; rle_enc:rle_machine|shift_buf[1]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; rle_enc:rle_machine|shift_buf[6]                                                                                                                                         ; rle_enc:rle_machine|shift_buf[5]                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                    ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram|ram_block14a0~portb_address_reg4                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.068 ns                   ; 0.728 ns                 ;
; 0.661 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a[6]                                   ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe11a[6]                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]                                    ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a[3]                                   ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9|dffe11a[3]                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                      ;                                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                                                                                                                                                                                       ; To                                                                                                                             ; To Clock                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N/A                                     ; None                                                ; 10.689 ns  ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 10.672 ns  ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 10.230 ns  ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[30]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 10.033 ns  ; SRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.803 ns   ; LCD_DATA[2]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[2]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.772 ns   ; LCD_DATA[3]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[3]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.763 ns   ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[31]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.666 ns   ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[29]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.598 ns   ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.557 ns   ; LCD_DATA[1]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[1]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.541 ns   ; SRAM_DQ[8]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.492 ns   ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.374 ns   ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[29]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.350 ns   ; SRAM_DQ[0]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.301 ns   ; SRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.290 ns   ; LCD_DATA[5]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[5]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.240 ns   ; SRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[21]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.065 ns   ; LCD_DATA[6]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[6]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.014 ns   ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[22]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 9.008 ns   ; SRAM_DQ[8]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[24]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.956 ns   ; LCD_DATA[4]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[4]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.934 ns   ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[31]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.845 ns   ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[18]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.821 ns   ; SRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[19]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.810 ns   ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[23]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.803 ns   ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[20]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.734 ns   ; SRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[28]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.660 ns   ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[27]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.650 ns   ; SRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[26]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.631 ns   ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[22]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.615 ns   ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[17]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.613 ns   ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[18]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.604 ns   ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[30]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.604 ns   ; SRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.576 ns   ; LCD_DATA[0]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[0]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.489 ns   ; LCD_DATA[7]                                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[7]                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.381 ns   ; SRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[21]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.239 ns   ; SRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[25]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.148 ns   ; SRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[19]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.011 ns   ; SRAM_DQ[0]                                                                                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[16]                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 8.002 ns   ; OTG_DATA[8]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[8]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.937 ns   ; OTG_DATA[5]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[5]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.817 ns   ; OTG_DATA[0]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[0]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.815 ns   ; ENET_DATA[8]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.800 ns   ; SRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[12]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.715 ns   ; SRAM_DQ[0]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.714 ns   ; OTG_DATA[6]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[6]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.671 ns   ; OTG_DATA[10]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[10]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.668 ns   ; SRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.638 ns   ; ENET_DATA[1]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.627 ns   ; OTG_DATA[3]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[3]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.608 ns   ; OTG_DATA[12]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[12]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.605 ns   ; OTG_DATA[7]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[7]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.573 ns   ; SRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.564 ns   ; SRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.558 ns   ; OTG_DATA[2]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[2]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.537 ns   ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.535 ns   ; OTG_INT1                                                                                                                                                                                   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT1_N                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.533 ns   ; OTG_DATA[1]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[1]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.523 ns   ; KEY[0]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[0]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.522 ns   ; KEY[0]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[0]                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.500 ns   ; ENET_DATA[5]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.483 ns   ; SRAM_DQ[8]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.454 ns   ; UART_RXD                                                                                                                                                                                   ; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.416 ns   ; OTG_INT0                                                                                                                                                                                   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT0_N                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.413 ns   ; SRAM_DQ[0]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.353 ns   ; OTG_DATA[15]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[15]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.335 ns   ; OTG_DATA[11]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[11]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.334 ns   ; ENET_DATA[3]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.323 ns   ; OTG_DATA[4]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[4]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.320 ns   ; ENET_DATA[14]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.302 ns   ; OTG_DATA[13]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[13]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.299 ns   ; ENET_DATA[13]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.250 ns   ; SRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.224 ns   ; SRAM_DQ[8]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[8]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.220 ns   ; ENET_DATA[11]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.144 ns   ; ENET_DATA[2]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.098 ns   ; ENET_DATA[6]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.096 ns   ; ENET_DATA[0]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.093 ns   ; ENET_DATA[9]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.079 ns   ; ENET_DATA[10]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.071 ns   ; ENET_DATA[15]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.065 ns   ; ENET_DATA[12]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.062 ns   ; OTG_DATA[9]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[9]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.055 ns   ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.034 ns   ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 7.007 ns   ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.999 ns   ; OTG_DATA[14]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[14]                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.969 ns   ; SRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.956 ns   ; SW[16]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[16]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.887 ns   ; ENET_DATA[7]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.875 ns   ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[2]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.870 ns   ; ENET_INT                                                                                                                                                                                   ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oINT                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.860 ns   ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.833 ns   ; ENET_DATA[4]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.832 ns   ; SRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.814 ns   ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.800 ns   ; SRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.760 ns   ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[15]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.731 ns   ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.724 ns   ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.709 ns   ; SRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.693 ns   ; SRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.684 ns   ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.682 ns   ; KEY[3]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[3]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.672 ns   ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.671 ns   ; KEY[2]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[2]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.660 ns   ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.657 ns   ; SW[15]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[15]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.626 ns   ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.606 ns   ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6]                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.574 ns   ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.564 ns   ; SD_DAT                                                                                                                                                                                     ; system_0:u0|SD_DAT:the_SD_DAT|readdata                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.522 ns   ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.516 ns   ; KEY[3]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[3]                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.514 ns   ; SD_CMD                                                                                                                                                                                     ; system_0:u0|SD_CMD:the_SD_CMD|readdata                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.489 ns   ; SW[13]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[13]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.442 ns   ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]                           ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.441 ns   ; KEY[1]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[1]                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.439 ns   ; KEY[1]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[1]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.437 ns   ; SW[17]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[17]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.361 ns   ; KEY[2]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[2]                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 6.294 ns   ; SW[14]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[14]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.992 ns   ; SW[2]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[2]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.967 ns   ; SW[1]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[1]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.897 ns   ; SW[8]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[8]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.897 ns   ; SW[12]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[12]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.880 ns   ; SW[0]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[0]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.840 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.836 ns   ; SW[7]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[7]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.835 ns   ; SW[11]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[11]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.826 ns   ; SW[10]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[10]                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.802 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                                                       ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.688 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[12]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.688 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[15]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.688 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.688 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[1]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.683 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[14]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.683 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[3]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.535 ns   ; SW[3]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[3]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.515 ns   ; SW[9]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[9]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.430 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[2]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.430 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[4]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.430 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[11]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.429 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[5]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.429 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[0]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.429 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[6]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.423 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[7]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.423 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[8]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.423 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[10]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.419 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[9]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.419 ns   ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[13]                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.298 ns   ; SW[5]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[5]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.292 ns   ; SW[6]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[6]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 2.232 ns   ; SW[4]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[4]                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.579 ns   ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.272 ns   ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.126 ns   ; FL_DQ[2]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[2] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.126 ns   ; FL_DQ[3]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[3] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.124 ns   ; FL_DQ[6]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[6] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.124 ns   ; FL_DQ[7]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[7] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.124 ns   ; FL_DQ[5]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[5] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.124 ns   ; FL_DQ[4]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[4] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.106 ns   ; FL_DQ[0]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[0] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.106 ns   ; FL_DQ[1]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[1] ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 0.907 ns   ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                        ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 0.733 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.733 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.538 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.538 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.512 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.512 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.486 ns   ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.486 ns   ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.486 ns   ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.486 ns   ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.486 ns   ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.336 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.336 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.336 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.274 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.274 ns   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.109 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.111 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.112 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                       ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                            ;                                                                                                                                ;                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                     ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 14.685 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.444 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.402 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.258 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.915 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.988 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                  ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.958 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.948 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.836 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[18]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.832 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[15]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.743 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[16]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.713 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.661 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[14]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.633 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[17]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.547 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[9]~reg0                                                                            ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.428 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.421 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[13]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.273 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                   ; I2C_SDAT      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.245 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.117 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[11]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.104 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.938 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[12]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.862 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[10]~reg0                                                                           ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.777 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.772 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; LCD_EN        ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.713 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.712 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.695 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.670 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.575 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.575 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.555 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.530 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.510 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.510 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.510 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.501 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.493 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.493 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.491 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.490 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.473 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.468 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.468 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.448 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.448 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.446 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.445 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.437 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.436 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.434 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.428 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.419 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.405 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.403 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.394 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.389 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.388 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.386 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.382 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.341 ns  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                            ; AUD_DACDAT    ; CLOCK_27   ;
; N/A                                     ; None                                                ; 11.328 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.328 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.324 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.323 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.308 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.306 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.305 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.304 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.304 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.298 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.297 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.294 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.289 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.289 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.289 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.289 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.281 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.266 ns  ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0] ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.263 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.261 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.254 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.251 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.241 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.240 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.240 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.240 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.239 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.239 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.234 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.233 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.232 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.232 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.231 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0                                                                           ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.230 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.229 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.226 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.224 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.224 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.224 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.224 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.223 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.222 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.222 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.216 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.212 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.212 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.206 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.203 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.203 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.198 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.197 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.197 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.197 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.196 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.191 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.187 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.187 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.187 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.187 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.186 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.184 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.184 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.183 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.182 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.182 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.182 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.182 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.182 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.181 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.180 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.180 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.179 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.176 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.172 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.169 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.167 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.167 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.164 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.160 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.158 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.154 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.144 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.142 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.141 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.141 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.138 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.129 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[1]~reg0                                                                         ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.124 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.122 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.119 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.118 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.117 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.115 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.113 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[23]~reg0                                                                           ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.112 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.111 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.111 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.110 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.106 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0                                                                           ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.100 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.099 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.095 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.095 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.094 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.075 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.075 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.069 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.064 ns  ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0] ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.064 ns  ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0] ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.059 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.059 ns  ; system_0:u0|cpu_0:the_cpu_0|d_byteenable[3]~reg0                                                                         ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.058 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.057 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.057 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.051 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.047 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.047 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[22]~reg0                                                                           ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.046 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[9]                                                                               ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.045 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_ADDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.044 ns  ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0] ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.042 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.042 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.042 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.042 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[21]~reg0                                                                           ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.030 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.029 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0                                                                           ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.029 ns  ; system_0:u0|cpu_0:the_cpu_0|d_address[19]~reg0                                                                           ; SRAM_DQ[1]    ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                          ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                                                                                                                                                                                       ; To                                                                                                                                                                                                     ; To Clock                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N/A                                     ; None                                                ; 2.357 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                              ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 2.261 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                    ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 2.255 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 1.846 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.764 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.677 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.634 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.634 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.596 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.589 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.588 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.587 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.587 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.587 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.587 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.584 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.583 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.578 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.577 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.575 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.574 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.549 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.542 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.540 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.539 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.497 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.469 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.444 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.420 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.420 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.401 ns  ; DRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[15]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.392 ns  ; DRAM_DQ[8]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[8]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.388 ns  ; DRAM_DQ[0]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[0]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.386 ns  ; DRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[6]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.386 ns  ; DRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[5]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.386 ns  ; DRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[4]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.386 ns  ; DRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[3]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.377 ns  ; DRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[11]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.377 ns  ; DRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[12]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.367 ns  ; DRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[13]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.367 ns  ; DRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[14]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.362 ns  ; DRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[7]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.362 ns  ; DRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|sdram_0:the_sdram_0|za_data[10]                                                                                                                                                            ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.362 ns  ; DRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[9]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.358 ns  ; DRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[2]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.358 ns  ; DRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|sdram_0:the_sdram_0|za_data[1]                                                                                                                                                             ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; 1.250 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.247 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.246 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.228 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.169 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 1.108 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.972 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.954 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.953 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.876 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.852 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.852 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.820 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.815 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.765 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.757 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.651 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.650 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.615 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                              ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.612 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.612 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                              ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.563 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.563 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.545 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.511 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.511 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.511 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.511 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.509 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.508 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi ; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.471 ns  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; 0.373 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                              ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.369 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.366 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.342 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.341 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; 0.339 ns  ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.044 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.044 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.256 ns ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.256 ns ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.256 ns ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.256 ns ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.256 ns ; altera_internal_jtag~SHIFTUSER                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                               ; altera_internal_jtag~CLKDRUSER                                                                                                                                                             ;
; N/A                                     ; None                                                ; -0.282 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.282 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.308 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.308 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.503 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.503 ns ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck ;
; N/A                                     ; None                                                ; -0.677 ns ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.925 ns ; FL_DQ[0]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[0]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.925 ns ; FL_DQ[1]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[1]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[6]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[6]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[7]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[7]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[5]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[5]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[4]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[4]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.945 ns ; FL_DQ[2]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[2]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -0.945 ns ; FL_DQ[3]                                                                                                                                                                                   ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[3]                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -1.042 ns ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -1.349 ns ; I2C_SDAT                                                                                                                                                                                   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.002 ns ; SW[4]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[4]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.062 ns ; SW[6]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[6]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.068 ns ; SW[5]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[5]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.189 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[9]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.189 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[13]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.193 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[7]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.193 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[8]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.193 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[10]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.199 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[5]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.199 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[0]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.199 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[6]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.200 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[2]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.200 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[4]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.200 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[11]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.285 ns ; SW[9]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[9]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.305 ns ; SW[3]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[3]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.453 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[14]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.453 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[3]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.458 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[12]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.458 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[15]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.458 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.458 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|mI2C_DATA[1]                                                                                                                                                                          ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.572 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.596 ns ; SW[10]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[10]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.605 ns ; SW[11]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[11]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.606 ns ; SW[7]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[7]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                                                                                                                              ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[0]                                                                                                                                                                                     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                                                                                                                               ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.650 ns ; SW[0]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[0]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.667 ns ; SW[8]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[8]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.667 ns ; SW[12]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[12]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.737 ns ; SW[1]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[1]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -2.762 ns ; SW[2]                                                                                                                                                                                      ; system_0:u0|switch_pio:the_switch_pio|readdata[2]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.064 ns ; SW[14]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[14]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.131 ns ; KEY[2]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[2]                                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.207 ns ; SW[17]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[17]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.209 ns ; KEY[1]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[1]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.211 ns ; KEY[1]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[1]                                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.212 ns ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.259 ns ; SW[13]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[13]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.284 ns ; SD_CMD                                                                                                                                                                                     ; system_0:u0|SD_CMD:the_SD_CMD|readdata                                                                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.286 ns ; KEY[3]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|d1_data_in[3]                                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.292 ns ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.334 ns ; SD_DAT                                                                                                                                                                                     ; system_0:u0|SD_DAT:the_SD_DAT|readdata                                                                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.344 ns ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.376 ns ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.396 ns ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.427 ns ; SW[15]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[15]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.430 ns ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.441 ns ; KEY[2]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[2]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.442 ns ; SRAM_DQ[11]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.452 ns ; KEY[3]                                                                                                                                                                                     ; system_0:u0|button_pio:the_button_pio|readdata[3]                                                                                                                                                      ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.454 ns ; SRAM_DQ[14]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14]                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.463 ns ; SRAM_DQ[3]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.479 ns ; SRAM_DQ[10]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.494 ns ; SRAM_DQ[13]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.501 ns ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.530 ns ; SRAM_DQ[15]                                                                                                                                                                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[15]                                                                                                  ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.570 ns ; SRAM_DQ[5]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.584 ns ; SRAM_DQ[4]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.602 ns ; SRAM_DQ[9]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.603 ns ; ENET_DATA[4]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.630 ns ; SRAM_DQ[1]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.640 ns ; ENET_INT                                                                                                                                                                                   ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                                         ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.645 ns ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[2]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.657 ns ; ENET_DATA[7]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.726 ns ; SW[16]                                                                                                                                                                                     ; system_0:u0|switch_pio:the_switch_pio|readdata[16]                                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.739 ns ; SRAM_DQ[12]                                                                                                                                                                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]                                                                                                                ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.769 ns ; OTG_DATA[14]                                                                                                                                                                               ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[14]                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.777 ns ; SRAM_DQ[6]                                                                                                                                                                                 ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]                                                                                                   ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.804 ns ; SRAM_DQ[7]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.825 ns ; SRAM_DQ[2]                                                                                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                                                                                                                 ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.832 ns ; OTG_DATA[9]                                                                                                                                                                                ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[9]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.835 ns ; ENET_DATA[12]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.841 ns ; ENET_DATA[15]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.849 ns ; ENET_DATA[10]                                                                                                                                                                              ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                                    ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.863 ns ; ENET_DATA[9]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.866 ns ; ENET_DATA[0]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; N/A                                     ; None                                                ; -6.868 ns ; ENET_DATA[6]                                                                                                                                                                               ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                                     ; CLOCK_50                                                                                                                                                                                   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                                                                                                                                                                            ;                                                                                                                                                                                                        ;                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                       ;
+-----------------+---------+----------------------------+------------+-------------------------------------------+----------------------------------------------------------------+
; Option          ; Setting ; From                       ; To         ; Entity Name                               ; Help                                                           ;
+-----------------+---------+----------------------------+------------+-------------------------------------------+----------------------------------------------------------------+
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system_0_clock_0                          ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system_0_clock_0                          ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system_0_clock_0_bit_pipe                 ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system_0_clock_1                          ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system_0_clock_1                          ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system_0_clock_1_bit_pipe                 ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system_0_reset_clk_50_domain_synch_module ; No timing path applicable to specified source and destination  ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system_0_reset_clk_domain_synch_module    ; No timing path applicable to specified source and destination  ;
+-----------------+---------+----------------------------+------------+-------------------------------------------+----------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Apr 24 19:40:52 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_NET -c DE2_NET --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck" is an undefined clock
    Info: Assuming node "altera_internal_jtag~UPDATEUSER" is an undefined clock
    Info: Assuming node "altera_internal_jtag~CLKDRUSER" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK" as buffer
    Info: Detected ripple clock "I2C_AV_Config:u1|mI2C_CTRL_CLK" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0"
Info: Slack time is 1.363 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0" and destination register "system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]"
    Info: Fmax is 115.78 MHz (period= 8.637 ns)
    Info: + Largest register to register requirement is 9.752 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.034 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.614 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.986 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X33_Y9_N1; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]'
                Info: Total cell delay = 0.537 ns ( 20.54 % )
                Info: Total interconnect delay = 2.077 ns ( 79.46 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X40_Y15_N29; Fanout = 17; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 8.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y15_N29; Fanout = 17; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_address[20]~reg0'
        Info: 2: + IC(0.845 ns) + CELL(0.371 ns) = 1.216 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 11; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_b|w_anode4541w[3]~0'
        Info: 3: + IC(1.025 ns) + CELL(0.150 ns) = 2.391 ns; Loc. = LCCOMB_X36_Y11_N12; Fanout = 15; COMB Node = 'system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1|cpu_0_data_master_granted_uart_0_s1~1'
        Info: 4: + IC(0.327 ns) + CELL(0.410 ns) = 3.128 ns; Loc. = LCCOMB_X36_Y11_N10; Fanout = 4; COMB Node = 'system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0'
        Info: 5: + IC(1.006 ns) + CELL(0.150 ns) = 4.284 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 24; COMB Node = 'system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|cpu_0_data_master_granted_DM9000A_avalon_slave_0'
        Info: 6: + IC(1.052 ns) + CELL(0.150 ns) = 5.486 ns; Loc. = LCCOMB_X35_Y11_N20; Fanout = 2; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~258'
        Info: 7: + IC(0.262 ns) + CELL(0.275 ns) = 6.023 ns; Loc. = LCCOMB_X35_Y11_N22; Fanout = 3; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~259'
        Info: 8: + IC(0.728 ns) + CELL(0.150 ns) = 6.901 ns; Loc. = LCCOMB_X34_Y10_N30; Fanout = 8; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[28]~312'
        Info: 9: + IC(1.254 ns) + CELL(0.150 ns) = 8.305 ns; Loc. = LCCOMB_X33_Y9_N0; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[25]'
        Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 8.389 ns; Loc. = LCFF_X33_Y9_N1; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]'
        Info: Total cell delay = 1.890 ns ( 22.53 % )
        Info: Total interconnect delay = 6.499 ns ( 77.47 % )
Info: Slack time is 2.115 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2]" and destination register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]"
    Info: + Largest register to register requirement is 9.806 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.020 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X23_Y21_N29; Fanout = 1; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]'
                Info: Total cell delay = 0.537 ns ( 20.18 % )
                Info: Total interconnect delay = 2.124 ns ( 79.82 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2]'
        Info: 2: + IC(0.336 ns) + CELL(0.414 ns) = 0.750 ns; Loc. = LCCOMB_X23_Y25_N2; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.821 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.892 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.963 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.034 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.105 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~11'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.515 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 5; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add6~12'
        Info: 9: + IC(0.767 ns) + CELL(0.504 ns) = 2.786 ns; Loc. = LCCOMB_X22_Y25_N14; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add5~15'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.196 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add5~16'
        Info: 11: + IC(0.456 ns) + CELL(0.436 ns) = 4.088 ns; Loc. = LCCOMB_X21_Y25_N12; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal1~5'
        Info: 12: + IC(0.721 ns) + CELL(0.415 ns) = 5.224 ns; Loc. = LCCOMB_X22_Y24_N6; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~0'
        Info: 13: + IC(0.267 ns) + CELL(0.438 ns) = 5.929 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~2'
        Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 6.326 ns; Loc. = LCCOMB_X22_Y24_N12; Fanout = 30; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1]~1'
        Info: 15: + IC(0.868 ns) + CELL(0.413 ns) = 7.607 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~9'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 7.691 ns; Loc. = LCFF_X23_Y21_N29; Fanout = 1; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]'
        Info: Total cell delay = 4.029 ns ( 52.39 % )
        Info: Total interconnect delay = 3.662 ns ( 47.61 % )
Info: Slack time is 48.874 ns for clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" between source register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]" and destination register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]"
    Info: Fmax is 183.62 MHz (period= 5.446 ns)
    Info: + Largest register to register requirement is 54.112 ns
        Info: + Setup relationship between source and destination is 54.320 ns
            Info: + Latch edge is 51.936 ns
                Info: Clock period of Destination clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.006 ns
            Info: + Shortest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to destination register is 2.605 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 122; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 6; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]'
                Info: Total cell delay = 0.537 ns ( 20.61 % )
                Info: Total interconnect delay = 2.068 ns ( 79.39 % )
            Info: - Longest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to source register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 122; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.599 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 2; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]'
                Info: Total cell delay = 0.537 ns ( 20.66 % )
                Info: Total interconnect delay = 2.062 ns ( 79.34 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.238 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 2; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]'
        Info: 2: + IC(0.507 ns) + CELL(0.420 ns) = 0.927 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~2'
        Info: 3: + IC(0.450 ns) + CELL(0.438 ns) = 1.815 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4'
        Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 2.523 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 16; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena'
        Info: 5: + IC(0.954 ns) + CELL(0.275 ns) = 3.752 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 4; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2'
        Info: 6: + IC(0.283 ns) + CELL(0.416 ns) = 4.451 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|_~4'
        Info: 7: + IC(0.283 ns) + CELL(0.420 ns) = 5.154 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.238 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 6; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]'
        Info: Total cell delay = 2.491 ns ( 47.56 % )
        Info: Total interconnect delay = 2.747 ns ( 52.44 % )
Info: Slack time is -74 ps for clock "CLOCK_50" between source register "system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out" and destination register "rle_enc:rle_machine|state.COUNT_BITS"
    Info: + Largest register to register requirement is 2.167 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 809; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 5; REG Node = 'rle_enc:rle_machine|state.COUNT_BITS'
                Info: Total cell delay = 1.536 ns ( 57.27 % )
                Info: Total interconnect delay = 1.146 ns ( 42.73 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 5; REG Node = 'system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 5; REG Node = 'system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|data_out'
        Info: 2: + IC(1.012 ns) + CELL(0.437 ns) = 1.449 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 1; COMB Node = 'rle_enc:rle_machine|Selector1~0'
        Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 2.157 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'rle_enc:rle_machine|Selector1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.241 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 5; REG Node = 'rle_enc:rle_machine|state.COUNT_BITS'
        Info: Total cell delay = 0.959 ns ( 42.79 % )
        Info: Total interconnect delay = 1.282 ns ( 57.21 % )
Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 1 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Clock "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck" has Internal fmax of 92.68 MHz between source register "sld_hub:auto_hub|irsr_reg[6]" and destination register "sld_hub:auto_hub|tdo" (period= 10.79 ns)
    Info: + Longest register to register delay is 5.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N21; Fanout = 22; REG Node = 'sld_hub:auto_hub|irsr_reg[6]'
        Info: 2: + IC(1.080 ns) + CELL(0.245 ns) = 1.325 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 8; COMB Node = 'sld_hub:auto_hub|Equal9~0'
        Info: 3: + IC(0.977 ns) + CELL(0.378 ns) = 2.680 ns; Loc. = LCCOMB_X28_Y18_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~1'
        Info: 4: + IC(0.247 ns) + CELL(0.149 ns) = 3.076 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~2'
        Info: 5: + IC(0.260 ns) + CELL(0.438 ns) = 3.774 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~6'
        Info: 6: + IC(0.246 ns) + CELL(0.420 ns) = 4.440 ns; Loc. = LCCOMB_X28_Y18_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~7'
        Info: 7: + IC(0.241 ns) + CELL(0.415 ns) = 5.096 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~8'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.180 ns; Loc. = LCFF_X28_Y18_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 2.129 ns ( 41.10 % )
        Info: Total interconnect delay = 3.051 ns ( 58.90 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck" to destination register is 4.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl'
            Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 4.456 ns; Loc. = LCFF_X28_Y18_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.919 ns ( 87.95 % )
        Info: - Longest clock path from clock "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck" to source register is 4.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl'
            Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 4.457 ns; Loc. = LCFF_X31_Y18_N21; Fanout = 22; REG Node = 'sld_hub:auto_hub|irsr_reg[6]'
            Info: Total cell delay = 0.537 ns ( 12.05 % )
            Info: Total interconnect delay = 3.920 ns ( 87.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~UPDATEUSER" Internal fmax is restricted to 500.0 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.951 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N5; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
            Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
            Info: Total cell delay = 0.660 ns ( 69.40 % )
            Info: Total interconnect delay = 0.291 ns ( 30.60 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~UPDATEUSER" to destination register is 6.059 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.487 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 6.059 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
                Info: Total cell delay = 0.537 ns ( 8.86 % )
                Info: Total interconnect delay = 5.522 ns ( 91.14 % )
            Info: - Longest clock path from clock "altera_internal_jtag~UPDATEUSER" to source register is 6.059 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.487 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 6.059 ns; Loc. = LCFF_X30_Y19_N5; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
                Info: Total cell delay = 0.537 ns ( 8.86 % )
                Info: Total interconnect delay = 5.522 ns ( 91.14 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~CLKDRUSER" has Internal fmax of 413.91 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]" (period= 2.416 ns)
    Info: + Longest register to register delay is 2.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N7; Fanout = 8; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]'
        Info: 2: + IC(0.369 ns) + CELL(0.438 ns) = 0.807 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6'
        Info: 3: + IC(0.294 ns) + CELL(0.438 ns) = 1.539 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7'
        Info: 4: + IC(0.430 ns) + CELL(0.149 ns) = 2.118 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.202 ns; Loc. = LCFF_X29_Y19_N15; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]'
        Info: Total cell delay = 1.109 ns ( 50.36 % )
        Info: Total interconnect delay = 1.093 ns ( 49.64 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 5.358 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(3.787 ns) + CELL(0.000 ns) = 3.787 ns; Loc. = CLKCTRL_G9; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 5.358 ns; Loc. = LCFF_X29_Y19_N15; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]'
            Info: Total cell delay = 0.537 ns ( 10.02 % )
            Info: Total interconnect delay = 4.821 ns ( 89.98 % )
        Info: - Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to source register is 5.358 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(3.787 ns) + CELL(0.000 ns) = 3.787 ns; Loc. = CLKCTRL_G9; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 5.358 ns; Loc. = LCFF_X28_Y19_N7; Fanout = 8; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]'
            Info: Total cell delay = 0.537 ns ( 10.02 % )
            Info: Total interconnect delay = 4.821 ns ( 89.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request" and destination register "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 2; REG Node = 'system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 2; REG Node = 'system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 2; REG Node = 'system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 2; REG Node = 'system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC" and destination register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X20_Y24_N28; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X20_Y24_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X20_Y24_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to source register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X20_Y24_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" between source register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X" and destination register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X6_Y12_N20; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to destination register is 2.614 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 122; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.54 % )
                Info: Total interconnect delay = 2.077 ns ( 79.46 % )
            Info: - Shortest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to source register is 2.614 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 122; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.54 % )
                Info: Total interconnect delay = 2.077 ns ( 79.46 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "system_0:u0|sdram_0:the_sdram_0|i_cmd[3]" and destination register "system_0:u0|sdram_0:the_sdram_0|i_cmd[3]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|sdram_0:the_sdram_0|i_cmd[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 1; COMB Node = 'system_0:u0|sdram_0:the_sdram_0|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X7_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|sdram_0:the_sdram_0|i_cmd[3]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 809; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X7_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|sdram_0:the_sdram_0|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.72 % )
                Info: Total interconnect delay = 1.125 ns ( 42.28 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 809; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X7_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|sdram_0:the_sdram_0|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.72 % )
                Info: Total interconnect delay = 1.125 ns ( 42.28 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]" (data pin = "SRAM_DQ[1]", clock pin = "CLOCK_50") is 10.689 ns
    Info: + Longest pin to register delay is 11.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'SRAM_DQ[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 4; COMB Node = 'SRAM_DQ[1]~1'
        Info: 3: + IC(6.456 ns) + CELL(0.438 ns) = 7.754 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~268'
        Info: 4: + IC(0.897 ns) + CELL(0.275 ns) = 8.926 ns; Loc. = LCCOMB_X32_Y11_N28; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~269'
        Info: 5: + IC(0.254 ns) + CELL(0.420 ns) = 9.600 ns; Loc. = LCCOMB_X32_Y11_N14; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~270'
        Info: 6: + IC(0.250 ns) + CELL(0.393 ns) = 10.243 ns; Loc. = LCCOMB_X32_Y11_N16; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~271'
        Info: 7: + IC(0.271 ns) + CELL(0.410 ns) = 10.924 ns; Loc. = LCCOMB_X32_Y11_N0; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.008 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]'
        Info: Total cell delay = 2.880 ns ( 26.16 % )
        Info: Total interconnect delay = 8.128 ns ( 73.84 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5033; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]'
        Info: Total cell delay = 0.537 ns ( 20.33 % )
        Info: Total interconnect delay = 2.104 ns ( 79.67 % )
Info: tco from clock "CLOCK_50" to destination pin "I2C_SCLK" through register "I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]" is 14.685 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.925 ns) + CELL(0.787 ns) = 2.711 ns; Loc. = LCFF_X14_Y18_N25; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
        Info: 3: + IC(2.313 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G4; Fanout = 56; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(1.048 ns) + CELL(0.537 ns) = 6.609 ns; Loc. = LCFF_X15_Y18_N15; Fanout = 23; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: Total cell delay = 2.323 ns ( 35.15 % )
        Info: Total interconnect delay = 4.286 ns ( 64.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N15; Fanout = 23; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: 2: + IC(0.804 ns) + CELL(0.438 ns) = 1.242 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~0'
        Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 1.769 ns; Loc. = LCCOMB_X14_Y18_N26; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~1'
        Info: 4: + IC(0.244 ns) + CELL(0.416 ns) = 2.429 ns; Loc. = LCCOMB_X14_Y18_N8; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~2'
        Info: 5: + IC(2.589 ns) + CELL(2.808 ns) = 7.826 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'
        Info: Total cell delay = 3.937 ns ( 50.31 % )
        Info: Total interconnect delay = 3.889 ns ( 49.69 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]" (data pin = "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi", clock pin = "altera_internal_jtag~CLKDRUSER") is 2.357 ns
    Info: + Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 5.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
        Info: 2: + IC(3.787 ns) + CELL(0.000 ns) = 3.787 ns; Loc. = CLKCTRL_G9; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 5.357 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]'
        Info: Total cell delay = 0.537 ns ( 10.02 % )
        Info: Total interconnect delay = 4.820 ns ( 89.98 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 19; PIN Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi'
        Info: 2: + IC(2.789 ns) + CELL(0.393 ns) = 3.182 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.266 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]'
        Info: Total cell delay = 0.477 ns ( 14.61 % )
        Info: Total interconnect delay = 2.789 ns ( 85.39 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Sun Apr 24 19:41:00 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


