# Reading pref.tcl
# do C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/core_sim_minimal/core_sim_minimal.mdo
# Loading project core_sim_minimal
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:14 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v -suppress 2388 
# -- Compiling module dsp_core
# 
# Top level modules:
# 	dsp_core
# End time: 19:13:14 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:14 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v -suppress 2388 
# -- Compiling module soft_spi_slave
# 
# Top level modules:
# 	soft_spi_slave
# End time: 19:13:15 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:15 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/raw_meas_ram/rtl" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/raw_meas_ram/rtl/raw_meas_ram.v -suppress 2388 
# -- Compiling module raw_meas_ram
# -- Compiling module raw_meas_ram_ipgen_lscc_ram_dp
# -- Compiling module raw_meas_ram_ipgen_lscc_ram_dp_main
# -- Compiling module raw_meas_ram_ipgen_lscc_ram_dp_core
# 
# Top level modules:
# 	raw_meas_ram
# End time: 19:13:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:15 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/adc_counter/rtl" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/adc_counter/rtl/adc_counter.v -suppress 2388 
# -- Compiling module adc_counter
# -- Compiling module adc_counter_ipgen_lscc_cntr
# 
# Top level modules:
# 	adc_counter
# End time: 19:13:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:15 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v -suppress 2388 
# -- Compiling module spi_counter
# -- Compiling module spi_counter_ipgen_lscc_cntr
# 
# Top level modules:
# 	spi_counter
# End time: 19:13:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 19:13:15 on Oct 22,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/impl_1" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/impl_1/VNA_FPGA_DSP_minimal_tf.v -suppress 2388 
# -- Compiling module dsp_core_tf
# 
# Top level modules:
# 	dsp_core_tf
# End time: 19:13:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_ice40up -suppress vsim-7033,vsim-8630,3009,3389 dsp_core_tf 
# Start time: 19:13:15 on Oct 22,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.adc_counter
# Loading work.adc_counter_ipgen_lscc_cntr
# Loading work.raw_meas_ram
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_main
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_core
# Loading ovi_ice40up.PDP4K
# Loading ovi_ice40up.EBR_B
# Loading ovi_ice40up.RAM40_4K
# Loading ovi_ice40up.read_data_decoder
# Loading ovi_ice40up.write_data_decoder
# Loading ovi_ice40up.mask_decoder
# Loading ovi_ice40up.RAM4K
# .main_pane.wave.interior.cs.body.pw.wf
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of raw_meas_ram.v was successful.
# Compile of adc_counter.v was successful.
# Compile of spi_counter.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.adc_counter
# Loading work.adc_counter_ipgen_lscc_cntr
# Loading work.raw_meas_ram
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_main
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_core
run
add wave -position end sim:/dsp_core_tf/UUT/CNT/*
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of raw_meas_ram.v was successful.
# Compile of adc_counter.v was successful.
# Compile of spi_counter.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.adc_counter
# Loading work.adc_counter_ipgen_lscc_cntr
# Loading work.raw_meas_ram
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_main
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_core
run
add wave -position 15  sim:/dsp_core_tf/UUT/SPI/data_in
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of raw_meas_ram.v was successful.
# Compile of adc_counter.v was successful.
# Compile of spi_counter.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.adc_counter
# Loading work.adc_counter_ipgen_lscc_cntr
# Loading work.raw_meas_ram
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_main
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_core
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of raw_meas_ram.v was successful.
# Compile of adc_counter.v was successful.
# Compile of spi_counter.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of raw_meas_ram.v was successful.
# Compile of adc_counter.v was successful.
# Compile of spi_counter.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.adc_counter
# Loading work.adc_counter_ipgen_lscc_cntr
# Loading work.raw_meas_ram
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_main
# Loading work.raw_meas_ram_ipgen_lscc_ram_dp_core
run
# End time: 12:09:26 on Oct 23,2024, Elapsed time: 16:56:11
# Errors: 0, Warnings: 1
