Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: OExp10_MDP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OExp10_MDP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OExp10_MDP"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : OExp10_MDP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU_Decoder.vf" into library work
Parsing module <ALU_Decoder>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\code\Multi_CPU.v" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" into library work
Parsing module <OExp10_MDP>.
WARNING:HDLCompiler:751 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 211: Redeclaration of ansi port readn is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 254: Port counter_set is not connected to this instance

Elaborating module <OExp10_MDP>.

Elaborating module <GND>.

Elaborating module <VCC>.

Elaborating module <Multi_CPU>.

Elaborating module <M_datapath>.

Elaborating module <Ext_32>.
WARNING:HDLCompiler:1016 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU.vf" Line 62: Port shfit is not connected to this instance

Elaborating module <ALU>.

Elaborating module <and32>.

Elaborating module <ADC32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <MUX8T1_32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <SignalExt_32>.

Elaborating module <or32>.
WARNING:HDLCompiler:552 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU.vf" Line 62: Input port shfit[4] is not connected on this instance

Elaborating module <MUX4T1_5>.

Elaborating module <MUX4T1_32>.

Elaborating module <Regs>.

Elaborating module <MUX2T1_32>.

Elaborating module <REG32>.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 105: Assignment to Rtype ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 106: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 106: Assignment to LS ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 107: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 107: Assignment to IBeq ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 108: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 108: Assignment to Jump ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 109: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 109: Assignment to Load ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 110: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 110: Assignment to Store ignored, since the identifier is never used

Elaborating module <ALU_Decoder>.

Elaborating module <AND2>.

Elaborating module <AND2B1>.

Elaborating module <OR2>.

Elaborating module <NAND2>.
WARNING:HDLCompiler:189 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 228: Size mismatch in connection of port <ALU_Control>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" Line 228: Assignment to ALU_Control ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 75: Assignment to CPU_MIO ignored, since the identifier is never used

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 186: Assignment to GPIOf0 ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 223: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Counter_3_IO.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 272: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 273: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 274: Assignment to blink ignored, since the identifier is never used

Elaborating module <BUF>.
WARNING:HDLCompiler:634 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" Line 55: Net <INT> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OExp10_MDP>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v".
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 65: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 175: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 215: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 254: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 254: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 266: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 266: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\OExp10-MDP.v" line 266: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <INT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <OExp10_MDP> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\code\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\M_datapath_IO.v".
    Summary:
	no macro.
Unit <M_datapath> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU.vf".
WARNING:Xst:2898 - Port 'shfit', unconnected in block instance 'XLXI_6', is tied to GND.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <and32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\addc_32.v".
    Found 33-bit adder for signal <n0013> created at line 30.
    Found 33-bit adder for signal <S> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\srl32.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <shfit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 33.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 34.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v".
        IF = 5'b00000
        signalsIF = 20'b10010100000010000000
        ID = 5'b00001
        signalsID = 20'b00000000000110000000
        ExecR = 5'b00010
        signalsExecR = 20'b00000000001000000100
        ExecMem = 5'b00011
        signalsExecMem = 20'b00000000001100000000
        ExecI = 5'b00100
        signalsExecI = 20'b00000000001100000100
        ExecBeq = 5'b00110
        signalsExecBeq = 20'b01000000011000001010
        ExecJ = 5'b01010
        signalsExecJ = 20'b10000000100000000000
        MemRD = 5'b01011
        signalsMemRD = 20'b00110000000000000001
        MemWD = 5'b01100
        signalsMemWD = 20'b00101000000000000001
        R_WB = 5'b01101
        signalsR_WB = 20'b00000000000001010000
        I_WB = 5'b01110
        signalsI_WB = 20'b00000000000001000000
        LW_WB = 5'b01111
        signalsLW_WB = 20'b00000001000001000000
        ExecSrl = 5'b10000
        signalsExecSrl = 20'b00000000001100000100
        Error = 5'b11111
        signalsError = 20'b00000000000000000000
        ExecLUi = 5'b00101
        signalsExecLUi = 20'b00000010000001000000
        ExecBne = 5'b00111
        signalsExecBne = 20'b01000000011000000010
        ExecJal = 5'b01001
        signalsExecJal = 20'b10000011100001100000
        ExecJr = 5'b01000
        signalsExecJr = 20'b10000000110000000000
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\mulit_ctrl_IO.v" line 226: Output port <ALU_Control> of the instance <ALU_D> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 37                                             |
    | Inputs             | 19                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

Synthesizing Unit <ALU_Decoder>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\ALU_Decoder.vf".
WARNING:Xst:647 - Input <Fun<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU_Decoder> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\jones\Desktop\CO_exp\OExp12-MSOC\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_36_o_add_0_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 2
# Registers                                            : 6
 32-bit register                                       : 5
 992-bit register                                      : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SPIO.ngc>.
Reading core <Counter_x.ngc>.
Reading core <PIO.ngc>.
Reading core <RAM_B.ngc>.
Reading core <Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder carry in                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/Contoller/FSM_0> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 10000 | 000000000000000100
 01000 | 000000000000001000
 00010 | 000000000000010000
 00011 | 000000000000100000
 00110 | 000000000001000000
 01010 | 000000000010000000
 00100 | 000000000100000000
 00111 | 000000001000000000
 01001 | 000000010000000000
 00101 | 000000100000000000
 11111 | 000001000000000000
 01101 | 000010000000000000
 01011 | 000100000000000000
 01100 | 001000000000000000
 01110 | 010000000000000000
 01111 | 100000000000000000
-----------------------------

Optimizing unit <XLXI_8> ...

Optimizing unit <ALU> ...

Optimizing unit <ADC32> ...

Optimizing unit <srl32> ...

Optimizing unit <SignalExt_32> ...

Optimizing unit <REG32> ...

Optimizing unit <Ext_32> ...

Optimizing unit <ALU_Decoder> ...

Optimizing unit <OExp10_MDP> ...

Optimizing unit <clk_div> ...

Optimizing unit <Multi_CPU> ...

Optimizing unit <Mux6> ...

Optimizing unit <Mux4> ...

Optimizing unit <Mux2> ...

Optimizing unit <Mux3> ...

Optimizing unit <Mux5> ...

Optimizing unit <M_datapath> ...

Optimizing unit <MUX4T1_5> ...

Optimizing unit <and32> ...

Optimizing unit <xor32> ...

Optimizing unit <nor32> ...

Optimizing unit <or32> ...

Optimizing unit <or_bit_32> ...

Optimizing unit <Regs> ...

Optimizing unit <ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OExp10_MDP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1170
 Flip-Flops                                            : 1170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OExp10_MDP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4016
#      AND2                        : 12
#      AND2B1                      : 1
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 8
#      INV                         : 98
#      LUT1                        : 98
#      LUT2                        : 241
#      LUT3                        : 1215
#      LUT4                        : 205
#      LUT5                        : 329
#      LUT6                        : 1050
#      MUXCY                       : 185
#      MUXF7                       : 90
#      OR2                         : 65
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 8
#      XORCY                       : 167
# FlipFlops/Latches                : 1654
#      FD                          : 189
#      FDC                         : 97
#      FDCE                        : 1158
#      FDCE_1                      : 22
#      FDE                         : 111
#      FDE_1                       : 36
#      FDP                         : 1
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
#      LD                          : 3
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 59
#      IBUF                        : 21
#      IBUFGDS                     : 1
#      OBUF                        : 37
# Logical                          : 1
#      NAND2                       : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1654  out of  407600     0%  
 Number of Slice LUTs:                 3236  out of  203800     1%  
    Number used as Logic:              3236  out of  203800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3544
   Number with an unused Flip Flop:    1890  out of   3544    53%  
   Number with an unused LUT:           308  out of   3544     8%  
   Number of fully used LUT-FF pairs:  1346  out of   3544    37%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  58  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                | Load  |
-----------------------------------------------------------------------------------------+--------------------------------------+-------+
clk200P                                                                                  | IBUFGDS+BUFG                         | 32    |
U8/Clk_CPU(U8/Mmux_Clk_CPU11:O)                                                          | BUFG(*)(U1/DataPath/PC/Q_0)          | 1311  |
U1/Contoller/ALUop[1]_PWR_25_o_Mux_49_o(U1/Contoller/Mmux_ALUop[1]_PWR_25_o_Mux_49_o11:O)| NONE(*)(U1/Contoller/ALU_operation_2)| 3     |
U8/clkdiv_0                                                                              | BUFG                                 | 230   |
U9/clk1                                                                                  | BUFG                                 | 41    |
M4/push(M4/push1:O)                                                                      | NONE(*)(M4/state_0)                  | 3     |
U8/clkdiv_8                                                                              | BUFG                                 | 35    |
-----------------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.704ns (Maximum Frequency: 149.169MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 7.550ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk200P'
  Clock period: 1.539ns (frequency: 649.667MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               1.539ns (Levels of Logic = 33)
  Source:            U8/clkdiv_0 (FF)
  Destination:       U8/clkdiv_31 (FF)
  Source Clock:      clk200P rising
  Destination Clock: clk200P rising

  Data Path: U8/clkdiv_0 to U8/clkdiv_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.344  clkdiv_0 (clkdiv_0)
     INV:I->O              1   0.054   0.000  Mcount_clkdiv_lut<0>_INV_0 (Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcount_clkdiv_cy<0> (Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<1> (Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<2> (Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<3> (Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<4> (Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<5> (Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<6> (Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<7> (Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<8> (Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<9> (Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<10> (Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<11> (Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<12> (Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_clkdiv_cy<13> (Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<14> (Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<15> (Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<16> (Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<17> (Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<18> (Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<19> (Mcount_clkdiv_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<20> (Mcount_clkdiv_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<21> (Mcount_clkdiv_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<22> (Mcount_clkdiv_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<23> (Mcount_clkdiv_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<24> (Mcount_clkdiv_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<25> (Mcount_clkdiv_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<26> (Mcount_clkdiv_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<27> (Mcount_clkdiv_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<28> (Mcount_clkdiv_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_clkdiv_cy<29> (Mcount_clkdiv_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  Mcount_clkdiv_cy<30> (Mcount_clkdiv_cy<30>)
     XORCY:CI->O           1   0.262   0.000  Mcount_clkdiv_xor<31> (Result<31>)
     FDC:D                    -0.000          clkdiv_31
    ----------------------------------------
    Total                      1.539ns (1.195ns logic, 0.344ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/Clk_CPU'
  Clock period: 6.704ns (frequency: 149.169MHz)
  Total number of paths / destination ports: 7696007 / 2517
-------------------------------------------------------------------------
Delay:               6.704ns (Levels of Logic = 22)
  Source:            U1/DataPath/U2/register_31_224 (FF)
  Destination:       U1/DataPath/PC/Q_0 (FF)
  Source Clock:      U8/Clk_CPU rising
  Destination Clock: U8/Clk_CPU rising

  Data Path: U1/DataPath/U2/register_31_224 to U1/DataPath/PC/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  register_31_224 (register_31_224)
     LUT6:I0->O            1   0.043   0.522  Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81 (Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81)
     LUT6:I2->O            1   0.043   0.405  Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3 (Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3)
     LUT4:I2->O            4   0.043   0.367  Mmux_rdata_B11 (rdata_B<0>)
     end scope: 'U1/DataPath/U2:rdata_B<0>'
     begin scope: 'U1/DataPath/Mux4:I0<0>'
     LUT4:I3->O            5   0.043   0.373  Mmux_o11 (o<0>)
     end scope: 'U1/DataPath/Mux4:o<0>'
     begin scope: 'U1/DataPath/U1:B<0>'
     begin scope: 'U1/DataPath/U1/XLXI_9:B<0>'
     LUT2:I1->O            1   0.043   0.350  Mxor_res_0_xo<0>1 (res<0>)
     end scope: 'U1/DataPath/U1/XLXI_9:res<0>'
     begin scope: 'U1/DataPath/U1/XLXI_3:B<0>'
     LUT2:I1->O            1   0.043   0.000  Madd_S_Madd_lut<0> (Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Madd_S_Madd_cy<0> (Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Madd_S_Madd_cy<1> (Madd_S_Madd_cy<1>)
     XORCY:CI->O           2   0.262   0.355  Madd_S_Madd_xor<2> (S<2>)
     end scope: 'U1/DataPath/U1/XLXI_3:S<2>'
     begin scope: 'U1/DataPath/U1/XLXI_8:I6<2>'
     LUT6:I5->O            1   0.043   0.000  Mmux_o_322 (Mmux_o_322)
     MUXF7:I1->O           3   0.178   0.625  Mmux_o_2_f7_21 (o<2>)
     end scope: 'U1/DataPath/U1/XLXI_8:o<2>'
     begin scope: 'U1/DataPath/U1/XLXI_10:A<2>'
     LUT6:I0->O            1   0.043   0.350  A[31]_GND_14_o_equal_1_o<31>1 (A[31]_GND_14_o_equal_1_o<31>)
     LUT5:I4->O            1   0.043   0.350  A[31]_GND_14_o_equal_1_o<31>2 (A[31]_GND_14_o_equal_1_o<31>1)
     LUT6:I5->O            1   0.043   0.350  A[31]_GND_14_o_equal_1_o<31>7 (o)
     end scope: 'U1/DataPath/U1/XLXI_10:o'
     end scope: 'U1/DataPath/U1:zero'
     LUT4:I3->O           32   0.043   0.469  CE1 (CE)
     begin scope: 'U1/DataPath/PC:CE'
     FDCE:CE                   0.161          Q_0
    ----------------------------------------
    Total                      6.704ns (1.562ns logic, 5.142ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_0'
  Clock period: 4.937ns (frequency: 202.564MHz)
  Total number of paths / destination ports: 11432 / 268
-------------------------------------------------------------------------
Delay:               4.937ns (Levels of Logic = 12)
  Source:            U9/SW_OK_5 (FF)
  Destination:       U6/M2/buffer_51 (FF)
  Source Clock:      U8/clkdiv_0 rising
  Destination Clock: U8/clkdiv_0 rising

  Data Path: U9/SW_OK_5 to U6/M2/buffer_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.417  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U6:Hexs<5>'
     INV:I->O              8   0.054   0.642  SM1/HTS6/MSEG/XLXI_3 (SM1/HTS6/MSEG/XLXN_62)
     AND3:I1->O            1   0.043   0.613  SM1/HTS6/MSEG/XLXI_35 (SM1/HTS6/MSEG/XLXN_172)
     OR3:I0->O             1   0.043   0.603  SM1/HTS6/MSEG/XLXI_36 (SM1/HTS6/MSEG/XLXN_212)
     OR2:I1->O             1   0.043   0.405  SM1/HTS6/MSEG/XLXI_51 (XLXN_390<51>)
     LUT6:I4->O            1   0.043   0.405  M2/mux11011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<51>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_51_rstpot (M2/buffer_51_rstpot)
     FD:D                     -0.000          M2/buffer_51
    ----------------------------------------
    Total                      4.937ns (0.769ns logic, 4.168ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 1.958ns (frequency: 510.778MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               1.958ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  counter0_0 (counter_out<0>)
     LUT1:I0->O            1   0.043   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.350  Msub_counter0[32]_GND_1_o_sub_26_OUT_xor<32> (counter0[32]_GND_1_o_sub_26_OUT<32>)
     LUT6:I5->O            1   0.043   0.000  Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT261 (counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          counter0_32
    ----------------------------------------
    Total                      1.958ns (1.240ns logic, 0.717ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U8/clkdiv_0'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: U8/clkdiv_0 rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/Clk_CPU'
  Total number of paths / destination ports: 93959 / 19
-------------------------------------------------------------------------
Offset:              7.550ns (Levels of Logic = 20)
  Source:            U1/Contoller/state_FSM_FFd3 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/Clk_CPU rising

  Data Path: U1/Contoller/state_FSM_FFd3 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.422  state_FSM_FFd3 (state_FSM_FFd3)
     LUT2:I0->O           32   0.043   0.480  state__n0132<0>1 (IorD)
     end scope: 'U1/Contoller:IorD'
     begin scope: 'U1/DataPath:IorD'
     begin scope: 'U1/DataPath/Mux5:s'
     LUT3:I2->O           82   0.043   0.742  Mmux_o251 (o<31>)
     end scope: 'U1/DataPath/Mux5:o<31>'
     end scope: 'U1/DataPath:M_addr<31>'
     end scope: 'U1:Addr_out<31>'
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.550ns (1.076ns logic, 6.474ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.573ns (Levels of Logic = 15)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_8 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  counter0_24 (counter_out<24>)
     end scope: 'U10:counter_out<24>'
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.573ns (0.947ns logic, 4.626ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk200P'
  Total number of paths / destination ports: 456 / 12
-------------------------------------------------------------------------
Offset:              4.372ns (Levels of Logic = 10)
  Source:            U8/clkdiv_19 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk200P rising

  Data Path: U8/clkdiv_19 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.236   0.742  clkdiv_19 (clkdiv_19)
     end scope: 'U8:clkdiv<19>'
     begin scope: 'U61:Scan<1>'
     LUT6:I0->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      4.372ns (0.683ns logic, 3.689ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_0'
  Total number of paths / destination ports: 4387 / 13
-------------------------------------------------------------------------
Offset:              5.453ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_0 rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.453ns (0.945ns logic, 4.508ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U8/clkdiv_0    |    1.340|         |         |         |
U9/clk1        |    0.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/Contoller/ALUop[1]_PWR_25_o_Mux_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/Clk_CPU     |         |         |    2.626|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/Clk_CPU
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
U1/Contoller/ALUop[1]_PWR_25_o_Mux_49_o|         |    4.874|         |         |
U8/Clk_CPU                             |    6.704|         |    3.080|         |
U8/clkdiv_0                            |    1.544|         |    1.720|         |
U8/clkdiv_8                            |    0.824|         |    1.237|         |
clk200P                                |         |         |    0.598|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.928|         |         |         |
U8/Clk_CPU     |    6.909|    4.164|         |         |
U8/clkdiv_0    |    4.937|         |         |         |
U8/clkdiv_8    |    4.932|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk200P        |    2.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/Clk_CPU     |         |    1.903|         |         |
U8/clkdiv_0    |    1.621|         |         |         |
U8/clkdiv_8    |    1.958|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_0    |    1.292|         |         |         |
U9/clk1        |    2.152|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_0    |    1.083|         |         |         |
clk200P        |    1.539|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.85 secs
 
--> 

Total memory usage is 4676064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :   10 (   0 filtered)

