Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 16:50:13 2018
| Host         : Mei-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_timing_summary_routed.rpt -rpx example_ibert_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                17842        0.016        0.000                      0                17842        0.136        0.000                       0                 10711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
J_CLK        {0.000 15.000}       30.000          33.333          
Q0_RXCLK0    {0.000 1.280}        2.560           390.625         
Q0_RXCLK1    {0.000 1.280}        2.560           390.625         
Q0_RXCLK2    {0.000 1.280}        2.560           390.625         
Q0_RXCLK3    {0.000 1.280}        2.560           390.625         
Q0_TX0       {0.000 1.280}        2.560           390.625         
gtrefclk0_0  {0.000 4.000}        8.000           125.000         
gtrefclk1_0  {0.000 4.000}        8.000           125.000         
  clkfbout   {0.000 4.000}        8.000           125.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
J_CLK              24.231        0.000                      0                  547        0.048        0.000                      0                  547       13.870        0.000                       0                   278  
Q0_RXCLK0           0.282        0.000                      0                  664        0.121        0.000                      0                  664        0.136        0.000                       0                   460  
Q0_RXCLK1           0.281        0.000                      0                  664        0.104        0.000                      0                  664        0.136        0.000                       0                   460  
Q0_RXCLK2           0.244        0.000                      0                  664        0.119        0.000                      0                  664        0.136        0.000                       0                   460  
Q0_RXCLK3           0.243        0.000                      0                  664        0.117        0.000                      0                  664        0.136        0.000                       0                   460  
Q0_TX0              0.119        0.000                      0                 1816        0.121        0.000                      0                 1816        0.136        0.000                       0                   938  
gtrefclk0_0                                                                                                                                                     6.462        0.000                       0                     2  
gtrefclk1_0                                                                                                                                                     2.000        0.000                       0                     3  
  clkfbout                                                                                                                                                      6.751        0.000                       0                     2  
  dclk_mmcm         1.803        0.000                      0                12575        0.016        0.000                      0                12575        3.870        0.000                       0                  7648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   24.069        0.000                      0                  102        0.352        0.000                      0                  102  
**async_default**  Q0_RXCLK0          Q0_RXCLK0                0.916        0.000                      0                    8        0.477        0.000                      0                    8  
**async_default**  Q0_RXCLK1          Q0_RXCLK1                0.997        0.000                      0                    8        0.533        0.000                      0                    8  
**async_default**  Q0_RXCLK2          Q0_RXCLK2                1.191        0.000                      0                    8        0.420        0.000                      0                    8  
**async_default**  Q0_RXCLK3          Q0_RXCLK3                0.681        0.000                      0                    8        0.589        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                7.113        0.000                      0                  114        0.225        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       24.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.231ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.009ns (17.596%)  route 4.725ns (82.404%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 33.914 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.963     6.774    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.879 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]_INST_0/O
                         net (fo=9, routed)           1.048     7.927    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/CONTROL_IN_I[2]
    SLICE_X94Y100        LUT4 (Prop_lut4_I2_O)        0.105     8.032 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_dout_next__3_i_8/O
                         net (fo=1, routed)           0.838     8.870    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[0]_1
    SLICE_X94Y102        LUT5 (Prop_lut5_I0_O)        0.105     8.975 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_4/O
                         net (fo=1, routed)           0.343     9.317    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_4_n_91
    SLICE_X92Y103        LUT6 (Prop_lut6_I1_O)        0.105     9.422 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_1/O
                         net (fo=1, routed)           0.706    10.129    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS_n_91
    SLICE_X92Y105        LUT6 (Prop_lut6_I4_O)        0.105    10.234 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.000    10.234    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X92Y105        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.684    33.914    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/CONTROL_IN_I[0]
    SLICE_X92Y105        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.512    34.426    
                         clock uncertainty           -0.035    34.391    
    SLICE_X92Y105        FDRE (Setup_fdre_C_D)        0.074    34.465    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 24.231    

Slack (MET) :             24.647ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.904ns (17.343%)  route 4.309ns (82.658%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.320     8.121    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X100Y106       LUT6 (Prop_lut6_I1_O)        0.105     8.226 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=9, routed)           0.923     9.148    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X102Y103       LUT6 (Prop_lut6_I5_O)        0.105     9.253 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.353     9.607    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_2_n_91
    SLICE_X102Y103       LUT6 (Prop_lut6_I0_O)        0.105     9.712 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_1/O
                         net (fo=1, routed)           0.000     9.712    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X102Y103       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CONTROL_IN_I[0]
    SLICE_X102Y103       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X102Y103       FDPE (Setup_fdpe_C_D)        0.030    34.359    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         34.359    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 24.647    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.799ns (17.461%)  route 3.777ns (82.539%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.885     6.696    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.801 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.256     7.057    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X89Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.162 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.670     7.831    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.105     7.936 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.139     9.075    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X86Y100        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y100        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X86Y100        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    33.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.961    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 24.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.293     2.214    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X87Y101        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDCE (Prop_fdce_C_Q)         0.141     2.355 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     2.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X86Y101        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.333     2.665    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y101        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.438     2.227    
    SLICE_X86Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.374    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.262     2.183    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CONTROL_IN_I[0]
    SLICE_X101Y107       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.141     2.324 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.051     2.375    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][9]
    SLICE_X100Y107       LUT5 (Prop_lut5_I3_O)        0.045     2.420 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.000     2.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[9]
    SLICE_X100Y107       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.300     2.632    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y107       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -0.436     2.196    
    SLICE_X100Y107       FDCE (Hold_fdce_C_D)         0.121     2.317    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.293     2.214    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X87Y102        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDCE (Prop_fdce_C_Q)         0.141     2.355 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     2.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y102        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.333     2.665    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y102        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.438     2.227    
    SLICE_X86Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.373    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.263     2.184    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CONTROL_IN_I[0]
    SLICE_X101Y105       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     2.325 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.053     2.378    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][6]
    SLICE_X100Y105       LUT5 (Prop_lut5_I3_O)        0.045     2.423 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.000     2.423    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[6]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.301     2.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -0.436     2.197    
    SLICE_X100Y105       FDCE (Hold_fdce_C_D)         0.121     2.318    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.264     2.185    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X101Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDCE (Prop_fdce_C_Q)         0.141     2.326 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.381    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X101Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.302     2.634    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X101Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.449     2.185    
    SLICE_X101Y102       FDCE (Hold_fdce_C_D)         0.075     2.260    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.261     2.182    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X103Y109       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDPE (Prop_fdpe_C_Q)         0.141     2.323 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.378    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X103Y109       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.300     2.632    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X103Y109       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.450     2.182    
    SLICE_X103Y109       FDPE (Hold_fdpe_C_D)         0.075     2.257    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.290     2.211    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X95Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDCE (Prop_fdce_C_Q)         0.141     2.352 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.055     2.407    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X95Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.328     2.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X95Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.449     2.211    
    SLICE_X95Y104        FDCE (Hold_fdce_C_D)         0.075     2.286    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.263     2.184    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.141     2.325 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     2.383    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.302     2.634    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.450     2.184    
    SLICE_X102Y102       FDCE (Hold_fdce_C_D)         0.076     2.260    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.292     2.213    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X84Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDCE (Prop_fdce_C_Q)         0.141     2.354 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     2.412    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X84Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.332     2.664    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X84Y104        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.451     2.213    
    SLICE_X84Y104        FDCE (Hold_fdce_C_D)         0.076     2.289    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.263     2.184    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.141     2.325 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.057     2.382    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.302     2.634    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X102Y102       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.450     2.184    
    SLICE_X102Y102       FDCE (Hold_fdce_C_D)         0.071     2.255    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            2.666         30.000      27.334     BUFR_X1Y9      u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X88Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X95Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X94Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X94Y100  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y101  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y101  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X86Y102  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.694ns (31.371%)  route 1.518ns (68.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 3.843 - 2.560 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.754     1.527    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         FDRE (Prop_fdre_C_Q)         0.379     1.906 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/Q
                         net (fo=4, routed)           0.677     2.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[6]
    SLICE_X93Y9          LUT6 (Prop_lut6_I5_O)        0.105     2.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13/O
                         net (fo=1, routed)           0.519     3.207    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13_n_91
    SLICE_X97Y9          LUT6 (Prop_lut6_I3_O)        0.105     3.312 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.322     3.634    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5_n_91
    SLICE_X96Y9          LUT4 (Prop_lut4_I3_O)        0.105     3.739 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X96Y9          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.691     3.843    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X96Y9          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.181     4.024    
                         clock uncertainty           -0.035     3.989    
    SLICE_X96Y9          FDRE (Setup_fdre_C_D)        0.033     4.022    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.630ns (31.907%)  route 1.344ns (68.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.554     3.437    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X68Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.630ns (31.907%)  route 1.344ns (68.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.554     3.437    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X68Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.630ns (31.907%)  route 1.344ns (68.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.554     3.437    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X68Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.630ns (32.028%)  route 1.337ns (67.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.547     3.430    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X69Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X69Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X69Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.630ns (32.028%)  route 1.337ns (67.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.547     3.430    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X69Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X69Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X69Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.735ns (34.098%)  route 1.421ns (65.902%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 3.781 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.820     2.681    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X69Y9          LUT5 (Prop_lut5_I3_O)        0.232     2.913 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3/O
                         net (fo=31, routed)          0.600     3.514    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3_n_91
    SLICE_X71Y12         LUT4 (Prop_lut4_I1_O)        0.105     3.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__4/O
                         net (fo=1, routed)           0.000     3.619    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__4_n_91
    SLICE_X71Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.629     3.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X71Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                         clock pessimism              0.181     3.962    
                         clock uncertainty           -0.035     3.927    
    SLICE_X71Y12         FDRE (Setup_fdre_C_D)        0.030     3.957    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.735ns (34.146%)  route 1.418ns (65.854%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 3.781 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.820     2.681    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X69Y9          LUT5 (Prop_lut5_I3_O)        0.232     2.913 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3/O
                         net (fo=31, routed)          0.597     3.511    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3_n_91
    SLICE_X71Y12         LUT4 (Prop_lut4_I1_O)        0.105     3.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[14]_i_1__2/O
                         net (fo=1, routed)           0.000     3.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[14]_i_1__2_n_91
    SLICE_X71Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.629     3.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X71Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
                         clock pessimism              0.181     3.962    
                         clock uncertainty           -0.035     3.927    
    SLICE_X71Y12         FDRE (Setup_fdre_C_D)        0.032     3.959    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.630ns (31.784%)  route 1.352ns (68.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.562     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X67Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X67Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
                         clock pessimism              0.215     3.998    
                         clock uncertainty           -0.035     3.963    
    SLICE_X67Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.630ns (31.784%)  route 1.352ns (68.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X66Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.398     1.861 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.790     2.651    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.232     2.883 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.562     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X67Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X67Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                         clock pessimism              0.215     3.998    
                         clock uncertainty           -0.035     3.963    
    SLICE_X67Y7          FDRE (Setup_fdre_C_CE)      -0.168     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.277     0.499    
    SLICE_X61Y0          FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.277     0.499    
    SLICE_X69Y6          FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y0          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.277     0.499    
    SLICE_X61Y0          FDRE (Hold_fdre_C_D)         0.071     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X73Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[10]/Q
                         net (fo=3, routed)           0.098     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/Q[10]
    SLICE_X72Y10         LUT4 (Prop_lut4_I0_O)        0.045     0.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[10]_i_1__4/O
                         net (fo=1, routed)           0.000     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[10]_i_1__4_n_91
    SLICE_X72Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X72Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                         clock pessimism             -0.262     0.512    
    SLICE_X72Y10         FDRE (Hold_fdre_C_D)         0.120     0.632    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.267     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X71Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y12         FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/Q
                         net (fo=3, routed)           0.102     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in0_in
    SLICE_X70Y12         LUT4 (Prop_lut4_I3_O)        0.045     0.784 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.784    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__6_n_91
    SLICE_X70Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.494     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X70Y12         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/C
                         clock pessimism             -0.263     0.509    
    SLICE_X70Y12         FDRE (Hold_fdre_C_D)         0.121     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.724%)  route 0.077ns (29.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.269     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X65Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/Q
                         net (fo=4, routed)           0.077     0.716    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in5_in
    SLICE_X64Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.761    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_6
    SLICE_X64Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X64Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[9]/C
                         clock pessimism             -0.263     0.511    
    SLICE_X64Y7          FDRE (Hold_fdre_C_D)         0.092     0.603    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.268     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X62Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.164     0.661 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.716    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X62Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X62Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.277     0.497    
    SLICE_X62Y7          FDRE (Hold_fdre_C_D)         0.060     0.557    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.374%)  route 0.078ns (29.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.269     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X69Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7          FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/Q
                         net (fo=4, routed)           0.078     0.717    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in12_in
    SLICE_X68Y7          LUT4 (Prop_lut4_I2_O)        0.045     0.762 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.000     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[9]_i_1__3_n_91
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X68Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/C
                         clock pessimism             -0.264     0.511    
    SLICE_X68Y7          FDRE (Hold_fdre_C_D)         0.092     0.603    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.309%)  route 0.119ns (45.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.294     0.523    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X81Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.141     0.664 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[13]/Q
                         net (fo=1, routed)           0.119     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[13]
    SLICE_X78Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.520     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y10         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[26]/C
                         clock pessimism             -0.239     0.559    
    SLICE_X78Y10         FDRE (Hold_fdre_C_D)         0.064     0.623    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.361%)  route 0.128ns (47.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.269     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X68Y8          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y8          FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[7]/Q
                         net (fo=2, routed)           0.128     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg_n_91_[7]
    SLICE_X67Y8          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X67Y8          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[8]/C
                         clock pessimism             -0.239     0.535    
    SLICE_X67Y8          FDRE (Hold_fdre_C_D)         0.072     0.607    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK0
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y2          u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y1          u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         2.560       0.968      BUFHCE_X1Y1         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X94Y10        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X95Y9         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X95Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X95Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X72Y7         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X76Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.694ns (30.819%)  route 1.558ns (69.181%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 3.835 - 2.560 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.744     1.517    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.379     1.896 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/Q
                         net (fo=4, routed)           0.723     2.619    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[13]
    SLICE_X94Y19         LUT6 (Prop_lut6_I4_O)        0.105     2.724 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_8__0/O
                         net (fo=1, routed)           0.518     3.242    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_8__0_n_91
    SLICE_X93Y18         LUT6 (Prop_lut6_I2_O)        0.105     3.347 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_3__0/O
                         net (fo=1, routed)           0.317     3.664    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_3__0_n_91
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.105     3.769 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__0/O
                         net (fo=1, routed)           0.000     3.769    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X95Y19         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     3.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X95Y19         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.218     4.053    
                         clock uncertainty           -0.035     4.018    
    SLICE_X95Y19         FDRE (Setup_fdre_C_D)        0.032     4.050    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.670%)  route 1.479ns (73.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 3.829 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.449     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[10]/C
                         clock pessimism              0.181     4.010    
                         clock uncertainty           -0.035     3.975    
    SLICE_X96Y24         FDRE (Setup_fdre_C_CE)      -0.168     3.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.670%)  route 1.479ns (73.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 3.829 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.449     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/C
                         clock pessimism              0.181     4.010    
                         clock uncertainty           -0.035     3.975    
    SLICE_X96Y24         FDRE (Setup_fdre_C_CE)      -0.168     3.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.670%)  route 1.479ns (73.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 3.829 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.449     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                         clock pessimism              0.181     4.010    
                         clock uncertainty           -0.035     3.975    
    SLICE_X96Y24         FDRE (Setup_fdre_C_CE)      -0.168     3.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.670%)  route 1.479ns (73.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 3.829 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.449     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                         clock pessimism              0.181     4.010    
                         clock uncertainty           -0.035     3.975    
    SLICE_X96Y24         FDRE (Setup_fdre_C_CE)      -0.168     3.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.589ns (26.873%)  route 1.603ns (73.127%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 3.829 - 2.560 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.737     1.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X89Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y25         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.015     2.904    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X92Y25         LUT5 (Prop_lut5_I3_O)        0.105     3.009 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.587     3.597    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X96Y24         LUT4 (Prop_lut4_I1_O)        0.105     3.702 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[15]_i_1__5/O
                         net (fo=1, routed)           0.000     3.702    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[15]_i_1__5_n_91
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.677     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X96Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                         clock pessimism              0.181     4.010    
                         clock uncertainty           -0.035     3.975    
    SLICE_X96Y24         FDRE (Setup_fdre_C_D)        0.032     4.007    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.677%)  route 1.479ns (73.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.830 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.448     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.678     3.830    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
                         clock pessimism              0.181     4.011    
                         clock uncertainty           -0.035     3.976    
    SLICE_X94Y26         FDRE (Setup_fdre_C_CE)      -0.136     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          3.840    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.677%)  route 1.479ns (73.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.830 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.448     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.678     3.830    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/C
                         clock pessimism              0.181     4.011    
                         clock uncertainty           -0.035     3.976    
    SLICE_X94Y26         FDRE (Setup_fdre_C_CE)      -0.136     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                          3.840    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.677%)  route 1.479ns (73.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.830 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.448     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.678     3.830    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                         clock pessimism              0.181     4.011    
                         clock uncertainty           -0.035     3.976    
    SLICE_X94Y26         FDRE (Setup_fdre_C_CE)      -0.136     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          3.840    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.538ns (26.677%)  route 1.479ns (73.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.830 - 2.560 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.734     1.507    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X86Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y25         FDRE (Prop_fdre_C_Q)         0.433     1.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.031     2.971    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][0]
    SLICE_X95Y25         LUT4 (Prop_lut4_I0_O)        0.105     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2/O
                         net (fo=23, routed)          0.448     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.678     3.830    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X94Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[7]/C
                         clock pessimism              0.181     4.011    
                         clock uncertainty           -0.035     3.976    
    SLICE_X94Y26         FDRE (Setup_fdre_C_CE)      -0.136     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                          3.840    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.775%)  route 0.135ns (45.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.290     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X94Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y20         FDRE (Prop_fdre_C_Q)         0.164     0.683 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[7]/Q
                         net (fo=4, routed)           0.135     0.818    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[7]
    SLICE_X94Y22         SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X94Y22         SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.260     0.531    
    SLICE_X94Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.288     0.517    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X89Y21         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDRE (Prop_fdre_C_Q)         0.141     0.658 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[13]/Q
                         net (fo=3, routed)           0.065     0.723    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/error_cmp_reg[15][13]
    SLICE_X88Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.768 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/g0_b1__2/O
                         net (fo=1, routed)           0.000     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b0[1]
    SLICE_X88Y21         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.514     0.792    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X88Y21         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[1]/C
                         clock pessimism             -0.262     0.530    
    SLICE_X88Y21         FDRE (Hold_fdre_C_D)         0.121     0.651    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.490     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.275     0.493    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.075     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.489     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.273     0.494    
    SLICE_X73Y18         FDRE (Hold_fdre_C_D)         0.075     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.256     0.485    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.481     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.485    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.075     0.560    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.490     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.275     0.493    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.071     0.564    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.256     0.485    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.481     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.485    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.071     0.556    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.256     0.485    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.067     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4[2]
    SLICE_X63Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.481     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y25         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.274     0.485    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.075     0.560    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.956%)  route 0.120ns (46.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.289     0.518    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X96Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDRE (Prop_fdre_C_Q)         0.141     0.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[11]/Q
                         net (fo=1, routed)           0.120     0.779    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[11]
    SLICE_X93Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[28]/C
                         clock pessimism             -0.239     0.552    
    SLICE_X93Y22         FDRE (Hold_fdre_C_D)         0.071     0.623    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.691%)  route 0.149ns (51.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.263     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X75Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDRE (Prop_fdre_C_Q)         0.141     0.633 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=14, routed)          0.149     0.782    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/en_i
    DSP48_X2Y8           DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.568     0.846    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RXUSRCLK2_O[0]
    DSP48_X2Y8           DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
                         clock pessimism             -0.239     0.607    
    DSP48_X2Y8           DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     0.625    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK1
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y7          u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y8          u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         2.560       0.968      BUFHCE_X1Y2         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X96Y20        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X94Y19        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X94Y19        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X94Y19        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X90Y21        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X94Y22        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.694ns (29.806%)  route 1.634ns (70.194%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 3.841 - 2.560 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.753     1.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_fdre_C_Q)         0.379     1.905 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/Q
                         net (fo=4, routed)           0.796     2.701    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[2]
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.105     2.806 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_7__1/O
                         net (fo=1, routed)           0.505     3.311    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_7__1_n_91
    SLICE_X93Y38         LUT6 (Prop_lut6_I1_O)        0.105     3.416 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_3__1/O
                         net (fo=1, routed)           0.334     3.749    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_3__1_n_91
    SLICE_X92Y37         LUT4 (Prop_lut4_I1_O)        0.105     3.854 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__1/O
                         net (fo=1, routed)           0.000     3.854    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X92Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.689     3.841    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X92Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.221     4.062    
                         clock uncertainty           -0.035     4.027    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.072     4.099    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.099    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.643ns (29.146%)  route 1.563ns (70.854%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 3.773 - 2.560 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.737     1.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y28         FDRE (Prop_fdre_C_Q)         0.433     1.943 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.105     3.048    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/Q[1]
    SLICE_X74Y31         LUT6 (Prop_lut6_I2_O)        0.105     3.153 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/DATA_O[12]_i_2__4/O
                         net (fo=1, routed)           0.458     3.611    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/div8.data_o_reg[12]
    SLICE_X74Y27         LUT5 (Prop_lut5_I2_O)        0.105     3.716 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[12]_i_1__4/O
                         net (fo=1, routed)           0.000     3.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_95
    SLICE_X74Y27         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.621     3.773    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X74Y27         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.181     3.954    
                         clock uncertainty           -0.035     3.919    
    SLICE_X74Y27         FDRE (Setup_fdre_C_D)        0.076     3.995    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                          3.995    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.735ns (33.966%)  route 1.429ns (66.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 3.778 - 2.560 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.740     1.513    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.398     1.911 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.766     2.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X79Y32         LUT5 (Prop_lut5_I1_O)        0.232     2.909 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.663     3.572    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X74Y32         LUT4 (Prop_lut4_I1_O)        0.105     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[5]_i_1__20/O
                         net (fo=1, routed)           0.000     3.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[5]_i_1__20_n_91
    SLICE_X74Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.626     3.778    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X74Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
                         clock pessimism              0.181     3.959    
                         clock uncertainty           -0.035     3.924    
    SLICE_X74Y32         FDRE (Setup_fdre_C_D)        0.074     3.998    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.643ns (28.859%)  route 1.585ns (71.141%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 3.836 - 2.560 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.688     1.461    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y34         FDRE (Prop_fdre_C_Q)         0.433     1.894 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/Q
                         net (fo=3, routed)           0.708     2.602    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/error_cmp_reg[15][10]
    SLICE_X74Y35         LUT6 (Prop_lut6_I4_O)        0.105     2.707 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/g0_b1__6/O
                         net (fo=3, routed)           0.877     3.584    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/g0_b1__6_n_91
    SLICE_X79Y36         LUT6 (Prop_lut6_I3_O)        0.105     3.689 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a[2]_i_1/O
                         net (fo=1, routed)           0.000     3.689    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a0[2]
    SLICE_X79Y36         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.684     3.836    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X79Y36         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a_reg[2]/C
                         clock pessimism              0.181     4.017    
                         clock uncertainty           -0.035     3.982    
    SLICE_X79Y36         FDRE (Setup_fdre_C_D)        0.033     4.015    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_a_reg[2]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.735ns (34.092%)  route 1.421ns (65.908%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 3.778 - 2.560 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.740     1.513    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.398     1.911 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.766     2.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X79Y32         LUT5 (Prop_lut5_I1_O)        0.232     2.909 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.655     3.564    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X74Y32         LUT4 (Prop_lut4_I1_O)        0.105     3.669 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[4]_i_1__20/O
                         net (fo=1, routed)           0.000     3.669    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[4]_i_1__20_n_91
    SLICE_X74Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.626     3.778    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X74Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]/C
                         clock pessimism              0.181     3.959    
                         clock uncertainty           -0.035     3.924    
    SLICE_X74Y32         FDRE (Setup_fdre_C_D)        0.074     3.998    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.735ns (34.844%)  route 1.374ns (65.156%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 3.779 - 2.560 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.740     1.513    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.398     1.911 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.766     2.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X79Y32         LUT5 (Prop_lut5_I1_O)        0.232     2.909 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.609     3.517    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X77Y33         LUT4 (Prop_lut4_I1_O)        0.105     3.622 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[7]_i_1__14/O
                         net (fo=1, routed)           0.000     3.622    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[7]_i_1__14_n_91
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.627     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
                         clock pessimism              0.181     3.960    
                         clock uncertainty           -0.035     3.925    
    SLICE_X77Y33         FDRE (Setup_fdre_C_D)        0.032     3.957    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.643ns (30.606%)  route 1.458ns (69.394%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 3.771 - 2.560 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.737     1.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y28         FDRE (Prop_fdre_C_Q)         0.433     1.943 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.034     2.977    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/pat_id_r1_reg[3][2]
    SLICE_X75Y28         LUT5 (Prop_lut5_I4_O)        0.105     3.082 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4/O
                         net (fo=7, routed)           0.424     3.506    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4_n_91
    SLICE_X75Y26         LUT4 (Prop_lut4_I1_O)        0.105     3.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_2__4/O
                         net (fo=1, routed)           0.000     3.611    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_2__4_n_91
    SLICE_X75Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.619     3.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X75Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/C
                         clock pessimism              0.181     3.952    
                         clock uncertainty           -0.035     3.917    
    SLICE_X75Y26         FDRE (Setup_fdre_C_D)        0.030     3.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.735ns (34.861%)  route 1.373ns (65.139%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 3.779 - 2.560 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.740     1.513    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.398     1.911 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.766     2.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X79Y32         LUT5 (Prop_lut5_I1_O)        0.232     2.909 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.608     3.516    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X77Y33         LUT4 (Prop_lut4_I1_O)        0.105     3.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__14/O
                         net (fo=1, routed)           0.000     3.621    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[8]_i_1__14_n_91
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.627     3.779    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]/C
                         clock pessimism              0.181     3.960    
                         clock uncertainty           -0.035     3.925    
    SLICE_X77Y33         FDRE (Setup_fdre_C_D)        0.033     3.958    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          3.958    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.643ns (30.650%)  route 1.455ns (69.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 3.771 - 2.560 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.737     1.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y28         FDRE (Prop_fdre_C_Q)         0.433     1.943 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.034     2.977    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/pat_id_r1_reg[3][2]
    SLICE_X75Y28         LUT5 (Prop_lut5_I4_O)        0.105     3.082 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4/O
                         net (fo=7, routed)           0.421     3.503    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4_n_91
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.105     3.608 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7/O
                         net (fo=1, routed)           0.000     3.608    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7_n_91
    SLICE_X75Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.619     3.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X75Y26         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/C
                         clock pessimism              0.181     3.952    
                         clock uncertainty           -0.035     3.917    
    SLICE_X75Y26         FDRE (Setup_fdre_C_D)        0.032     3.949    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.949    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.735ns (35.230%)  route 1.351ns (64.770%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 3.778 - 2.560 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.740     1.513    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.398     1.911 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.766     2.677    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3][1]
    SLICE_X79Y32         LUT5 (Prop_lut5_I1_O)        0.232     2.909 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4/O
                         net (fo=15, routed)          0.586     3.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_3__4_n_91
    SLICE_X75Y32         LUT5 (Prop_lut5_I1_O)        0.105     3.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20/O
                         net (fo=1, routed)           0.000     3.599    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[1]_i_1__20_n_91
    SLICE_X75Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.626     3.778    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X75Y32         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]/C
                         clock pessimism              0.181     3.959    
                         clock uncertainty           -0.035     3.924    
    SLICE_X75Y32         FDRE (Setup_fdre_C_D)        0.032     3.956    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.891%)  route 0.066ns (26.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.287     0.516    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X79Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.141     0.657 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/Q
                         net (fo=2, routed)           0.066     0.723    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in17_in
    SLICE_X78Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[1]_i_1__12/O
                         net (fo=1, routed)           0.000     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_14
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.512     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X78Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[1]/C
                         clock pessimism             -0.261     0.529    
    SLICE_X78Y30         FDRE (Hold_fdre_C_D)         0.120     0.649    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.259     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.485     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.275     0.488    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.075     0.563    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.489     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.273     0.494    
    SLICE_X73Y31         FDRE (Hold_fdre_C_D)         0.075     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.275     0.494    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.075     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.259     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.485     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X61Y28         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.275     0.488    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.071     0.559    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X63Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.275     0.494    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.071     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.380%)  route 0.086ns (31.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33         FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/Q
                         net (fo=4, routed)           0.086     0.723    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in7_in
    SLICE_X76Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.768 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[7]_i_1__10/O
                         net (fo=1, routed)           0.000     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_8
    SLICE_X76Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X76Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[7]/C
                         clock pessimism             -0.260     0.509    
    SLICE_X76Y33         FDRE (Hold_fdre_C_D)         0.121     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.850%)  route 0.087ns (38.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y36         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y36         FDRE (Prop_fdre_C_Q)         0.141     0.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[8]/Q
                         net (fo=4, routed)           0.087     0.752    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[8]
    SLICE_X92Y36         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.521     0.799    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X92Y36         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[8]/C
                         clock pessimism             -0.262     0.537    
    SLICE_X92Y36         FDRE (Hold_fdre_C_D)         0.076     0.613    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X77Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33         FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[7]/Q
                         net (fo=4, routed)           0.088     0.725    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in7_in
    SLICE_X76Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[6]_i_1__11/O
                         net (fo=1, routed)           0.000     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_9
    SLICE_X76Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.491     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X76Y33         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[6]/C
                         clock pessimism             -0.260     0.509    
    SLICE_X76Y33         FDRE (Hold_fdre_C_D)         0.120     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.262     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y30         FDCE (Prop_fdce_C_Q)         0.141     0.632 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/Q
                         net (fo=7, routed)           0.097     0.729    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt_reg[5][5]
    SLICE_X70Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.774 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter_n_102
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.262     0.504    
    SLICE_X70Y30         FDCE (Hold_fdce_C_D)         0.120     0.624    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK2
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y13         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y12         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         2.560       0.968      BUFHCE_X1Y3         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X95Y38        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X93Y36        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X93Y36        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X93Y36        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y35        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y35        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y35        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y35        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y35        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X78Y32        u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.694ns (30.390%)  route 1.590ns (69.610%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 3.844 - 2.560 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.757     1.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y48         FDRE (Prop_fdre_C_Q)         0.379     1.909 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[13]/Q
                         net (fo=4, routed)           0.904     2.813    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[13]
    SLICE_X92Y47         LUT6 (Prop_lut6_I4_O)        0.105     2.918 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12__2/O
                         net (fo=1, routed)           0.570     3.488    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12__2_n_91
    SLICE_X93Y47         LUT6 (Prop_lut6_I2_O)        0.105     3.593 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__2/O
                         net (fo=1, routed)           0.116     3.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__2_n_91
    SLICE_X93Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__2/O
                         net (fo=1, routed)           0.000     3.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X93Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.692     3.844    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.218     4.062    
                         clock uncertainty           -0.035     4.027    
    SLICE_X93Y47         FDRE (Setup_fdre_C_D)        0.030     4.057    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.738ns (31.537%)  route 1.602ns (68.463%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.398     1.867 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.136     3.003    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X80Y44         LUT5 (Prop_lut5_I1_O)        0.235     3.238 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/DATA_O[11]_i_3__2/O
                         net (fo=1, routed)           0.466     3.704    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[11]
    SLICE_X78Y44         LUT5 (Prop_lut5_I4_O)        0.105     3.809 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[11]_i_1__6/O
                         net (fo=1, routed)           0.000     3.809    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_96
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[11]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.076     4.062    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.643ns (28.046%)  route 1.650ns (71.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.433     1.902 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.948     2.850    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][1]
    SLICE_X79Y48         LUT5 (Prop_lut5_I1_O)        0.105     2.955 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.702     3.657    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X83Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.762 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__22/O
                         net (fo=1, routed)           0.000     3.762    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__22_n_91
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.030     4.016    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.643ns (28.083%)  route 1.647ns (71.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.433     1.902 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.948     2.850    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][1]
    SLICE_X79Y48         LUT5 (Prop_lut5_I1_O)        0.105     2.955 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.699     3.654    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X83Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.759 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[14]_i_1__17/O
                         net (fo=1, routed)           0.000     3.759    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[14]_i_1__17_n_91
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X83Y46         FDRE (Setup_fdre_C_D)        0.032     4.018    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.643ns (27.924%)  route 1.660ns (72.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.433     1.902 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.948     2.850    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][1]
    SLICE_X79Y48         LUT5 (Prop_lut5_I1_O)        0.105     2.955 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.712     3.667    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.105     3.772 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[15]_i_1__14/O
                         net (fo=1, routed)           0.000     3.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[15]_i_1__14_n_91
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[15]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X82Y46         FDRE (Setup_fdre_C_D)        0.072     4.058    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.643ns (27.973%)  route 1.656ns (72.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.433     1.902 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          0.948     2.850    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][1]
    SLICE_X79Y48         LUT5 (Prop_lut5_I1_O)        0.105     2.955 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.708     3.663    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.105     3.768 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__2/O
                         net (fo=1, routed)           0.000     3.768    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__2_n_91
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X82Y46         FDRE (Setup_fdre_C_D)        0.076     4.062    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.633ns (30.811%)  route 1.421ns (69.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.398     1.867 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.851     2.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X79Y47         LUT4 (Prop_lut4_I2_O)        0.235     2.953 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.571     3.523    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X83Y45         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y45         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X83Y45         FDRE (Setup_fdre_C_CE)      -0.168     3.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.633ns (30.811%)  route 1.421ns (69.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.398     1.867 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.851     2.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X79Y47         LUT4 (Prop_lut4_I2_O)        0.235     2.953 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.571     3.523    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X83Y45         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y45         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X83Y45         FDRE (Setup_fdre_C_CE)      -0.168     3.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.633ns (30.959%)  route 1.412ns (69.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 3.841 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.398     1.867 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.851     2.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X79Y47         LUT4 (Prop_lut4_I2_O)        0.235     2.953 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.561     3.514    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X84Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.689     3.841    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X84Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism              0.181     4.022    
                         clock uncertainty           -0.035     3.987    
    SLICE_X84Y49         FDRE (Setup_fdre_C_CE)      -0.168     3.819    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.633ns (30.995%)  route 1.409ns (69.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.840 - 2.560 ) 
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.696     1.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X76Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.398     1.867 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          0.851     2.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X79Y47         LUT4 (Prop_lut4_I2_O)        0.235     2.953 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.558     3.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     3.840    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                         clock pessimism              0.181     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X83Y46         FDRE (Setup_fdre_C_CE)      -0.168     3.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.296     0.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X83Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.141     0.666 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/Q
                         net (fo=3, routed)           0.065     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in2_in
    SLICE_X82Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.776 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6/O
                         net (fo=1, routed)           0.000     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6_n_91
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.523     0.801    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X82Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/C
                         clock pessimism             -0.263     0.538    
    SLICE_X82Y46         FDRE (Hold_fdre_C_D)         0.121     0.659    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.057     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.777    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.277     0.500    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.071     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.064     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.777    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X68Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.277     0.500    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.300     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.141     0.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/Q
                         net (fo=4, routed)           0.067     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[6]
    SLICE_X93Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.527     0.805    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X93Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]/C
                         clock pessimism             -0.276     0.529    
    SLICE_X93Y49         FDRE (Hold_fdre_C_D)         0.076     0.605    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.871%)  route 0.101ns (35.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.101     0.742    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt_reg[5][2]
    SLICE_X72Y42         LUT5 (Prop_lut5_I3_O)        0.045     0.787 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.787    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter_n_101
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X72Y42         FDCE (Hold_fdce_C_D)         0.121     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.296     0.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X82Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y44         FDRE (Prop_fdre_C_Q)         0.164     0.689 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[10]/Q
                         net (fo=1, routed)           0.050     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6[10]
    SLICE_X83Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.784 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp[10]_i_1/O
                         net (fo=1, routed)           0.000     0.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp0[10]
    SLICE_X83Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.523     0.801    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X83Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]/C
                         clock pessimism             -0.263     0.538    
    SLICE_X83Y44         FDRE (Hold_fdre_C_D)         0.091     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.296     0.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X82Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y44         FDRE (Prop_fdre_C_Q)         0.164     0.689 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[9]/Q
                         net (fo=1, routed)           0.051     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6[9]
    SLICE_X83Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.785 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp[9]_i_1/O
                         net (fo=1, routed)           0.000     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp0[9]
    SLICE_X83Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.523     0.801    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X83Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[9]/C
                         clock pessimism             -0.263     0.538    
    SLICE_X83Y44         FDRE (Hold_fdre_C_D)         0.092     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X74Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.164     0.666 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.721    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X74Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.777    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X74Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.275     0.502    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.060     0.562    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X62Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.164     0.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X62Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X62Y48         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.277     0.499    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.060     0.559    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.164     0.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.743    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.522     0.800    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.276     0.524    
    SLICE_X78Y44         FDRE (Hold_fdre_C_D)         0.060     0.584    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK3
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y19         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         2.560       0.744      DSP48_X2Y18         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         2.560       0.968      BUFHCE_X1Y4         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X92Y46        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X92Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X92Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         2.560       1.560      SLICE_X92Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X82Y44        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.280       0.426      SLICE_X86Y47        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_TX0
  To Clock:  Q0_TX0

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[6]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[8]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.484ns (22.500%)  route 1.667ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.406     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X76Y5          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[9]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X76Y5          FDRE (Setup_fdre_C_CE)      -0.136     3.795    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.484ns (22.859%)  route 1.633ns (77.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.372     3.642    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X77Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X77Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X77Y6          FDRE (Setup_fdre_C_CE)      -0.168     3.763    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_TX0 rise@2.560ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.484ns (22.859%)  route 1.633ns (77.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X79Y1          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_fdre_C_Q)         0.379     1.904 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[0]/Q
                         net (fo=36, routed)          1.262     3.166    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/pat_id_r1_reg[3]_0[0]
    SLICE_X76Y5          LUT4 (Prop_lut4_I0_O)        0.105     3.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2/O
                         net (fo=14, routed)          0.372     3.642    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91
    SLICE_X77Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X77Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[13]/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X77Y6          FDRE (Setup_fdre_C_CE)      -0.168     3.763    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.259     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X63Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X63Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.484     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X63Y22         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.488    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.075     0.563    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.290     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X93Y29         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.141     0.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/Q
                         net (fo=1, routed)           0.055     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[10]
    SLICE_X93Y29         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.515     0.793    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X93Y29         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism             -0.274     0.519    
    SLICE_X93Y29         FDRE (Hold_fdre_C_D)         0.075     0.594    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.297     0.526    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X89Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y7          FDRE (Prop_fdre_C_Q)         0.141     0.667 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/Q
                         net (fo=1, routed)           0.055     0.722    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[10]
    SLICE_X89Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.525     0.803    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X89Y7          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism             -0.277     0.526    
    SLICE_X89Y7          FDRE (Hold_fdre_C_D)         0.075     0.601    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.266     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X69Y35         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.636 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X69Y35         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.493     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X69Y35         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.276     0.495    
    SLICE_X69Y35         FDPE (Hold_fdpe_C_D)         0.075     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.266     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.636 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.493     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y37         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.276     0.495    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.075     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.262     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X63Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X63Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X63Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.275     0.491    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.075     0.566    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.261     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X71Y20         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X71Y20         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.487     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X71Y20         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.275     0.490    
    SLICE_X71Y20         FDPE (Hold_fdpe_C_D)         0.075     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.260     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.486     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y20         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.275     0.489    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.075     0.564    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.294     0.523    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X79Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y42         FDPE (Prop_fdpe_C_Q)         0.141     0.664 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.719    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X79Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.521     0.799    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/TXUSRCLK2_O[0]
    SLICE_X79Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.276     0.523    
    SLICE_X79Y42         FDPE (Hold_fdpe_C_D)         0.075     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.269     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y43         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X61Y43         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X61Y43         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.277     0.498    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_TX0
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         2.560       0.136      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         2.560       0.968      BUFHCE_X1Y0         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X62Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X62Y8         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X61Y40        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y41        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y41        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y41        u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y9         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y9         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y9         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X60Y9         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X64Y5         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X91Y11        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X91Y11        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X90Y12        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.280       0.780      SLICE_X66Y13        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.280       0.780      SLICE_X66Y13        u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X81Y12        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.280       0.780      SLICE_X89Y19        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.280       0.780      SLICE_X71Y20        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.280       0.780      SLICE_X71Y20        u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk0_0
  To Clock:  gtrefclk0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0   u_buf_q0_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk1_0
  To Clock:  gtrefclk1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK1
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y1   u_buf_q0_clk1/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0    u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.754ns (9.607%)  route 7.094ns (90.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 15.590 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.530    14.897    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.290    15.590    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[33]/C
                         clock pessimism              1.349    16.939    
                         clock uncertainty           -0.071    16.868    
    SLICE_X33Y47         FDRE (Setup_fdre_C_CE)      -0.168    16.700    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[33]
  -------------------------------------------------------------------
                         required time                         16.700    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.754ns (9.607%)  route 7.094ns (90.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 15.590 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.530    14.897    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.290    15.590    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]/C
                         clock pessimism              1.349    16.939    
                         clock uncertainty           -0.071    16.868    
    SLICE_X33Y47         FDRE (Setup_fdre_C_CE)      -0.168    16.700    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[40]
  -------------------------------------------------------------------
                         required time                         16.700    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.754ns (9.607%)  route 7.094ns (90.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 15.590 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.530    14.897    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.290    15.590    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X33Y47         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[45]/C
                         clock pessimism              1.349    16.939    
                         clock uncertainty           -0.071    16.868    
    SLICE_X33Y47         FDRE (Setup_fdre_C_CE)      -0.168    16.700    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[45]
  -------------------------------------------------------------------
                         required time                         16.700    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 0.754ns (9.625%)  route 7.080ns (90.375%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.516    14.882    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X33Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.289    15.589    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X33Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[2]/C
                         clock pessimism              1.349    16.938    
                         clock uncertainty           -0.071    16.867    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.168    16.699    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[2]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.754ns (9.645%)  route 7.064ns (90.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.500    14.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.289    15.589    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[23]/C
                         clock pessimism              1.349    16.938    
                         clock uncertainty           -0.071    16.867    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.168    16.699    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[23]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.754ns (9.645%)  route 7.064ns (90.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.500    14.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.289    15.589    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[24]/C
                         clock pessimism              1.349    16.938    
                         clock uncertainty           -0.071    16.867    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.168    16.699    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[24]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.754ns (9.645%)  route 7.064ns (90.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.500    14.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.289    15.589    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X36Y42         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[31]/C
                         clock pessimism              1.349    16.938    
                         clock uncertainty           -0.071    16.867    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.168    16.699    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[31]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.754ns (9.659%)  route 7.052ns (90.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 15.588 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.488    14.854    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.288    15.588    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[29]/C
                         clock pessimism              1.349    16.937    
                         clock uncertainty           -0.071    16.866    
    SLICE_X39Y41         FDRE (Setup_fdre_C_CE)      -0.168    16.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[29]
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.754ns (9.659%)  route 7.052ns (90.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 15.588 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.488    14.854    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.288    15.588    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[38]/C
                         clock pessimism              1.349    16.937    
                         clock uncertainty           -0.071    16.866    
    SLICE_X39Y41         FDRE (Setup_fdre_C_CE)      -0.168    16.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[38]
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.754ns (9.659%)  route 7.052ns (90.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 15.588 - 10.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.411     7.048    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X71Y46         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.379     7.427 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=297, routed)         3.044    10.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[0]
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.108    10.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49/O
                         net (fo=2, routed)           0.520    11.099    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__49_n_91
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.267    11.366 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1__2/O
                         net (fo=144, routed)         3.488    14.854    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/link_ssel_reg
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.288    15.588    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/SL_IPORT_O[1]
    SLICE_X39Y41         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[5]/C
                         clock pessimism              1.349    16.937    
                         clock uncertainty           -0.071    16.866    
    SLICE_X39Y41         FDRE (Setup_fdre_C_CE)      -0.168    16.698    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/timer_sample_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  1.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.798%)  route 0.178ns (58.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.559     2.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X57Y50         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.128     2.259 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/Q
                         net (fo=1, routed)           0.178     2.437    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[13]
    SLICE_X57Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.837     3.031    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X57Y49         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[13]/C
                         clock pessimism             -0.622     2.409    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.012     2.421    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.329ns (65.782%)  route 0.171ns (34.218%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.589     2.161    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X96Y99         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.141     2.302 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.170     2.472    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X96Y99         LUT3 (Prop_lut3_I2_O)        0.042     2.514 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     2.514    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_91
    SLICE_X96Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.606 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_91
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.661 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.661    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_98
    SLICE_X96Y100        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.947     3.141    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X96Y100        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]/C
                         clock pessimism             -0.627     2.514    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.105     2.619    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.551%)  route 0.213ns (62.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.551     2.123    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/SL_IPORT_O[0]
    SLICE_X61Y19         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     2.251 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[36]/Q
                         net (fo=1, routed)           0.213     2.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1[36]
    SLICE_X57Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.829     3.023    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/SL_IPORT_O[0]
    SLICE_X57Y16         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[36]/C
                         clock pessimism             -0.627     2.396    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.016     2.412    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.340ns (66.518%)  route 0.171ns (33.482%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.589     2.161    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X96Y99         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.141     2.302 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.170     2.472    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X96Y99         LUT3 (Prop_lut3_I2_O)        0.042     2.514 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     2.514    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_91
    SLICE_X96Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.606 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_91
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.672 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.672    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_96
    SLICE_X96Y100        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.947     3.141    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X96Y100        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]/C
                         clock pessimism             -0.627     2.514    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.105     2.619    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.088%)  route 0.195ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.551     2.123    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X62Y30         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.148     2.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[24]/Q
                         net (fo=1, routed)           0.195     2.466    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[24]
    SLICE_X59Y29         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.823     3.017    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X59Y29         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[24]/C
                         clock pessimism             -0.627     2.390    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.017     2.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.970%)  route 0.196ns (57.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.551     2.123    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X62Y19         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.148     2.271 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[27]/Q
                         net (fo=1, routed)           0.196     2.467    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[27]
    SLICE_X59Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.825     3.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X59Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[27]/C
                         clock pessimism             -0.627     2.392    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.013     2.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.336%)  route 0.215ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.556     2.128    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X64Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.128     2.256 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[37]/Q
                         net (fo=1, routed)           0.215     2.471    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[37]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.829     3.023    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[37]/C
                         clock pessimism             -0.627     2.396    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.006     2.402    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.833%)  route 0.220ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.556     2.128    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X64Y34         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.128     2.256 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[30]/Q
                         net (fo=1, routed)           0.220     2.475    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[30]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.829     3.023    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[30]/C
                         clock pessimism             -0.627     2.396    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.010     2.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.283%)  route 0.225ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.546     2.118    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X63Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128     2.246 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[45]/Q
                         net (fo=1, routed)           0.225     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[45]
    SLICE_X55Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.820     3.014    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X55Y24         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]/C
                         clock pessimism             -0.627     2.387    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.012     2.399    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.272%)  route 0.225ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.556     2.128    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X65Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     2.256 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[18]/Q
                         net (fo=1, routed)           0.225     2.481    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[18]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.829     3.023    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/SL_IPORT_O[0]
    SLICE_X58Y35         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[18]/C
                         clock pessimism             -0.627     2.396    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.010     2.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0       u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y98       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y98       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y97       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y98       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X100Y98       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       24.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.069ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.694ns (12.781%)  route 4.736ns (87.219%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.269     9.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X98Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X98Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X98Y107        FDCE (Recov_fdce_C_CLR)     -0.331    33.998    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.998    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 24.069    

Slack (MET) :             24.072ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.694ns (12.790%)  route 4.732ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.265     9.926    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X99Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X99Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X99Y107        FDCE (Recov_fdce_C_CLR)     -0.331    33.998    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.998    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 24.072    

Slack (MET) :             24.072ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.694ns (12.790%)  route 4.732ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.265     9.926    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X99Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X99Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X99Y107        FDCE (Recov_fdce_C_CLR)     -0.331    33.998    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.998    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 24.072    

Slack (MET) :             24.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.694ns (12.672%)  route 4.783ns (87.328%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.316     9.976    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X100Y105       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.258    34.071    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         34.071    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 24.095    

Slack (MET) :             24.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.694ns (12.672%)  route 4.783ns (87.328%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.316     9.976    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X100Y105       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.258    34.071    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         34.071    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 24.095    

Slack (MET) :             24.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.694ns (12.672%)  route 4.783ns (87.328%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.316     9.976    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X100Y105       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.258    34.071    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         34.071    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 24.095    

Slack (MET) :             24.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.694ns (12.672%)  route 4.783ns (87.328%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 33.852 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.316     9.976    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X100Y105       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.622    33.852    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X100Y105       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.512    34.364    
                         clock uncertainty           -0.035    34.329    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.258    34.071    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         34.071    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 24.095    

Slack (MET) :             24.137ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.694ns (12.784%)  route 4.735ns (87.216%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.268     9.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X87Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X87Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331    34.065    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         34.065    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 24.137    

Slack (MET) :             24.137ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.694ns (12.784%)  route 4.735ns (87.216%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.268     9.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X87Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X87Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331    34.065    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         34.065    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 24.137    

Slack (MET) :             24.137ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.694ns (12.784%)  route 4.735ns (87.216%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.339     3.339    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.404     3.742 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757     4.499    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X80Y104        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.379     4.878 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.827     5.705    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X86Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.810 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.912     6.723    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X89Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.828 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          1.728     8.555    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X90Y98         LUT2 (Prop_lut2_I0_O)        0.105     8.660 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.268     9.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X87Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.869    32.869    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.362    33.230 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.689    33.919    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X87Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.512    34.431    
                         clock uncertainty           -0.035    34.396    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.331    34.065    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         34.065    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 24.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.487    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X85Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X85Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.487    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X85Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X85Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.491    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X84Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X84Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X84Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.491    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X84Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X84Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X84Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.491    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X84Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X84Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X84Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.491    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X84Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X84Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.435     2.228    
    SLICE_X84Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.136    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.847%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.549    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X82Y107        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X82Y107        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.411     2.252    
    SLICE_X82Y107        FDCE (Remov_fdce_C_CLR)     -0.067     2.185    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.847%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.291     2.212    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X84Y108        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDPE (Prop_fdpe_C_Q)         0.141     2.353 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.549    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X82Y107        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.331     2.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X82Y107        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.411     2.252    
    SLICE_X82Y107        FDPE (Remov_fdpe_C_PRE)     -0.071     2.181    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.261     2.182    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X103Y109       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDPE (Prop_fdpe_C_Q)         0.128     2.310 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     2.426    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X103Y110       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.299     2.631    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X103Y110       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.434     2.197    
    SLICE_X103Y110       FDPE (Remov_fdpe_C_PRE)     -0.149     2.048    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.241%)  route 0.209ns (59.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.829     1.829    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     1.921 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.261     2.182    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X102Y109       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDPE (Prop_fdpe_C_Q)         0.141     2.323 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.209     2.532    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X100Y108       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.078     2.078    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     2.332 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.300     2.632    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[0]
    SLICE_X100Y108       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.411     2.221    
    SLICE_X100Y108       FDCE (Remov_fdce_C_CLR)     -0.067     2.154    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.348ns (32.277%)  route 0.730ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.730     2.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.181     3.964    
                         clock uncertainty           -0.035     3.929    
    SLICE_X64Y2          FDCE (Recov_fdce_C_CLR)     -0.468     3.461    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.461    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.348ns (32.277%)  route 0.730ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.730     2.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.181     3.964    
                         clock uncertainty           -0.035     3.929    
    SLICE_X64Y2          FDCE (Recov_fdce_C_CLR)     -0.468     3.461    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.461    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.348ns (32.277%)  route 0.730ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.730     2.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.181     3.964    
                         clock uncertainty           -0.035     3.929    
    SLICE_X64Y2          FDCE (Recov_fdce_C_CLR)     -0.468     3.461    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.461    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.348ns (32.277%)  route 0.730ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 3.783 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.730     2.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.631     3.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.181     3.964    
                         clock uncertainty           -0.035     3.929    
    SLICE_X64Y2          FDPE (Recov_fdpe_C_PRE)     -0.429     3.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.348ns (36.475%)  route 0.606ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 3.782 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.606     2.420    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.630     3.782    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.181     3.963    
                         clock uncertainty           -0.035     3.928    
    SLICE_X63Y2          FDCE (Recov_fdce_C_CLR)     -0.468     3.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.460    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.348ns (36.475%)  route 0.606ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 3.782 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.606     2.420    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.630     3.782    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.181     3.963    
                         clock uncertainty           -0.035     3.928    
    SLICE_X63Y2          FDCE (Recov_fdce_C_CLR)     -0.468     3.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.460    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.348ns (36.475%)  route 0.606ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 3.782 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.606     2.420    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.630     3.782    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.181     3.963    
                         clock uncertainty           -0.035     3.928    
    SLICE_X63Y2          FDPE (Recov_fdpe_C_PRE)     -0.429     3.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          3.499    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK0 rise@2.560ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.396%)  route 0.493ns (58.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 3.782 - 2.560 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.693     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.348     1.814 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.493     2.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y3          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.630     3.782    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y3          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.181     3.963    
                         clock uncertainty           -0.035     3.928    
    SLICE_X63Y3          FDCE (Recov_fdce_C_CLR)     -0.468     3.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          3.460    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.814%)  route 0.240ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.240     0.867    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y3          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y3          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.239     0.536    
    SLICE_X63Y3          FDCE (Remov_fdce_C_CLR)     -0.146     0.390    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.397%)  route 0.293ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.293     0.920    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X63Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.397%)  route 0.293ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.293     0.920    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X63Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.397%)  route 0.293ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.293     0.920    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X63Y2          FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X63Y2          FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.239     0.537    
    SLICE_X63Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     0.388    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.493%)  route 0.355ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.355     0.982    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X64Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.493%)  route 0.355ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.355     0.982    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X64Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.493%)  route 0.355ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.355     0.982    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X64Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.493%)  route 0.355ns (73.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X69Y6          FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDRE (Prop_fdre_C_Q)         0.128     0.627 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.355     0.982    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X64Y2          FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X64Y2          FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.239     0.537    
    SLICE_X64Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     0.388    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.348ns (31.784%)  route 0.747ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 3.831 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.747     2.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.679     3.831    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.181     4.012    
                         clock uncertainty           -0.035     3.977    
    SLICE_X78Y19         FDPE (Recov_fdpe_C_PRE)     -0.429     3.548    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.548    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.348ns (31.784%)  route 0.747ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 3.831 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.747     2.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.679     3.831    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.181     4.012    
                         clock uncertainty           -0.035     3.977    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.395     3.582    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.582    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.348ns (31.784%)  route 0.747ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 3.831 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.747     2.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.679     3.831    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.181     4.012    
                         clock uncertainty           -0.035     3.977    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.395     3.582    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.582    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.348ns (31.784%)  route 0.747ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 3.831 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.747     2.551    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.679     3.831    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.181     4.012    
                         clock uncertainty           -0.035     3.977    
    SLICE_X78Y19         FDCE (Recov_fdce_C_CLR)     -0.395     3.582    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          3.582    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.348ns (35.277%)  route 0.638ns (64.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 3.832 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.638     2.442    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.680     3.832    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.181     4.013    
                         clock uncertainty           -0.035     3.978    
    SLICE_X78Y18         FDPE (Recov_fdpe_C_PRE)     -0.429     3.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.348ns (35.277%)  route 0.638ns (64.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 3.832 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.638     2.442    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.680     3.832    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.181     4.013    
                         clock uncertainty           -0.035     3.978    
    SLICE_X78Y18         FDCE (Recov_fdce_C_CLR)     -0.395     3.583    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.348ns (35.277%)  route 0.638ns (64.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 3.832 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.638     2.442    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.680     3.832    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.181     4.013    
                         clock uncertainty           -0.035     3.978    
    SLICE_X78Y18         FDCE (Recov_fdce_C_CLR)     -0.395     3.583    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK1 rise@2.560ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.348ns (35.277%)  route 0.638ns (64.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 3.832 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.638     2.442    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.680     3.832    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.181     4.013    
                         clock uncertainty           -0.035     3.978    
    SLICE_X78Y18         FDCE (Recov_fdce_C_CLR)     -0.395     3.583    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.206%)  route 0.342ns (72.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.342     0.964    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.239     0.552    
    SLICE_X78Y18         FDCE (Remov_fdce_C_CLR)     -0.121     0.431    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.206%)  route 0.342ns (72.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.342     0.964    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.239     0.552    
    SLICE_X78Y18         FDCE (Remov_fdce_C_CLR)     -0.121     0.431    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.206%)  route 0.342ns (72.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.342     0.964    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.239     0.552    
    SLICE_X78Y18         FDCE (Remov_fdce_C_CLR)     -0.121     0.431    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.206%)  route 0.342ns (72.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.342     0.964    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y18         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.513     0.791    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y18         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.239     0.552    
    SLICE_X78Y18         FDPE (Remov_fdpe_C_PRE)     -0.125     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.479%)  route 0.395ns (75.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.512     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.239     0.551    
    SLICE_X78Y19         FDCE (Remov_fdce_C_CLR)     -0.121     0.430    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.479%)  route 0.395ns (75.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.512     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.239     0.551    
    SLICE_X78Y19         FDCE (Remov_fdce_C_CLR)     -0.121     0.430    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.479%)  route 0.395ns (75.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.512     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.239     0.551    
    SLICE_X78Y19         FDCE (Remov_fdce_C_CLR)     -0.121     0.430    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.479%)  route 0.395ns (75.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y18         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y18         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X78Y19         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y2          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.512     0.790    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X78Y19         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.239     0.551    
    SLICE_X78Y19         FDPE (Remov_fdpe_C_PRE)     -0.125     0.426    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X71Y30         FDCE (Recov_fdce_C_CLR)     -0.468     3.453    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X71Y30         FDCE (Recov_fdce_C_CLR)     -0.468     3.453    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X71Y30         FDCE (Recov_fdce_C_CLR)     -0.468     3.453    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X71Y30         FDPE (Recov_fdpe_C_PRE)     -0.429     3.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X70Y30         FDPE (Recov_fdpe_C_PRE)     -0.429     3.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X70Y30         FDCE (Recov_fdce_C_CLR)     -0.395     3.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X70Y30         FDCE (Recov_fdce_C_CLR)     -0.395     3.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK2 rise@2.560ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 3.775 - 2.560 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.683     1.456    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.348     1.804 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.262    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.623     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.181     3.956    
                         clock uncertainty           -0.035     3.921    
    SLICE_X70Y30         FDCE (Recov_fdce_C_CLR)     -0.395     3.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X70Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X70Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X70Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.406    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X70Y30         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X70Y30         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.239     0.527    
    SLICE_X70Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.402    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X71Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X71Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.239     0.527    
    SLICE_X71Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.381    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.604%)  route 0.204ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X73Y31         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.826    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X71Y30         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X71Y30         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.239     0.527    
    SLICE_X71Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X73Y42         FDCE (Recov_fdce_C_CLR)     -0.458     3.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X73Y42         FDCE (Recov_fdce_C_CLR)     -0.458     3.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X73Y42         FDCE (Recov_fdce_C_CLR)     -0.458     3.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X73Y42         FDPE (Recov_fdpe_C_PRE)     -0.419     3.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X72Y42         FDPE (Recov_fdpe_C_PRE)     -0.419     3.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X72Y42         FDCE (Recov_fdce_C_CLR)     -0.385     3.545    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.545    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.398ns (31.440%)  route 0.868ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 3.784 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.868     2.791    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.632     3.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.181     3.965    
                         clock uncertainty           -0.035     3.930    
    SLICE_X72Y42         FDCE (Recov_fdce_C_CLR)     -0.385     3.545    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.545    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.560ns  (Q0_RXCLK3 rise@2.560ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.398ns (39.346%)  route 0.614ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 3.785 - 2.560 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.663     0.663    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.110     0.773 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.752     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.398     1.923 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.614     2.537    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X74Y43         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      2.560     2.560 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.523     3.083    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.069     3.152 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.633     3.785    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X74Y43         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.181     3.966    
                         clock uncertainty           -0.035     3.931    
    SLICE_X74Y43         FDCE (Recov_fdce_C_CLR)     -0.385     3.546    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  1.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.148ns (30.735%)  route 0.334ns (69.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.334     1.006    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X74Y43         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X74Y43         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.239     0.537    
    SLICE_X74Y43         FDCE (Remov_fdce_C_CLR)     -0.120     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X72Y42         FDCE (Remov_fdce_C_CLR)     -0.120     0.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X72Y42         FDCE (Remov_fdce_C_CLR)     -0.120     0.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X72Y42         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X72Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.239     0.536    
    SLICE_X72Y42         FDPE (Remov_fdpe_C_PRE)     -0.124     0.412    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X73Y42         FDCE (Remov_fdce_C_CLR)     -0.145     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X73Y42         FDCE (Remov_fdce_C_CLR)     -0.145     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X73Y42         FDCE (Remov_fdce_C_CLR)     -0.145     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.148ns (24.670%)  route 0.452ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.209     0.209    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.020     0.229 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.295     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X78Y44         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDRE (Prop_fdre_C_Q)         0.148     0.672 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.452     1.124    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X73Y42         FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.235     0.235    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y4          BUFH (Prop_bufh_I_O)         0.043     0.278 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X73Y42         FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.239     0.536    
    SLICE_X73Y42         FDPE (Remov_fdpe_C_PRE)     -0.148     0.388    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.736    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.379ns (15.446%)  route 2.075ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 15.599 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         2.075     9.554    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X89Y88         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.299    15.599    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y88         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              1.470    17.069    
                         clock uncertainty           -0.071    16.998    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.331    16.667    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.379ns (15.446%)  route 2.075ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 15.599 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         2.075     9.554    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X89Y88         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.299    15.599    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y88         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              1.470    17.069    
                         clock uncertainty           -0.071    16.998    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.331    16.667    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.379ns (15.446%)  route 2.075ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 15.599 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         2.075     9.554    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X89Y88         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.299    15.599    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y88         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              1.470    17.069    
                         clock uncertainty           -0.071    16.998    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.331    16.667    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.379ns (15.446%)  route 2.075ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 15.599 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         2.075     9.554    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X89Y88         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.299    15.599    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y88         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              1.470    17.069    
                         clock uncertainty           -0.071    16.998    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.331    16.667    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.379ns (15.446%)  route 2.075ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 15.599 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         2.075     9.554    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X89Y88         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.299    15.599    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X89Y88         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              1.470    17.069    
                         clock uncertainty           -0.071    16.998    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.331    16.667    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                         16.667    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 15.600 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.847     9.326    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X88Y89         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.300    15.600    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X88Y89         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism              1.470    17.070    
                         clock uncertainty           -0.071    16.999    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.292    16.707    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.707    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 15.600 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.847     9.326    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X88Y89         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.300    15.600    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X88Y89         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]/C
                         clock pessimism              1.470    17.070    
                         clock uncertainty           -0.071    16.999    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.292    16.707    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]
  -------------------------------------------------------------------
                         required time                         16.707    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 15.600 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.847     9.326    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X88Y89         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.300    15.600    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X88Y89         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              1.470    17.070    
                         clock uncertainty           -0.071    16.999    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.258    16.741    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.741    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 15.600 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.847     9.326    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X88Y89         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.300    15.600    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X88Y89         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              1.470    17.070    
                         clock uncertainty           -0.071    16.999    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.258    16.741    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.741    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 15.600 - 10.000 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.584     3.939    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.016 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.536     5.552    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.637 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.463     7.100    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X89Y98         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.379     7.479 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.847     9.326    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X88Y89         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U5                                                0.000    10.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           1.339    12.757    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.830 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.393    14.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.300 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.300    15.600    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X88Y89         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]/C
                         clock pessimism              1.470    17.070    
                         clock uncertainty           -0.071    16.999    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.258    16.741    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.741    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.955%)  route 0.346ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.346     2.644    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.944     3.138    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/MA_DCLK_I
    SLICE_X84Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.627     2.511    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.419    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.955%)  route 0.346ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.346     2.644    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.944     3.138    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/MA_DCLK_I
    SLICE_X84Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.627     2.511    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.419    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.955%)  route 0.346ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.346     2.644    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.944     3.138    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/MA_DCLK_I
    SLICE_X84Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.627     2.511    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.419    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.955%)  route 0.346ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.346     2.644    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y100        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.944     3.138    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/MA_DCLK_I
    SLICE_X84Y100        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.627     2.511    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.419    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.323%)  route 0.139ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     2.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y97         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X85Y97         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X85Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.104    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.323%)  route 0.139ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     2.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y97         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X85Y97         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X85Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.104    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.323%)  route 0.139ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     2.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y97         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X85Y97         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X85Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.104    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.323%)  route 0.139ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     2.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X85Y97         FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X85Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X85Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     2.101    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.661%)  route 0.143ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.441    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X84Y97         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X84Y97         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X84Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.104    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.661%)  route 0.143ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.552     0.993    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.043 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.503     1.546    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.572 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.585     2.157    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X83Y97         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDPE (Prop_fdpe_C_Q)         0.141     2.298 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.441    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X84Y97         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U5                                                0.000     0.000 r  GTREFCLK1P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK1P_I[0]
    U5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK1P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK1P_I_IBUF[0]
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q0_clk1/O
                         net (fo=2, routed)           0.828     1.560    u_ibert_core/inst/GTREFCLK1_I[0]
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.613 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.552     2.165    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.194 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.858     3.052    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X84Y97         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.856     2.196    
    SLICE_X84Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.104    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.337    





