OK1  178 reset_sync.r2:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  178 reset_sync.r2:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OKX  178 reset_sync.r2:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x ic_n )
OK1  4098 reset_sync.r1:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4098 reset_sync.r1:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OKX  4098 reset_sync.r1:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x ic_n )
OK1  4100 reset_sync.r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4100 reset_sync.r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OKX  4100 reset_sync.r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x ic_n )
OK1  4101 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4101 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4101 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4102 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4102 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4102 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4103 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4103 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4103 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1363 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1363 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1363 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1353 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1353 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1353 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1343 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1343 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1343 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4104 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4104 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4104 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4105 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4105 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4105 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4106 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4106 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4106 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3926 host_if.afifo.wr_addr[0]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3926 host_if.afifo.wr_addr[0]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3926 host_if.afifo.wr_addr[0]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3928 host_if.afifo.wr_addr[1]:D clk host_if.afifo.i_wclk inputs ( 2 x host_if.afifo.i_wclk )
OK1  3928 host_if.afifo.wr_addr[1]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3928 host_if.afifo.wr_addr[1]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3930 host_if.afifo.wr_addr[2]:D clk host_if.afifo.i_wclk inputs ( 3 x host_if.afifo.i_wclk )
OK1  3930 host_if.afifo.wr_addr[2]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3930 host_if.afifo.wr_addr[2]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3932 host_if.afifo.wr_addr[3]:D clk host_if.afifo.i_wclk inputs ( 4 x host_if.afifo.i_wclk )
OK1  3932 host_if.afifo.wr_addr[3]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3932 host_if.afifo.wr_addr[3]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3934 host_if.afifo.wr_addr[4]:D clk host_if.afifo.i_wclk inputs ( 5 x host_if.afifo.i_wclk )
OK1  3934 host_if.afifo.wr_addr[4]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3934 host_if.afifo.wr_addr[4]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3936 host_if.afifo.wr_addr[5]:D clk host_if.afifo.i_wclk inputs ( 6 x host_if.afifo.i_wclk )
OK1  3936 host_if.afifo.wr_addr[5]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3936 host_if.afifo.wr_addr[5]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  181 host_if.afifo.o_rd_empty:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  181 host_if.afifo.o_rd_empty:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  181 host_if.afifo.o_rd_empty:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3197 host_if.afifo.rd_wgray[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3197 host_if.afifo.rd_wgray[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3197 host_if.afifo.rd_wgray[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2364 host_if.afifo.rd_wgray[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2364 host_if.afifo.rd_wgray[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2364 host_if.afifo.rd_wgray[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3199 host_if.afifo.rd_wgray[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3199 host_if.afifo.rd_wgray[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3199 host_if.afifo.rd_wgray[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2360 host_if.afifo.rd_wgray[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2360 host_if.afifo.rd_wgray[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2360 host_if.afifo.rd_wgray[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2366 host_if.afifo.rd_wgray[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2366 host_if.afifo.rd_wgray[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2366 host_if.afifo.rd_wgray[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3202 host_if.afifo.rd_wgray[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3202 host_if.afifo.rd_wgray[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3202 host_if.afifo.rd_wgray[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3204 host_if.afifo.rd_wgray[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3204 host_if.afifo.rd_wgray[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3204 host_if.afifo.rd_wgray[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4107 host_if.afifo.wgray_cross[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4107 host_if.afifo.wgray_cross[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4107 host_if.afifo.wgray_cross[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4108 host_if.afifo.wgray_cross[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4108 host_if.afifo.wgray_cross[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4108 host_if.afifo.wgray_cross[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4109 host_if.afifo.wgray_cross[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4109 host_if.afifo.wgray_cross[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4109 host_if.afifo.wgray_cross[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4110 host_if.afifo.wgray_cross[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4110 host_if.afifo.wgray_cross[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4110 host_if.afifo.wgray_cross[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4111 host_if.afifo.wgray_cross[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4111 host_if.afifo.wgray_cross[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4111 host_if.afifo.wgray_cross[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4112 host_if.afifo.wgray_cross[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4112 host_if.afifo.wgray_cross[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4112 host_if.afifo.wgray_cross[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OKX  4113 host_if.afifo.wgray_cross[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x host_if.afifo.i_wclk )
OK1  4113 host_if.afifo.wgray_cross[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4113 host_if.afifo.wgray_cross[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3225 host_if.afifo.wr_rgray[0]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3225 host_if.afifo.wr_rgray[0]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3225 host_if.afifo.wr_rgray[0]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3214 host_if.afifo.wr_rgray[1]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3214 host_if.afifo.wr_rgray[1]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3214 host_if.afifo.wr_rgray[1]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3216 host_if.afifo.wr_rgray[2]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3216 host_if.afifo.wr_rgray[2]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3216 host_if.afifo.wr_rgray[2]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3228 host_if.afifo.wr_rgray[3]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3228 host_if.afifo.wr_rgray[3]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3228 host_if.afifo.wr_rgray[3]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3230 host_if.afifo.wr_rgray[4]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3230 host_if.afifo.wr_rgray[4]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3230 host_if.afifo.wr_rgray[4]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3212 host_if.afifo.wr_rgray[5]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3212 host_if.afifo.wr_rgray[5]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3212 host_if.afifo.wr_rgray[5]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3211 host_if.afifo.wr_rgray[6]:D clk host_if.afifo.i_wclk inputs ( 1 x host_if.afifo.i_wclk )
OK1  3211 host_if.afifo.wr_rgray[6]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  3211 host_if.afifo.wr_rgray[6]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4114 host_if.afifo.rgray_cross[0]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4114 host_if.afifo.rgray_cross[0]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4114 host_if.afifo.rgray_cross[0]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4115 host_if.afifo.rgray_cross[1]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4115 host_if.afifo.rgray_cross[1]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4115 host_if.afifo.rgray_cross[1]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4116 host_if.afifo.rgray_cross[2]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4116 host_if.afifo.rgray_cross[2]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4116 host_if.afifo.rgray_cross[2]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4117 host_if.afifo.rgray_cross[3]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4117 host_if.afifo.rgray_cross[3]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4117 host_if.afifo.rgray_cross[3]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4118 host_if.afifo.rgray_cross[4]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4118 host_if.afifo.rgray_cross[4]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4118 host_if.afifo.rgray_cross[4]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4119 host_if.afifo.rgray_cross[5]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4119 host_if.afifo.rgray_cross[5]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4119 host_if.afifo.rgray_cross[5]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OKX  4120 host_if.afifo.rgray_cross[6]:D clk host_if.afifo.i_wclk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4120 host_if.afifo.rgray_cross[6]:EN clk host_if.afifo.i_wclk inputs (  )
OKX  4120 host_if.afifo.rgray_cross[6]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3939 host_if.afifo.rd_addr[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3939 host_if.afifo.rd_addr[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3939 host_if.afifo.rd_addr[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3941 host_if.afifo.rd_addr[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3941 host_if.afifo.rd_addr[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3941 host_if.afifo.rd_addr[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3943 host_if.afifo.rd_addr[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 3 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3943 host_if.afifo.rd_addr[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3943 host_if.afifo.rd_addr[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3945 host_if.afifo.rd_addr[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3945 host_if.afifo.rd_addr[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3945 host_if.afifo.rd_addr[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3947 host_if.afifo.rd_addr[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 5 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3947 host_if.afifo.rd_addr[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3947 host_if.afifo.rd_addr[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3949 host_if.afifo.rd_addr[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3949 host_if.afifo.rd_addr[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3949 host_if.afifo.rd_addr[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3198 host_if.afifo.rgray[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3198 host_if.afifo.rgray[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3198 host_if.afifo.rgray[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2365 host_if.afifo.rgray[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 3 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2365 host_if.afifo.rgray[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2365 host_if.afifo.rgray[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3200 host_if.afifo.rgray[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3200 host_if.afifo.rgray[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3200 host_if.afifo.rgray[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2361 host_if.afifo.rgray[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 5 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2361 host_if.afifo.rgray[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2361 host_if.afifo.rgray[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2367 host_if.afifo.rgray[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2367 host_if.afifo.rgray[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2367 host_if.afifo.rgray[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3203 host_if.afifo.rgray[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3203 host_if.afifo.rgray[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3203 host_if.afifo.rgray[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3205 host_if.afifo.rgray[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3205 host_if.afifo.rgray[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3205 host_if.afifo.rgray[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3233 host_if.wr_p2:D clk host_if.afifo.i_wclk inputs ( 2 x host_if.afifo.i_wclk )
OK1  3233 host_if.wr_p2:EN clk host_if.afifo.i_wclk inputs (  )
OK1  3233 host_if.wr_p2:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4122 host_if.afifo.i_wr_data[0]:D clk host_if.afifo.i_wclk inputs ( 1 x din[0] )
OK1  4122 host_if.afifo.i_wr_data[0]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4122 host_if.afifo.i_wr_data[0]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4124 host_if.afifo.i_wr_data[1]:D clk host_if.afifo.i_wclk inputs ( 1 x din[1] )
OK1  4124 host_if.afifo.i_wr_data[1]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4124 host_if.afifo.i_wr_data[1]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4126 host_if.afifo.i_wr_data[2]:D clk host_if.afifo.i_wclk inputs ( 1 x din[2] )
OK1  4126 host_if.afifo.i_wr_data[2]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4126 host_if.afifo.i_wr_data[2]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4128 host_if.afifo.i_wr_data[3]:D clk host_if.afifo.i_wclk inputs ( 1 x din[3] )
OK1  4128 host_if.afifo.i_wr_data[3]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4128 host_if.afifo.i_wr_data[3]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4130 host_if.afifo.i_wr_data[4]:D clk host_if.afifo.i_wclk inputs ( 1 x din[4] )
OK1  4130 host_if.afifo.i_wr_data[4]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4130 host_if.afifo.i_wr_data[4]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4132 host_if.afifo.i_wr_data[5]:D clk host_if.afifo.i_wclk inputs ( 1 x din[5] )
OK1  4132 host_if.afifo.i_wr_data[5]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4132 host_if.afifo.i_wr_data[5]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4134 host_if.afifo.i_wr_data[6]:D clk host_if.afifo.i_wclk inputs ( 1 x din[6] )
OK1  4134 host_if.afifo.i_wr_data[6]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4134 host_if.afifo.i_wr_data[6]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  4136 host_if.afifo.i_wr_data[7]:D clk host_if.afifo.i_wclk inputs ( 1 x din[7] )
OK1  4136 host_if.afifo.i_wr_data[7]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  4136 host_if.afifo.i_wr_data[7]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  2432 host_if.afifo.i_wr_data[8]:D clk host_if.afifo.i_wclk inputs ( 1 x address[0] )
OK1  2432 host_if.afifo.i_wr_data[8]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  2432 host_if.afifo.i_wr_data[8]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  2433 host_if.afifo.i_wr_data[9]:D clk host_if.afifo.i_wclk inputs ( 1 x address[1] )
OK1  2433 host_if.afifo.i_wr_data[9]:EN clk host_if.afifo.i_wclk inputs (  )
OK1  2433 host_if.afifo.i_wr_data[9]:SR clk host_if.afifo.i_wclk inputs (  )
OKX  2435 host_if.wr_p1_n:D clk host_if.afifo.i_wclk inputs ( 1 x wr_n )
OK1  2435 host_if.wr_p1_n:EN clk host_if.afifo.i_wclk inputs (  )
OK1  2435 host_if.wr_p1_n:SR clk host_if.afifo.i_wclk inputs (  )
OKX  2436 host_if.cs_p1_n:D clk host_if.afifo.i_wclk inputs ( 1 x cs_n )
OK1  2436 host_if.cs_p1_n:EN clk host_if.afifo.i_wclk inputs (  )
OK1  2436 host_if.cs_p1_n:SR clk host_if.afifo.i_wclk inputs (  )
BAD  522 channels.control_operators.opl3_reg_wr[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 522 from 2 modinput clk
  tree 522 from 3 modinput clk_host
  tree 522 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 522 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 522 from 522 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[8]
  tree 522 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 522 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 522 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 522 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 522 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 522 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 522 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 522 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 522 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 522 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 522 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 522 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 522 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 522 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 522 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 522 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 522 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 522 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 522 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 522 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 522 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 522 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 522 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 522 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 522 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 522 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 522 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 522 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 522 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 522 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 522 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 522 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 522 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 522 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 522 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 522 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 522 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 522 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 522 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  522 channels.control_operators.opl3_reg_wr[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  522 channels.control_operators.opl3_reg_wr[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  404 channels.control_operators.opl3_reg_wr[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 404 from 2 modinput clk
  tree 404 from 3 modinput clk_host
  tree 404 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 404 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 404 from 404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[9]
  tree 404 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 404 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 404 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 404 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 404 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 404 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 404 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 404 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 404 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 404 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 404 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 404 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 404 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 404 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 404 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 404 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 404 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 404 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 404 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 404 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 404 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 404 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 404 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 404 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 404 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 404 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 404 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 404 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 404 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 404 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 404 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 404 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 404 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 404 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 404 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 404 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 404 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 404 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 404 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  404 channels.control_operators.opl3_reg_wr[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  404 channels.control_operators.opl3_reg_wr[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  924 channels.control_operators.opl3_reg_wr[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 924 from 2 modinput clk
  tree 924 from 3 modinput clk_host
  tree 924 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 924 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 924 from 924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[10]
  tree 924 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 924 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 924 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 924 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 924 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 924 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 924 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 924 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 924 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 924 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 924 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 924 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 924 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 924 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 924 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 924 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 924 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 924 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 924 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 924 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 924 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 924 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 924 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 924 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 924 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 924 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 924 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 924 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 924 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 924 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 924 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 924 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 924 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 924 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 924 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 924 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 924 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 924 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 924 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  924 channels.control_operators.opl3_reg_wr[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  924 channels.control_operators.opl3_reg_wr[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  917 channels.control_operators.opl3_reg_wr[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 917 from 2 modinput clk
  tree 917 from 3 modinput clk_host
  tree 917 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 917 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 917 from 917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[11]
  tree 917 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 917 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 917 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 917 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 917 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 917 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 917 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 917 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 917 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 917 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 917 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 917 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 917 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 917 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 917 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 917 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 917 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 917 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 917 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 917 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 917 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 917 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 917 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 917 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 917 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 917 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 917 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 917 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 917 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 917 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 917 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 917 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 917 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 917 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 917 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 917 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 917 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 917 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 917 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  917 channels.control_operators.opl3_reg_wr[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  917 channels.control_operators.opl3_reg_wr[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  347 channels.control_operators.opl3_reg_wr[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 347 from 2 modinput clk
  tree 347 from 3 modinput clk_host
  tree 347 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 347 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 347 from 347 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[12]
  tree 347 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 347 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 347 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 347 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 347 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 347 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 347 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 347 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 347 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 347 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 347 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 347 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 347 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 347 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 347 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 347 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 347 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 347 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 347 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 347 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 347 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 347 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 347 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 347 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 347 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 347 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 347 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 347 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 347 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 347 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 347 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 347 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 347 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 347 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 347 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 347 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 347 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 347 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 347 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  347 channels.control_operators.opl3_reg_wr[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  347 channels.control_operators.opl3_reg_wr[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  318 channels.control_operators.opl3_reg_wr[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 318 from 2 modinput clk
  tree 318 from 3 modinput clk_host
  tree 318 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 318 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 318 from 318 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[13]
  tree 318 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 318 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 318 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 318 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 318 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 318 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 318 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 318 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 318 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 318 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 318 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 318 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 318 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 318 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 318 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 318 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 318 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 318 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 318 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 318 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 318 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 318 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 318 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 318 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 318 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 318 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 318 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 318 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 318 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 318 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 318 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 318 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 318 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 318 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 318 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 318 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 318 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 318 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 318 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  318 channels.control_operators.opl3_reg_wr[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  318 channels.control_operators.opl3_reg_wr[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  928 channels.control_operators.opl3_reg_wr[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 928 from 2 modinput clk
  tree 928 from 3 modinput clk_host
  tree 928 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 928 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 928 from 928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[14]
  tree 928 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 928 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 928 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 928 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 928 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 928 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 928 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 928 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 928 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 928 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 928 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 928 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 928 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 928 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 928 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 928 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 928 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 928 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 928 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 928 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 928 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 928 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 928 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 928 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 928 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 928 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 928 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 928 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 928 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 928 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 928 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 928 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 928 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 928 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 928 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 928 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 928 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 928 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 928 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  928 channels.control_operators.opl3_reg_wr[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  928 channels.control_operators.opl3_reg_wr[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  311 channels.control_operators.opl3_reg_wr[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 311 from 2 modinput clk
  tree 311 from 3 modinput clk_host
  tree 311 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 311 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 311 from 311 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[15]
  tree 311 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 311 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 311 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 311 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 311 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 311 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 311 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 311 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 311 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 311 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 311 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 311 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 311 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 311 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 311 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 311 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 311 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 311 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 311 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 311 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 311 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 311 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 311 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 311 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 311 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 311 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 311 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 311 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 311 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 311 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 311 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 311 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 311 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 311 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 311 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 311 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 311 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 311 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 311 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  311 channels.control_operators.opl3_reg_wr[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  311 channels.control_operators.opl3_reg_wr[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  262 channels.control_operators.opl3_reg_wr[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 262 from 2 modinput clk
  tree 262 from 3 modinput clk_host
  tree 262 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 262 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 262 from 262 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[16]
  tree 262 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 262 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 262 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 262 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 262 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 262 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 262 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 262 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 262 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 262 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 262 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 262 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 262 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 262 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 262 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 262 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 262 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 262 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 262 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 262 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 262 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 262 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 262 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 262 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 262 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 262 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 262 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 262 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 262 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 262 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 262 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 262 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 262 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 262 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 262 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 262 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 262 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 262 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 262 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  262 channels.control_operators.opl3_reg_wr[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  262 channels.control_operators.opl3_reg_wr[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4141 leds.led[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4141 leds.led[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4141 leds.led[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  137 channels.control_operators.sample_clk_en:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  137 channels.control_operators.sample_clk_en:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  137 channels.control_operators.sample_clk_en:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4142 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4142 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4142 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4143 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4143 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4143 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4144 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4144 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4144 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4145 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4145 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4145 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4146 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4146 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4146 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4147 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4147 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4147 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2378 channels.control_operators.operator.envelope_generator.state_mem.self[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2378 channels.control_operators.operator.envelope_generator.state_mem.self[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2378 channels.control_operators.operator.envelope_generator.state_mem.self[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4148 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4148 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4148 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4149 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4149 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4149 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4150 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4150 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4150 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4151 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4151 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4151 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4152 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4152 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4152 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4153 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4153 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4153 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4154 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4154 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4154 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4155 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4155 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4155 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4156 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4156 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4156 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4157 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4157 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4157 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4158 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4158 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4158 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4159 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4159 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4159 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4160 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4160 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4160 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4161 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4161 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4161 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4162 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4162 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4162 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4171 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4171 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4171 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4172 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4172 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4172 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4173 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4173 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4173 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4174 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4174 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4174 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4175 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4175 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4175 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4176 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4176 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4176 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4177 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4177 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4177 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4178 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4178 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4178 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4179 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4179 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4179 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4180 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4180 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4180 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4181 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4181 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4181 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4182 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4182 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4182 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4183 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4183 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4183 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4184 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4184 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4184 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4185 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4185 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4185 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4186 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4186 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4186 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4187 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4187 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4187 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4188 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4188 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4188 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4189 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4189 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4189 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4190 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4190 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4190 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4191 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4191 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4191 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4192 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4192 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4192 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4193 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4193 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4193 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4194 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4194 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4194 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4195 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4195 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4195 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4196 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4196 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4196 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4197 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4197 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4197 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4198 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4198 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4198 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4199 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4199 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4199 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4200 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4200 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4200 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4201 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4201 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4201 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4202 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4202 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4202 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4203 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4203 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4203 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1645 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1645 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1645 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1655 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1655 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1655 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1665 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1665 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1665 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4204 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4204 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4204 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4205 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4205 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4205 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4206 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4206 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4206 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4207 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4207 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4207 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4208 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4208 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4208 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4209 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4209 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4209 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4210 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4210 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4210 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4211 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4211 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4211 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4212 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4212 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4212 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4213 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4213 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4213 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4214 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4214 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4214 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4215 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4215 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4215 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4216 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4216 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4216 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4217 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4217 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4217 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4218 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4218 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4218 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4219 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4219 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4219 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4220 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4220 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4220 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4221 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4221 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4221 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4222 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4222 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4222 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4223 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4223 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4223 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4224 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4224 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4224 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4225 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4225 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4225 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4226 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4226 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4226 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4227 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4227 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4227 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4228 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4228 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4228 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4229 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4229 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4229 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4230 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4230 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4230 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4231 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4231 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4231 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4232 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4232 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4232 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4233 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4233 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4233 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4234 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4234 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4234 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4235 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4235 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4235 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4236 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4236 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4236 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4237 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4237 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4237 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4238 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4238 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4238 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4239 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4239 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4239 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4240 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4240 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4240 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4241 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4241 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4241 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4242 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4242 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4242 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4243 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4243 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4243 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4244 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4244 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4244 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4245 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4245 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4245 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4246 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4246 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4246 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4247 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4247 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4247 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4248 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4248 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4248 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4249 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4249 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4249 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4250 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4250 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4250 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4251 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4251 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4251 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4252 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4252 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4252 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4253 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4253 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4253 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4254 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4254 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4254 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4255 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4255 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4255 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4256 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4256 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4256 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4257 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4257 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4257 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1646 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1646 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1646 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1656 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1656 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1656 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1666 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1666 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1666 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4258 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4258 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4258 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4259 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4259 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4259 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4260 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4260 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4260 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4261 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4261 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4261 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4262 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4262 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4262 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4263 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4263 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4263 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1650 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1650 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1650 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1660 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1660 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1660 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1670 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1670 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1670 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4264 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4264 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4264 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4265 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4265 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4265 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4266 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4266 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4266 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4267 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4267 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4267 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4268 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4268 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4268 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4269 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4269 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4269 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4270 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4270 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4270 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4271 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4271 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4271 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4272 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4272 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4272 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4273 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4273 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4273 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4274 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4274 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4274 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4275 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4275 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4275 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4276 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4276 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4276 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4277 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4277 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4277 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4278 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4278 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4278 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4279 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4279 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4279 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4280 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4280 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4280 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4281 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4281 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4281 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4282 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4282 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4282 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4283 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4283 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4283 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4284 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4284 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4284 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4285 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4285 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4285 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4286 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4286 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4286 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4287 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4287 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4287 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4288 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4288 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4288 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4289 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4289 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4289 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4290 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4290 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4290 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4291 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4291 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4291 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4292 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4292 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4292 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4293 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4293 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4293 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4294 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4294 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4294 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4295 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4295 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4295 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4296 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4296 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4296 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4297 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4297 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4297 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4298 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4298 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4298 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4299 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4299 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4299 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4300 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4300 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4300 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4301 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4301 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4301 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4302 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4302 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4302 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4303 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4303 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4303 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4304 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4304 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4304 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4305 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4305 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4305 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4306 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4306 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4306 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4307 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4307 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4307 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4308 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4308 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4308 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4309 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4309 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4309 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4310 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4310 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4310 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4311 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4311 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4311 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4312 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4312 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4312 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4313 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4313 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4313 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4314 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4314 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4314 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4315 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4315 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4315 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4316 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4316 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4316 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4317 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4317 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4317 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1651 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1651 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1651 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1661 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1661 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1661 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1671 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1671 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1671 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4318 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4318 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4318 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4319 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4319 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4319 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4320 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4320 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4320 channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4321 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4321 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4321 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4322 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4322 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4322 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4323 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4323 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4323 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4324 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4324 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4324 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4325 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4325 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4325 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4326 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4326 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4326 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4327 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4327 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4327 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4328 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4328 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4328 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1507 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1507 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1507 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1517 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1517 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1517 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1527 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1527 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1527 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1537 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1537 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1537 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1547 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1547 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1547 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1557 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1557 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1557 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1567 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1567 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1567 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1577 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1577 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1577 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4329 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4329 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4329 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4330 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4330 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4330 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4331 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4331 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4331 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4332 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4332 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4332 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4333 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4333 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4333 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4334 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4334 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4334 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4335 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4335 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4335 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4336 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4336 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4336 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4337 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4337 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4337 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4338 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4338 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4338 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4339 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4339 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4339 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4340 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4340 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4340 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4341 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4341 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4341 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4342 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4342 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4342 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4343 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4343 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4343 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4344 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4344 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4344 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4345 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4345 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4345 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4346 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4346 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4346 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4347 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4347 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4347 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4348 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4348 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4348 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4349 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4349 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4349 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4350 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4350 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4350 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4351 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4351 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4351 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4352 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4352 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4352 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4353 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4353 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4353 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4354 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4354 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4354 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4355 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4355 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4355 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4356 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4356 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4356 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4357 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4357 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4357 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4358 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4358 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4358 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4359 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4359 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4359 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4360 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4360 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4360 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4361 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4361 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4361 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4362 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4362 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4362 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4363 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4363 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4363 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4364 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4364 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4364 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4365 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4365 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4365 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4366 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4366 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4366 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4367 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4367 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4367 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4368 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4368 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4368 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4369 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4369 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4369 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4370 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4370 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4370 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4371 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4371 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4371 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4372 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4372 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4372 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4373 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4373 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4373 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4374 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4374 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4374 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4375 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4375 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4375 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4376 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4376 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4376 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4377 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4377 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4377 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4378 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4378 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4378 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4379 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4379 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4379 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4380 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4380 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4380 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4381 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4381 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4381 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4382 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4382 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4382 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4383 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4383 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4383 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4384 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4384 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4384 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4385 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4385 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4385 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4386 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4386 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4386 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4387 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4387 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4387 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4388 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4388 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4388 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4389 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4389 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4389 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4390 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4390 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4390 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4391 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4391 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4391 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4392 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4392 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4392 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4393 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4393 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4393 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4394 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4394 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4394 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4395 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4395 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4395 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4396 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4396 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4396 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4397 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4397 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4397 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4398 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4398 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4398 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4399 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4399 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4399 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4400 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4400 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4400 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4401 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4401 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4401 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4402 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4402 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4402 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4403 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4403 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4403 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4404 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4404 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4404 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4405 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4405 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4405 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4406 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4406 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4406 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4407 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4407 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4407 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4408 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4408 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4408 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4409 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4409 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4409 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4410 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4410 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4410 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4411 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4411 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4411 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4412 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4412 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4412 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4413 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4413 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4413 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4414 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4414 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4414 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4415 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4415 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4415 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4416 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4416 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4416 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4417 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4417 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4417 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4418 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4418 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4418 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4419 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4419 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4419 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4420 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4420 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4420 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4421 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4421 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4421 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4422 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4422 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4422 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4423 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4423 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4423 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4424 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4424 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4424 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4425 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4425 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4425 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4426 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4426 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4426 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4427 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4427 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4427 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4428 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4428 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4428 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4429 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4429 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4429 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4430 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4430 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4430 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4431 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4431 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4431 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4432 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4432 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4432 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4433 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4433 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4433 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4434 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4434 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4434 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4435 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4435 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4435 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4436 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4436 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4436 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4437 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4437 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4437 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4438 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4438 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4438 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4439 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4439 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4439 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4440 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4440 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4440 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4441 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4441 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4441 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4442 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4442 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4442 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4443 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4443 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4443 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4444 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4444 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4444 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4445 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4445 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4445 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4446 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4446 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4446 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4447 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4447 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4447 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4448 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4448 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4448 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4449 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4449 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4449 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4450 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4450 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4450 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4451 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4451 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4451 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4452 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4452 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4452 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4453 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4453 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4453 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4454 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4454 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4454 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4455 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4455 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4455 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4456 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4456 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4456 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4457 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4457 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4457 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4458 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4458 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4458 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4459 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4459 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4459 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4460 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4460 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4460 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4461 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4461 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4461 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4462 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4462 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4462 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4463 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4463 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4463 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4464 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4464 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4464 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4465 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4465 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4465 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4466 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4466 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4466 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4467 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4467 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4467 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4468 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4468 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4468 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4469 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4469 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4469 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4470 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4470 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4470 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4471 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4471 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4471 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4472 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4472 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4472 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4473 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4473 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4473 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4474 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4474 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4474 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4475 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4475 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4475 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1508 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1508 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1508 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1518 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1518 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1518 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1528 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1528 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1528 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1538 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1538 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1538 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1548 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1548 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1548 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1558 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1558 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1558 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1568 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1568 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1568 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1578 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1578 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1578 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4476 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4476 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4476 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4477 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4477 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4477 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4478 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4478 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4478 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4479 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4479 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4479 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4480 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4480 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4480 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4481 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4481 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4481 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4482 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4482 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4482 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4483 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4483 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4483 channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4484 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4484 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4484 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4485 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4485 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4485 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4486 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4486 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4486 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4487 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4487 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4487 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4488 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4488 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4488 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4489 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4489 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4489 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4490 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4490 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4490 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4491 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4491 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4491 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4492 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4492 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4492 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4493 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4493 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4493 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4494 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4494 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4494 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4495 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4495 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4495 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4496 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4496 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4496 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4497 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4497 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4497 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4498 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4498 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4498 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4499 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4499 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4499 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4500 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4500 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4500 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4501 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4501 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4501 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4502 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4502 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4502 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4503 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4503 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4503 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4504 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4504 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4504 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4505 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4505 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4505 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4506 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4506 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4506 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4507 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4507 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4507 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4508 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4508 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4508 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4509 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4509 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4509 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4510 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4510 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4510 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4511 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4511 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4511 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4512 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4514 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4514 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4514 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4515 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4515 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4515 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4516 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4516 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4516 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4517 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4517 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4517 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4518 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4518 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4518 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4519 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4519 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4519 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4520 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4520 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4520 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4521 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4521 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4521 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4522 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4524 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4524 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4524 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4525 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4525 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4525 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4526 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4526 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4526 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4527 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4527 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4527 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4528 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4528 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4528 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4529 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4529 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4529 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4530 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4530 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4530 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4531 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4531 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4531 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4532 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4534 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4534 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4534 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4535 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4535 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4535 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4536 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4536 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4536 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4537 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4537 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4537 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4538 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4538 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4538 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4539 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4539 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4539 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4540 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4540 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4540 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4541 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4541 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4541 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4542 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4544 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4544 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4544 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4545 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4545 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4545 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4546 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4546 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4546 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4547 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4547 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4547 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4548 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4548 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4548 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4549 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4549 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4549 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4550 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4550 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4550 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4551 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4551 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4551 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4552 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4554 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4554 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4554 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4555 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4555 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4555 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4556 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4556 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4556 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4557 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4557 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4557 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4558 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4558 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4558 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4559 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4559 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4559 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4560 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4560 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4560 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4561 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4561 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4561 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4562 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4564 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4564 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4564 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4565 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4565 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4565 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4566 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4566 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4566 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4567 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4567 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4567 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4568 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4568 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4568 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4569 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4569 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4569 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4570 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4570 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4570 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4571 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4571 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4571 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4572 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4574 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4574 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4574 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4575 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4575 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4575 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4576 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4576 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4576 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4577 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4577 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4577 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4578 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4578 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4578 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4579 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4579 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4579 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4580 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4580 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4580 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4581 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4581 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4581 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4582 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4584 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4584 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4584 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4585 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4585 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4585 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4586 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4586 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4586 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4587 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4587 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4587 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4588 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4588 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4588 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4589 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4589 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4589 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4590 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4590 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4590 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4591 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4591 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4591 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4592 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4592 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4592 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4593 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4593 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4593 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4594 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4594 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4594 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4595 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4595 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4595 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4596 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4596 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4596 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4597 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4597 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4597 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4598 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4598 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4598 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4599 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4599 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4599 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4600 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4600 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4600 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4601 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4601 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4601 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4602 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4602 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4602 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4603 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4603 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4603 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4604 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4604 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4604 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4605 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4605 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4605 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4606 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4606 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4606 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4607 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4607 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4607 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4608 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4608 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4608 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4609 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4609 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4609 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4610 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4610 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4610 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4611 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4611 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4611 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4612 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4612 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4612 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4613 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4613 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4613 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4614 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4614 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4614 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4615 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4615 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4615 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4616 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4616 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4616 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4617 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4617 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4617 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4618 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4618 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4618 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4619 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4619 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4619 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4620 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4620 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4620 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4621 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4621 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4621 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4622 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4622 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4622 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4623 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4623 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4623 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4624 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4624 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4624 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4625 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4625 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4625 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4626 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4626 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4626 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4627 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4627 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4627 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4628 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4628 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4628 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4629 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4629 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4629 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4630 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4630 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4630 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4631 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4631 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4631 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4632 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4632 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4632 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4633 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4633 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4633 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4634 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4634 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4634 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4635 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4635 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4635 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4636 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4636 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4636 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4637 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4637 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4637 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4638 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4638 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4638 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4639 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4639 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4639 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4640 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4640 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4640 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4641 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4641 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4641 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4642 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4642 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4642 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4643 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4643 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4643 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4644 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4644 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4644 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1513 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1523 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1533 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1543 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1553 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1563 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1573 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1583 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4645 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4645 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4645 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4646 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4646 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4646 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4647 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4647 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4647 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4648 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4648 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4648 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4649 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4649 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4649 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4650 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4650 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4650 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4651 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4651 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4651 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4652 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4652 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4652 channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4654 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4654 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4654 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2250 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2250 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2250 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4655 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4655 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4655 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4656 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4656 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4656 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4657 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4657 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4657 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4658 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4658 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4658 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4659 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4659 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4659 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4660 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4660 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4660 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4661 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4661 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4661 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4662 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4662 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4662 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4663 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4663 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4663 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4664 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4664 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4664 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4665 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4665 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4665 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4666 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4666 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4666 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4667 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4667 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4667 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4668 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4668 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4668 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4669 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4669 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4669 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4670 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4670 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4670 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4671 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4671 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4671 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4672 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4672 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4672 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4673 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4673 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4673 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4674 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4674 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4674 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4675 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4675 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4675 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4676 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4676 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4676 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4677 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4677 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4677 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2251 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2251 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2251 channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4678 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4678 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4678 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2253 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2253 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2253 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4679 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4679 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4679 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4680 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4680 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4680 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4681 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4681 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4681 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4682 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4682 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4682 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4683 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4683 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4683 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4684 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4684 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4684 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4685 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4685 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4685 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4686 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4686 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4686 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4687 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4687 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4687 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4688 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4688 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4688 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4689 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4689 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4689 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4690 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4690 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4690 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4691 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4691 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4691 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4692 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4692 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4692 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4693 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4693 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4693 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4694 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4694 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4694 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4695 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4695 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4695 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4696 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4696 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4696 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2254 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2254 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2254 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4697 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4697 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4697 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4698 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4698 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4698 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4699 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4699 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4699 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4700 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4700 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4700 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4701 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4701 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4701 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4702 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4702 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4702 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4703 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4703 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4703 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4704 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4704 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4704 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4705 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4705 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4705 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4706 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4706 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4706 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4707 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4707 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4707 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4708 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4708 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4708 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4709 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4709 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4709 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4710 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4710 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4710 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4711 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4711 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4711 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4712 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4712 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4712 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4713 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4713 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4713 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4714 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4714 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4714 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4715 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4715 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4715 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4716 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4716 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4716 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4717 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4717 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4717 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4718 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4718 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4718 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4719 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4719 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4719 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  932 channels.control_operators.opl3_reg_wr[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 932 from 2 modinput clk
  tree 932 from 3 modinput clk_host
  tree 932 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 932 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 932 from 932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[0]
  tree 932 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 932 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 932 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 932 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 932 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 932 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 932 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 932 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 932 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 932 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 932 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 932 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 932 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 932 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 932 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 932 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 932 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 932 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 932 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 932 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 932 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 932 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 932 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 932 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 932 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 932 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 932 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 932 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 932 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 932 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 932 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 932 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 932 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 932 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 932 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 932 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 932 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 932 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 932 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  932 channels.control_operators.opl3_reg_wr[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  932 channels.control_operators.opl3_reg_wr[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  207 channels.control_operators.opl3_reg_wr[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 207 from 2 modinput clk
  tree 207 from 3 modinput clk_host
  tree 207 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 207 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 207 from 207 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[1]
  tree 207 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 207 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 207 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 207 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 207 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 207 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 207 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 207 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 207 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 207 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 207 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 207 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 207 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 207 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 207 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 207 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 207 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 207 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 207 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 207 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 207 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 207 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 207 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 207 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 207 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 207 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 207 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 207 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 207 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 207 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 207 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 207 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 207 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 207 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 207 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 207 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 207 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 207 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 207 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  207 channels.control_operators.opl3_reg_wr[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  207 channels.control_operators.opl3_reg_wr[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2305 channels.control_operators.opl3_reg_wr[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 2305 from 2 modinput clk
  tree 2305 from 3 modinput clk_host
  tree 2305 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 2305 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 2305 from 2305 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[2]
  tree 2305 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 2305 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 2305 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 2305 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 2305 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 2305 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 2305 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 2305 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 2305 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 2305 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 2305 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 2305 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 2305 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 2305 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 2305 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 2305 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 2305 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 2305 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 2305 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 2305 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 2305 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 2305 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 2305 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 2305 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 2305 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 2305 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 2305 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 2305 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 2305 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 2305 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 2305 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 2305 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 2305 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 2305 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 2305 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 2305 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 2305 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 2305 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 2305 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  2305 channels.control_operators.opl3_reg_wr[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2305 channels.control_operators.opl3_reg_wr[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  582 channels.control_operators.opl3_reg_wr[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 582 from 2 modinput clk
  tree 582 from 3 modinput clk_host
  tree 582 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 582 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 582 from 582 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[3]
  tree 582 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 582 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 582 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 582 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 582 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 582 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 582 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 582 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 582 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 582 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 582 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 582 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 582 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 582 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 582 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 582 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 582 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 582 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 582 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 582 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 582 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 582 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 582 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 582 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 582 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 582 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 582 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 582 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 582 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 582 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 582 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 582 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 582 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 582 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 582 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 582 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 582 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 582 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 582 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  582 channels.control_operators.opl3_reg_wr[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  582 channels.control_operators.opl3_reg_wr[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  253 channels.control_operators.opl3_reg_wr[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 253 from 2 modinput clk
  tree 253 from 3 modinput clk_host
  tree 253 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 253 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 253 from 253 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[4]
  tree 253 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 253 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 253 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 253 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 253 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 253 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 253 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 253 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 253 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 253 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 253 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 253 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 253 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 253 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 253 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 253 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 253 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 253 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 253 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 253 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 253 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 253 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 253 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 253 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 253 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 253 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 253 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 253 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 253 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 253 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 253 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 253 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 253 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 253 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 253 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 253 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 253 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 253 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 253 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  253 channels.control_operators.opl3_reg_wr[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  253 channels.control_operators.opl3_reg_wr[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  385 channels.control_operators.opl3_reg_wr[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 385 from 2 modinput clk
  tree 385 from 3 modinput clk_host
  tree 385 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 385 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 385 from 385 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[5]
  tree 385 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 385 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 385 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 385 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 385 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 385 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 385 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 385 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 385 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 385 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 385 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 385 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 385 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 385 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 385 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 385 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 385 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 385 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 385 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 385 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 385 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 385 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 385 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 385 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 385 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 385 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 385 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 385 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 385 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 385 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 385 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 385 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 385 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 385 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 385 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 385 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 385 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 385 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 385 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  385 channels.control_operators.opl3_reg_wr[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  385 channels.control_operators.opl3_reg_wr[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  204 channels.control_operators.opl3_reg_wr[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 204 from 2 modinput clk
  tree 204 from 3 modinput clk_host
  tree 204 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 204 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 204 from 204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[6]
  tree 204 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 204 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 204 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 204 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 204 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 204 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 204 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 204 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 204 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 204 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 204 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 204 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 204 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 204 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 204 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 204 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 204 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 204 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 204 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 204 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 204 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 204 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 204 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 204 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 204 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 204 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 204 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 204 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 204 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 204 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 204 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 204 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 204 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 204 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 204 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 204 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 204 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 204 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 204 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  204 channels.control_operators.opl3_reg_wr[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  204 channels.control_operators.opl3_reg_wr[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  936 channels.control_operators.opl3_reg_wr[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 936 from 2 modinput clk
  tree 936 from 3 modinput clk_host
  tree 936 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 936 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 936 from 936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.opl3_reg_wr[7]
  tree 936 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 936 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 936 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 936 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 936 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 936 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 936 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 936 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 936 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 936 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 936 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 936 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 936 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 936 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 936 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 936 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 936 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 936 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 936 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 936 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 936 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 936 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 936 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 936 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 936 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 936 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 936 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 936 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 936 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 936 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 936 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 936 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 936 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 936 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 936 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 936 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 936 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 936 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 936 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  936 channels.control_operators.opl3_reg_wr[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  936 channels.control_operators.opl3_reg_wr[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4720 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4720 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4720 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4721 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4721 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4721 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4722 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4722 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4722 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4723 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4723 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4723 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4724 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4724 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4724 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4725 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4725 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4725 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4726 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4726 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4726 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4727 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4727 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4727 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  192 sample_clk_gen.counter[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  192 sample_clk_gen.counter[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  192 sample_clk_gen.counter[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  193 sample_clk_gen.counter[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  193 sample_clk_gen.counter[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  193 sample_clk_gen.counter[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  194 sample_clk_gen.counter[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  194 sample_clk_gen.counter[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  194 sample_clk_gen.counter[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  195 sample_clk_gen.counter[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  195 sample_clk_gen.counter[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  195 sample_clk_gen.counter[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  188 sample_clk_gen.counter[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  188 sample_clk_gen.counter[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  188 sample_clk_gen.counter[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  189 sample_clk_gen.counter[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  189 sample_clk_gen.counter[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  189 sample_clk_gen.counter[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  190 sample_clk_gen.counter[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  190 sample_clk_gen.counter[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  190 sample_clk_gen.counter[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  191 sample_clk_gen.counter[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  191 sample_clk_gen.counter[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  191 sample_clk_gen.counter[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2370 channels.control_operators.opl3_reg_wr[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 1 x clk_host, 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk, 33 x host_if.afifo.i_wclk )
  tree 2370 from 2 modinput clk
  tree 2370 from 3 modinput clk_host
  tree 2370 from 178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name reset_sync.r2
  tree 2370 from 181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.o_rd_empty
  tree 2370 from 2432 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[8]
  tree 2370 from 2433 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[9]
  tree 2370 from 2435 clk host_if.afifo.i_wclk name host_if.wr_p1_n
  tree 2370 from 2436 clk host_if.afifo.i_wclk name host_if.cs_p1_n
  tree 2370 from 3209 clk host_if.afifo.i_wclk name host_if.afifo.wgray[5]
  tree 2370 from 3210 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[6]
  tree 2370 from 3211 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[6]
  tree 2370 from 3212 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[5]
  tree 2370 from 3214 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[1]
  tree 2370 from 3215 clk host_if.afifo.i_wclk name host_if.afifo.wgray[1]
  tree 2370 from 3216 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[2]
  tree 2370 from 3217 clk host_if.afifo.i_wclk name host_if.afifo.wgray[2]
  tree 2370 from 3225 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[0]
  tree 2370 from 3226 clk host_if.afifo.i_wclk name host_if.afifo.wgray[0]
  tree 2370 from 3228 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[3]
  tree 2370 from 3229 clk host_if.afifo.i_wclk name host_if.afifo.wgray[3]
  tree 2370 from 3230 clk host_if.afifo.i_wclk name host_if.afifo.wr_rgray[4]
  tree 2370 from 3231 clk host_if.afifo.i_wclk name host_if.afifo.wgray[4]
  tree 2370 from 3233 clk host_if.afifo.i_wclk name host_if.wr_p2
  tree 2370 from 3926 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[0]
  tree 2370 from 3928 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[1]
  tree 2370 from 3930 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[2]
  tree 2370 from 3932 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[3]
  tree 2370 from 3934 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[4]
  tree 2370 from 3936 clk host_if.afifo.i_wclk name host_if.afifo.wr_addr[5]
  tree 2370 from 3939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[0]
  tree 2370 from 3941 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[1]
  tree 2370 from 3943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[2]
  tree 2370 from 3945 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[3]
  tree 2370 from 3947 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[4]
  tree 2370 from 3949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name host_if.afifo.rd_addr[5]
  tree 2370 from 4122 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[0]
  tree 2370 from 4124 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[1]
  tree 2370 from 4126 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[2]
  tree 2370 from 4128 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[3]
  tree 2370 from 4130 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[4]
  tree 2370 from 4132 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[5]
  tree 2370 from 4134 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[6]
  tree 2370 from 4136 clk host_if.afifo.i_wclk name host_if.afifo.i_wr_data[7]
OK1  2370 channels.control_operators.opl3_reg_wr[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2370 channels.control_operators.opl3_reg_wr[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4728 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4728 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4728 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4729 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4729 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4729 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4730 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4730 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4730 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  351 channels.self[50]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 351 from 2 modinput clk
  tree 351 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 351 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 351 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 351 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 351 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 351 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 351 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 351 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 351 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 351 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 351 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 351 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 351 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 351 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 351 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 351 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 351 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 351 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 351 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 351 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 351 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 351 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 351 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 351 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 351 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 351 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 351 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 351 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 351 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 351 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 351 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 351 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 351 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 351 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 351 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 351 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 351 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 351 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 351 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 351 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 351 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 351 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 351 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 351 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 351 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 351 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 351 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 351 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 351 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 351 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 351 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 351 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 351 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 351 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 351 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 351 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 351 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 351 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  351 channels.self[50]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  351 channels.self[50]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  431 channels.self[51]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 431 from 2 modinput clk
  tree 431 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 431 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 431 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 431 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 431 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 431 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 431 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 431 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 431 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 431 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 431 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 431 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 431 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 431 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 431 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 431 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 431 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 431 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 431 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 431 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 431 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 431 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 431 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 431 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 431 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 431 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 431 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 431 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 431 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 431 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 431 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 431 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 431 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 431 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 431 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 431 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 431 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 431 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 431 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 431 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 431 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 431 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 431 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 431 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 431 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 431 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 431 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 431 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 431 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 431 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 431 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 431 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 431 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 431 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 431 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 431 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 431 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 431 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  431 channels.self[51]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  431 channels.self[51]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  135 channels.self[52]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 135 from 2 modinput clk
  tree 135 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 135 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 135 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 135 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 135 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 135 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 135 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 135 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 135 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 135 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 135 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 135 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 135 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 135 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 135 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 135 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 135 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 135 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 135 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 135 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 135 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 135 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 135 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 135 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 135 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 135 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 135 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 135 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 135 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 135 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 135 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 135 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 135 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 135 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 135 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 135 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 135 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 135 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 135 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 135 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 135 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 135 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 135 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 135 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 135 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 135 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 135 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 135 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 135 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 135 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 135 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 135 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 135 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 135 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 135 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 135 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 135 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 135 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  135 channels.self[52]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  135 channels.self[52]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  172 channels.self[53]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 172 from 2 modinput clk
  tree 172 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 172 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 172 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 172 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 172 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 172 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 172 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 172 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 172 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 172 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 172 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 172 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 172 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 172 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 172 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 172 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 172 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 172 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 172 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 172 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 172 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 172 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 172 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 172 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 172 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 172 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 172 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 172 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 172 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 172 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 172 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 172 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 172 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 172 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 172 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 172 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 172 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 172 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 172 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 172 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 172 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 172 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 172 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 172 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 172 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 172 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 172 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 172 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 172 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 172 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 172 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 172 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 172 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 172 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 172 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 172 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 172 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 172 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  172 channels.self[53]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  172 channels.self[53]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  147 channels.self[54]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 147 from 2 modinput clk
  tree 147 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 147 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 147 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 147 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 147 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 147 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 147 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 147 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 147 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 147 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 147 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 147 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 147 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 147 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 147 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 147 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 147 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 147 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 147 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 147 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 147 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 147 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 147 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 147 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 147 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 147 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 147 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 147 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 147 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 147 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 147 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 147 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 147 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 147 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 147 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 147 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 147 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 147 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 147 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 147 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 147 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 147 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 147 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 147 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 147 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 147 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 147 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 147 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 147 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 147 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 147 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 147 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 147 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 147 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 147 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 147 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 147 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 147 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  147 channels.self[54]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  147 channels.self[54]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  730 channels.self[55]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 730 from 2 modinput clk
  tree 730 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 730 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 730 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 730 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 730 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 730 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 730 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 730 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 730 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 730 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 730 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 730 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 730 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 730 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 730 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 730 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 730 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 730 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 730 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 730 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 730 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 730 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 730 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 730 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 730 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 730 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 730 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 730 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 730 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 730 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 730 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 730 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 730 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 730 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 730 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 730 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 730 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 730 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 730 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 730 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 730 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 730 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 730 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 730 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 730 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 730 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 730 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 730 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 730 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 730 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 730 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 730 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 730 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 730 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 730 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 730 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 730 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 730 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  730 channels.self[55]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  730 channels.self[55]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  419 channels.self[56]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 419 from 2 modinput clk
  tree 419 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 419 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 419 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 419 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 419 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 419 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 419 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 419 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 419 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 419 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 419 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 419 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 419 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 419 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 419 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 419 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 419 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 419 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 419 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 419 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 419 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 419 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 419 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 419 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 419 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 419 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 419 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 419 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 419 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 419 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 419 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 419 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 419 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 419 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 419 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 419 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 419 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 419 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 419 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 419 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 419 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 419 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 419 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 419 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 419 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 419 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 419 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 419 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 419 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 419 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 419 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 419 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 419 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 419 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 419 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 419 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 419 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 419 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  419 channels.self[56]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  419 channels.self[56]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  738 channels.self[57]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 738 from 2 modinput clk
  tree 738 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 738 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 738 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 738 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 738 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 738 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 738 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 738 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 738 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 738 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 738 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 738 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 738 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 738 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 738 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 738 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 738 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 738 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 738 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 738 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 738 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 738 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 738 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 738 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 738 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 738 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 738 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 738 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 738 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 738 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 738 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 738 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 738 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 738 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 738 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 738 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 738 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 738 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 738 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 738 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 738 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 738 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 738 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 738 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 738 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 738 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 738 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 738 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 738 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 738 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 738 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 738 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 738 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 738 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 738 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 738 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 738 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 738 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  738 channels.self[57]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  738 channels.self[57]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  545 channels.self[58]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 545 from 2 modinput clk
  tree 545 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 545 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 545 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 545 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 545 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 545 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 545 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 545 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 545 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 545 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 545 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 545 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 545 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 545 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 545 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 545 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 545 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 545 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 545 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 545 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 545 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 545 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 545 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 545 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 545 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 545 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 545 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 545 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 545 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 545 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 545 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 545 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 545 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 545 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 545 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 545 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 545 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 545 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 545 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 545 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 545 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 545 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 545 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 545 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 545 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 545 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 545 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 545 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 545 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 545 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 545 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 545 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 545 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 545 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 545 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 545 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 545 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 545 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  545 channels.self[58]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  545 channels.self[58]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  553 channels.self[59]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 553 from 2 modinput clk
  tree 553 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 553 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 553 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 553 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 553 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 553 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 553 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 553 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 553 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 553 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 553 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 553 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 553 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 553 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 553 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 553 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 553 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 553 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 553 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 553 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 553 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 553 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 553 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 553 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 553 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 553 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 553 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 553 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 553 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 553 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 553 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 553 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 553 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 553 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 553 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 553 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 553 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 553 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 553 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 553 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 553 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 553 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 553 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 553 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 553 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 553 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 553 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 553 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 553 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 553 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 553 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 553 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 553 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 553 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 553 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 553 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 553 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 553 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  553 channels.self[59]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  553 channels.self[59]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  549 channels.self[60]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 549 from 2 modinput clk
  tree 549 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 549 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 549 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 549 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 549 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 549 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 549 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 549 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 549 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 549 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 549 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 549 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 549 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 549 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 549 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 549 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 549 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 549 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 549 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 549 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 549 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 549 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 549 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 549 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 549 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 549 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 549 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 549 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 549 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 549 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 549 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 549 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 549 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 549 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 549 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 549 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 549 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 549 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 549 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 549 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 549 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 549 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 549 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 549 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 549 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 549 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 549 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 549 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 549 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 549 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 549 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 549 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 549 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 549 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 549 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 549 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 549 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 549 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  549 channels.self[60]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  549 channels.self[60]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  541 channels.self[61]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 541 from 2 modinput clk
  tree 541 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 541 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 541 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 541 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 541 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 541 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 541 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 541 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 541 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 541 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 541 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 541 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 541 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 541 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 541 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 541 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 541 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 541 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 541 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 541 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 541 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 541 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 541 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 541 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 541 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 541 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 541 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 541 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 541 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 541 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 541 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 541 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 541 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 541 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 541 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 541 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 541 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 541 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 541 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 541 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 541 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 541 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 541 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 541 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 541 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 541 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 541 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 541 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 541 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 541 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 541 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 541 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 541 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 541 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 541 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 541 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 541 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 541 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  541 channels.self[61]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  541 channels.self[61]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  358 channels.self[62]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 358 from 2 modinput clk
  tree 358 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 358 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 358 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 358 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 358 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 358 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 358 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 358 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 358 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 358 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 358 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 358 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 358 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 358 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 358 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 358 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 358 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 358 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 358 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 358 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 358 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 358 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 358 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 358 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 358 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 358 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 358 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 358 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 358 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 358 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 358 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 358 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 358 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 358 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 358 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 358 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 358 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 358 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 358 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 358 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 358 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 358 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 358 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 358 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 358 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 358 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 358 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 358 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 358 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 358 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 358 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 358 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 358 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 358 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 358 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 358 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 358 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 358 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  358 channels.self[62]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  358 channels.self[62]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1797 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1797 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1797 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1803 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1803 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1803 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4731 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4731 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4731 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4732 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4732 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4732 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4733 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4733 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4733 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4734 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4734 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4734 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4735 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4735 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4735 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4736 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4736 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4736 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4737 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4737 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4737 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4738 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4738 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4738 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4739 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4739 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4739 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4740 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4740 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4740 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4741 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4741 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4741 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4742 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4742 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4742 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4743 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4743 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4743 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4744 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4744 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4744 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4745 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4745 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4745 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4746 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4746 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4746 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4747 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4747 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4747 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4748 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4748 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4748 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4749 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4749 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4749 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4750 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4750 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4750 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4751 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4751 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4751 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4752 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4752 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4752 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4753 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4753 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4753 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4754 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4754 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4754 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4755 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4755 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4755 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4756 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4756 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4756 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4757 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4757 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4757 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4758 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4758 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4758 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4759 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4759 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4759 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4760 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4760 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4760 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4761 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4761 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4761 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4762 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4762 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4762 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4763 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4763 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4763 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4764 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4764 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4764 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4765 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4765 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4765 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4766 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4766 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4766 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4767 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4767 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4767 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4768 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4768 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4768 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4769 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4769 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4769 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4770 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4770 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4770 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4771 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4771 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4771 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4772 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4772 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4772 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4773 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4773 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4773 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4774 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4774 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4774 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4775 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4775 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4775 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4776 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4776 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4776 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4777 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4777 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4777 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4778 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4778 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4778 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4779 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4779 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4779 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4780 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4780 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4780 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4781 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4781 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4781 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4782 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4782 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4782 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4783 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4783 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4783 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4784 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4784 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4784 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4785 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4787 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4787 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4787 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4790 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4790 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4790 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1786 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1798 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1798 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1798 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1804 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1804 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1804 channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4791 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4792 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4793 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4793 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4793 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4795 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4795 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4795 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4796 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4796 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4796 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4797 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4797 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4797 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4798 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4798 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4798 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4799 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4799 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4799 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4800 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4800 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4800 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4801 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4801 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4801 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4802 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4802 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4802 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4803 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4803 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4803 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4804 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4804 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4804 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4805 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4805 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4805 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4806 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4806 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4806 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4807 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4807 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4807 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4808 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4808 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4808 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4809 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4809 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4809 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4810 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4810 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4810 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4811 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4811 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4811 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4812 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4812 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4812 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4813 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4813 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4813 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4814 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4814 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4814 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4815 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4815 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4815 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4816 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4816 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4816 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4817 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4817 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4817 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4818 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4818 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4818 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4819 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4819 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4819 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4820 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4820 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4820 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4821 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4821 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4821 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4822 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4822 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4822 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4823 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4823 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4823 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4824 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4824 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4824 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4825 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4825 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4825 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4826 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4826 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4826 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4827 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4827 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4827 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4828 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4828 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4828 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4829 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4829 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4829 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1467 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1467 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1467 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1477 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1477 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1477 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1487 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1487 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1487 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1497 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1497 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1497 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2031 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2031 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2031 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2047 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2047 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2047 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2063 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2063 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2063 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2079 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2079 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2079 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  355 channels.self[63]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 355 from 2 modinput clk
  tree 355 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 355 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 355 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 355 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 355 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 355 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 355 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 355 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 355 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 355 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 355 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 355 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 355 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 355 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 355 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 355 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 355 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 355 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 355 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 355 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 355 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 355 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 355 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 355 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 355 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 355 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 355 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 355 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 355 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 355 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 355 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 355 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 355 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 355 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 355 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 355 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 355 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 355 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 355 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 355 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 355 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 355 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 355 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 355 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 355 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 355 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 355 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 355 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 355 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 355 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 355 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 355 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 355 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 355 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 355 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 355 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 355 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 355 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  355 channels.self[63]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  355 channels.self[63]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  788 channels.self[64]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 788 from 2 modinput clk
  tree 788 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 788 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 788 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 788 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 788 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 788 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 788 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 788 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 788 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 788 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 788 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 788 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 788 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 788 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 788 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 788 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 788 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 788 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 788 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 788 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 788 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 788 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 788 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 788 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 788 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 788 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 788 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 788 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 788 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 788 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 788 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 788 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 788 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 788 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 788 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 788 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 788 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 788 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 788 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 788 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 788 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 788 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 788 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 788 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 788 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 788 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 788 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 788 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 788 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 788 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 788 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 788 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 788 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 788 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 788 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 788 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 788 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 788 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  788 channels.self[64]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  788 channels.self[64]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  578 channels.self[65]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 578 from 2 modinput clk
  tree 578 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 578 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 578 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 578 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 578 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 578 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 578 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 578 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 578 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 578 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 578 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 578 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 578 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 578 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 578 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 578 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 578 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 578 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 578 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 578 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 578 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 578 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 578 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 578 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 578 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 578 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 578 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 578 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 578 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 578 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 578 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 578 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 578 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 578 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 578 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 578 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 578 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 578 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 578 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 578 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 578 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 578 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 578 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 578 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 578 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 578 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 578 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 578 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 578 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 578 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 578 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 578 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 578 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 578 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 578 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 578 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 578 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 578 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  578 channels.self[65]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  578 channels.self[65]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  580 channels.self[66]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 580 from 2 modinput clk
  tree 580 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 580 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 580 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 580 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 580 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 580 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 580 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 580 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 580 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 580 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 580 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 580 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 580 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 580 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 580 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 580 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 580 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 580 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 580 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 580 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 580 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 580 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 580 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 580 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 580 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 580 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 580 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 580 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 580 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 580 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 580 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 580 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 580 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 580 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 580 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 580 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 580 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 580 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 580 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 580 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 580 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 580 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 580 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 580 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 580 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 580 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 580 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 580 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 580 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 580 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 580 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 580 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 580 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 580 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 580 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 580 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 580 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 580 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  580 channels.self[66]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  580 channels.self[66]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  565 channels.self[67]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 565 from 2 modinput clk
  tree 565 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 565 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 565 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 565 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 565 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 565 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 565 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 565 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 565 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 565 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 565 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 565 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 565 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 565 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 565 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 565 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 565 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 565 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 565 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 565 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 565 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 565 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 565 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 565 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 565 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 565 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 565 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 565 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 565 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 565 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 565 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 565 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 565 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 565 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 565 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 565 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 565 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 565 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 565 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 565 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 565 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 565 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 565 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 565 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 565 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 565 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 565 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 565 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 565 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 565 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 565 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 565 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 565 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 565 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 565 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 565 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 565 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 565 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  565 channels.self[67]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  565 channels.self[67]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  805 channels.self[68]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 805 from 2 modinput clk
  tree 805 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 805 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 805 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 805 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 805 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 805 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 805 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 805 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 805 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 805 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 805 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 805 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 805 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 805 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 805 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 805 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 805 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 805 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 805 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 805 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 805 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 805 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 805 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 805 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 805 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 805 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 805 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 805 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 805 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 805 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 805 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 805 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 805 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 805 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 805 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 805 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 805 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 805 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 805 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 805 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 805 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 805 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 805 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 805 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 805 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 805 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 805 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 805 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 805 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 805 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 805 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 805 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 805 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 805 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 805 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 805 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 805 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 805 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  805 channels.self[68]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  805 channels.self[68]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  810 channels.self[69]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 810 from 2 modinput clk
  tree 810 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 810 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 810 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 810 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 810 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 810 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 810 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 810 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 810 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 810 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 810 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 810 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 810 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 810 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 810 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 810 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 810 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 810 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 810 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 810 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 810 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 810 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 810 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 810 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 810 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 810 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 810 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 810 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 810 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 810 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 810 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 810 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 810 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 810 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 810 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 810 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 810 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 810 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 810 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 810 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 810 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 810 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 810 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 810 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 810 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 810 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 810 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 810 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 810 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 810 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 810 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 810 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 810 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 810 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 810 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 810 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 810 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 810 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  810 channels.self[69]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  810 channels.self[69]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  815 channels.self[70]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 815 from 2 modinput clk
  tree 815 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 815 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 815 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 815 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 815 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 815 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 815 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 815 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 815 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 815 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 815 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 815 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 815 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 815 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 815 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 815 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 815 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 815 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 815 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 815 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 815 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 815 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 815 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 815 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 815 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 815 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 815 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 815 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 815 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 815 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 815 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 815 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 815 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 815 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 815 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 815 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 815 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 815 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 815 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 815 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 815 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 815 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 815 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 815 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 815 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 815 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 815 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 815 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 815 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 815 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 815 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 815 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 815 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 815 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 815 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 815 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 815 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 815 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  815 channels.self[70]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  815 channels.self[70]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  820 channels.self[71]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 820 from 2 modinput clk
  tree 820 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 820 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 820 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 820 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 820 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 820 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 820 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 820 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 820 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 820 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 820 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 820 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 820 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 820 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 820 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 820 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 820 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 820 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 820 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 820 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 820 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 820 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 820 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 820 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 820 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 820 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 820 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 820 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 820 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 820 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 820 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 820 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 820 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 820 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 820 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 820 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 820 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 820 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 820 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 820 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 820 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 820 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 820 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 820 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 820 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 820 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 820 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 820 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 820 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 820 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 820 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 820 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 820 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 820 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 820 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 820 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 820 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 820 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  820 channels.self[71]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  820 channels.self[71]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  825 channels.self[72]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 825 from 2 modinput clk
  tree 825 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 825 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 825 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 825 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 825 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 825 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 825 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 825 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 825 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 825 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 825 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 825 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 825 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 825 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 825 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 825 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 825 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 825 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 825 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 825 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 825 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 825 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 825 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 825 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 825 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 825 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 825 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 825 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 825 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 825 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 825 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 825 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 825 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 825 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 825 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 825 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 825 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 825 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 825 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 825 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 825 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 825 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 825 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 825 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 825 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 825 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 825 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 825 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 825 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 825 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 825 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 825 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 825 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 825 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 825 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 825 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 825 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 825 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  825 channels.self[72]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  825 channels.self[72]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  830 channels.self[73]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 830 from 2 modinput clk
  tree 830 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 830 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 830 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 830 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 830 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 830 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 830 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 830 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 830 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 830 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 830 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 830 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 830 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 830 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 830 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 830 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 830 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 830 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 830 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 830 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 830 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 830 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 830 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 830 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 830 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 830 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 830 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 830 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 830 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 830 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 830 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 830 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 830 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 830 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 830 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 830 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 830 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 830 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 830 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 830 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 830 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 830 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 830 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 830 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 830 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 830 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 830 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 830 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 830 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 830 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 830 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 830 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 830 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 830 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 830 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 830 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 830 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 830 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  830 channels.self[73]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  830 channels.self[73]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  600 channels.self[74]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 600 from 2 modinput clk
  tree 600 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 600 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 600 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 600 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 600 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 600 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 600 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 600 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 600 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 600 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 600 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 600 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 600 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 600 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 600 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 600 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 600 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 600 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 600 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 600 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 600 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 600 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 600 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 600 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 600 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 600 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 600 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 600 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 600 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 600 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 600 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 600 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 600 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 600 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 600 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 600 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 600 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 600 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 600 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 600 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 600 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 600 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 600 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 600 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 600 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 600 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 600 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 600 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 600 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 600 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 600 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 600 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 600 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 600 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 600 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 600 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 600 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 600 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  600 channels.self[74]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  600 channels.self[74]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  598 channels.self[75]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 58 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 598 from 2 modinput clk
  tree 598 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 598 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 598 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 598 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 598 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 598 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 598 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 598 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 598 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 598 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 598 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 598 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 598 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 598 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 598 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 598 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 598 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 598 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 598 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 598 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 598 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 598 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 598 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 598 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 598 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 598 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 598 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 598 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 598 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 598 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 598 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 598 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 598 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 598 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 598 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 598 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 598 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 598 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 598 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 598 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 598 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 598 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 598 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 598 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 598 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 598 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 598 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 598 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 598 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 598 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 598 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 598 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 598 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 598 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 598 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 598 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 598 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 598 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  598 channels.self[75]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  598 channels.self[75]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  597 channels.self[76]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 29 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  597 channels.self[76]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  597 channels.self[76]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4830 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4830 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4830 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4831 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4831 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4831 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4832 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4832 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4832 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4833 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4833 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4833 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4834 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4834 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4834 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4835 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4835 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4835 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4836 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4836 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4836 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4837 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4837 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4837 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1788 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1794 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1800 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1800 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1800 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1806 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1806 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1806 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4838 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4838 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4838 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4839 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4839 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4839 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4840 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4840 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4840 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4841 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4841 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4841 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4842 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4842 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4842 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4843 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4843 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4843 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4844 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4844 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4844 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4845 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4845 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4845 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4846 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4846 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4846 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4847 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4847 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4847 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4848 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4848 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4848 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4849 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4849 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4849 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4850 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4850 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4850 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4851 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4851 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4851 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4852 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4852 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4852 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4853 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4853 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4853 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4854 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4854 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4854 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4855 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4855 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4855 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4856 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4856 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4856 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4857 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4857 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4857 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4858 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4858 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4858 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4859 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4859 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4859 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4860 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4860 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4860 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4861 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4861 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4861 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4862 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4862 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4862 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4863 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4863 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4863 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4864 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4864 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4864 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4865 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4865 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4865 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4866 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4866 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4866 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4867 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4867 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4867 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4868 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4868 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4868 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4869 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4869 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4869 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  593 channels.self[44]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  593 channels.self[44]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  593 channels.self[44]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  938 channels.self[45]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 11 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  938 channels.self[45]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  938 channels.self[45]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  942 channels.self[46]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 12 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  942 channels.self[46]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  942 channels.self[46]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  949 channels.self[47]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  949 channels.self[47]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  949 channels.self[47]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  953 channels.self[48]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  953 channels.self[48]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  953 channels.self[48]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4870 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4870 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4870 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4871 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4871 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4871 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4872 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4872 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4872 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4873 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4873 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4873 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4874 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4874 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4874 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4875 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4875 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4875 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4876 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4876 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4876 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4877 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4877 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4877 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4878 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4878 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4878 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4879 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4879 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4879 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4880 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4880 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4880 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4881 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4881 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4881 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4882 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4882 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4882 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4883 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4883 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4883 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4884 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4884 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4884 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4885 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4885 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4885 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4886 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4886 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4886 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4887 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4887 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4887 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4888 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4888 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4888 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4889 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4889 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4889 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4890 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4890 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4890 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4891 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4891 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4891 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4892 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4892 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4892 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4893 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4893 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4893 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4894 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4894 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4894 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4895 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4895 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4895 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4896 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4896 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4896 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4897 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4897 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4897 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4898 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4898 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4898 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4899 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4899 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4899 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4900 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4900 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4900 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4901 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4901 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4901 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4902 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4902 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4902 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4903 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4903 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4903 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4904 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4904 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4904 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4905 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4905 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4905 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1789 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1795 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1795 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1795 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1801 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1801 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1801 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1807 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1807 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1807 channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4908 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4908 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4908 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4911 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4911 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4911 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1472 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1472 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1472 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1482 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1482 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1482 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1492 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1492 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1492 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1502 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1502 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1502 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2036 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2036 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2036 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2052 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2052 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2052 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2068 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2068 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2068 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2084 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2084 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2084 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4916 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4916 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4916 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4917 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4917 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4917 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4918 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4918 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4918 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4919 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4919 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4919 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4920 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4920 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4920 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4921 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4921 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4921 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4922 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4922 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4922 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4923 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4923 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4923 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1473 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1473 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1473 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1483 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1483 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1483 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1493 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1493 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1493 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1503 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1503 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1503 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2037 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2037 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2037 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2053 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2053 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2053 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2069 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2069 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2069 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2085 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2085 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2085 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4924 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4924 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4924 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4925 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4925 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4925 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4926 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4926 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4926 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4927 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4927 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4927 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4928 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4928 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4928 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4929 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4929 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4929 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4930 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4930 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4930 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4931 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4931 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4931 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1468 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1468 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1468 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1478 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1478 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1478 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1488 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1488 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1488 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1498 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1498 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1498 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2032 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2032 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2032 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2048 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2048 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2048 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2064 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2064 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2064 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2080 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2080 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2080 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1870 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1870 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1870 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1876 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1876 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1876 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1882 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1882 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1882 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1888 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1888 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1888 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1894 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1894 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1894 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1900 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1900 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1900 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1906 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1912 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1918 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1918 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1918 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4932 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4932 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4932 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4933 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4933 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4933 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4934 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4934 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4934 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4935 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4935 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4935 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4936 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4936 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4936 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4937 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4937 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4937 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4938 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4938 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4938 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4939 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4939 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4939 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4940 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4940 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4940 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4941 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4941 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4941 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4942 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4942 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4942 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4943 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4943 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4943 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4944 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4944 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4944 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4945 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4945 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4945 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4946 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4946 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4946 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4947 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4947 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4947 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4948 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4948 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4948 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4949 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4949 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4949 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4950 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4950 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4950 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4951 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4951 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4951 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4952 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4952 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4952 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4953 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4953 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4953 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4954 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4954 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4954 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4955 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4955 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4955 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4956 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4956 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4956 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4957 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4957 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4957 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4958 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4958 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4958 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4959 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4959 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4959 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4960 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4960 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4960 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4961 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4961 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4961 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4962 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4962 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4962 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4963 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4963 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4963 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4964 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4964 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4964 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4965 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4965 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4965 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4966 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4966 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4966 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4967 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4967 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4967 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4968 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4968 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4968 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4969 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4969 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4969 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4970 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4970 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4970 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4971 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4971 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4971 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4972 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4972 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4972 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4973 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4973 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4973 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4974 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4974 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4974 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4975 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4975 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4975 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4976 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4976 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4976 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4977 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4977 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4977 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4978 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4978 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4978 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4979 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4979 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4979 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4980 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4980 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4980 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4981 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4981 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4981 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4982 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4982 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4982 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4983 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4983 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4983 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4984 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4984 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4984 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4985 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4985 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4985 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4986 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4986 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4986 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4987 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4987 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4987 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4988 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4988 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4988 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4989 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4989 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4989 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4990 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4990 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4990 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4991 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4991 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4991 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4992 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4992 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4992 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4993 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4993 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4993 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4994 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4994 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4994 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4995 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4995 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4995 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4996 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4996 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4996 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4997 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4997 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4997 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4998 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4998 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4998 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4999 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4999 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4999 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5000 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5000 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5000 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5001 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5001 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5001 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5002 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5002 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5002 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5003 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5003 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5003 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5004 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5004 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5004 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5005 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5005 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5005 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5006 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5006 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5006 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5007 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5007 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5007 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5008 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5008 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5008 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5009 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5009 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5009 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5010 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5010 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5010 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5011 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5011 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5011 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5012 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5012 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5012 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5013 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5013 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5013 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5014 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5014 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5014 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5015 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5015 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5015 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5016 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5016 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5016 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5017 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5017 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5017 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5018 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5018 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5018 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5019 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5019 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5019 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5020 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5020 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5020 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5021 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5021 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5021 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5022 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5022 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5022 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5023 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5023 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5023 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5024 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5024 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5024 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5026 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5026 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5026 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5027 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5027 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5027 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5029 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5029 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5029 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5030 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5030 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5030 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5031 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5031 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5031 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5032 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5032 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5032 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5034 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5034 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5034 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5035 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5035 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5035 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5036 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5036 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5036 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5038 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5038 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5038 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5039 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5039 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5039 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5040 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5040 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5040 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5042 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5042 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5042 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5043 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5043 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5043 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5044 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5044 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5044 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5046 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5046 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5046 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5047 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5047 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5047 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5048 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5048 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5048 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5050 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5050 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5050 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5051 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5051 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5051 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5052 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5052 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5052 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5054 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5054 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5054 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5055 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5055 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5055 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5056 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5056 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5056 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5057 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5057 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5057 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5058 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5058 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5058 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5059 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5059 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5059 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5060 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5060 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5060 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5061 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5061 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5061 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5062 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5062 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5062 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5063 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5063 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5063 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5064 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5064 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5064 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5065 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5065 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5065 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5066 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5066 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5066 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1871 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1871 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1871 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1877 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1877 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1877 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1883 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1883 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1883 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1889 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1889 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1889 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1895 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1895 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1895 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1901 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1901 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1901 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1907 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1913 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1919 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1919 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1919 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5067 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5067 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5067 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5068 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5068 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5068 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5069 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5069 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5069 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5070 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5070 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5070 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5071 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5071 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5071 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5072 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5072 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5072 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5073 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5073 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5073 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5074 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5074 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5074 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5075 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5075 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5075 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5076 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5076 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5076 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5077 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5077 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5077 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5078 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5078 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5078 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5079 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5079 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5079 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5080 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5080 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5080 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5081 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5081 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5081 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5082 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5082 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5082 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5083 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5083 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5083 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5084 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5084 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5084 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5085 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5085 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5085 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5086 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5086 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5086 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5087 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5087 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5087 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5088 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5088 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5088 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5089 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5089 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5089 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5090 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5090 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5090 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5091 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5091 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5091 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5092 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5092 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5092 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5093 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5093 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5093 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5094 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5094 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5094 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5095 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5095 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5095 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5096 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5096 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5096 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5097 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5097 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5097 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5098 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5098 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5098 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5099 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5099 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5099 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5100 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5100 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5100 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5101 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5101 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5101 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5102 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5102 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5102 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5103 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5103 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5103 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5104 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5104 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5104 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5105 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5105 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5105 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5106 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5106 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5106 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5107 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5107 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5107 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5108 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5108 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5108 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5109 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5109 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5109 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5110 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5110 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5110 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5111 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5111 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5111 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5112 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5112 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5112 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5113 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5113 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5113 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5114 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5114 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5114 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5115 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5115 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5115 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5116 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5116 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5116 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5117 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5117 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5117 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5118 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5118 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5118 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5119 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5119 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5119 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5120 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5120 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5120 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5121 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5121 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5121 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5122 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5122 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5122 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5123 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5123 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5123 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5124 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5124 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5124 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5125 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5125 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5125 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5126 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5126 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5126 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5127 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5127 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5127 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5128 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5128 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5128 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5129 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5129 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5129 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5130 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5130 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5130 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5131 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5131 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5131 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5132 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5132 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5132 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5133 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5133 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5133 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5134 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5134 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5134 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5135 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5135 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5135 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5136 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5136 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5136 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5137 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5137 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5137 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5138 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5138 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5138 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5139 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5139 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5139 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5148 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5148 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5148 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5149 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5149 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5149 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5150 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5150 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5150 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5151 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5151 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5151 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5152 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5152 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5152 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5153 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5153 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5153 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5154 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5154 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5154 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5155 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5155 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5155 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5156 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5156 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5156 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5157 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5157 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5157 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5158 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5158 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5158 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5159 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5159 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5159 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5160 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5160 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5160 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5161 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5161 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5161 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5162 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5162 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5162 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5163 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5163 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5163 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5164 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5164 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5164 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5165 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5165 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5165 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5166 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5166 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5166 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5167 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5167 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5167 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5168 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5168 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5168 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5169 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5169 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5169 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5170 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5170 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5170 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5171 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5171 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5171 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5172 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5172 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5172 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5173 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5173 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5173 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5174 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5174 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5174 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5175 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5175 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5175 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2323 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2323 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2323 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5176 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5176 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5176 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5177 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5177 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5177 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5178 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5178 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5178 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5179 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5179 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5179 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5180 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5180 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5180 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5181 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5181 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5181 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5182 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5182 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5182 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1873 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1873 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1873 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1879 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1879 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1879 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1885 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1885 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1885 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1891 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1891 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1891 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1897 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1897 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1897 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1903 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1903 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1903 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1909 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1915 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1921 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1921 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1921 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5183 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5183 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5183 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5184 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5184 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5184 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5185 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5185 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5185 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5186 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5186 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5186 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5187 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5187 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5187 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5188 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5188 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5188 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5189 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5189 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5189 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5190 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5190 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5190 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5191 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5191 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5191 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5192 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5192 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5192 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5193 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5193 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5193 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5194 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5194 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5194 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5195 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5195 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5195 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5196 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5196 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5196 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5197 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5197 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5197 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5198 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5198 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5198 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5199 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5199 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5199 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5200 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5200 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5200 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5201 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5201 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5201 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5202 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5202 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5202 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5203 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5203 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5203 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5204 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5204 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5204 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5205 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5205 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5205 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5206 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5206 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5206 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5207 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5207 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5207 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5208 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5208 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5208 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5209 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5209 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5209 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5210 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5210 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5210 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5211 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5211 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5211 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5212 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5212 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5212 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5213 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5213 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5213 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5214 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5214 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5214 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5215 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5215 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5215 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5216 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5216 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5216 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5217 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5217 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5217 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5218 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5218 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5218 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5219 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5219 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5219 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5220 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5220 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5220 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5221 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5221 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5221 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5222 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5222 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5222 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5223 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5223 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5223 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5224 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5224 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5224 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5225 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5225 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5225 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5226 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5226 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5226 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5227 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5227 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5227 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5228 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5228 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5228 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5229 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5229 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5229 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5230 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5230 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5230 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5231 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5231 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5231 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5232 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5232 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5232 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5233 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5233 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5233 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5234 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5234 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5234 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5235 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5235 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5235 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5236 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5236 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5236 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5237 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5237 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5237 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5238 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5238 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5238 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5239 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5239 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5239 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5240 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5240 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5240 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5241 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5241 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5241 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5242 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5242 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5242 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5243 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5243 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5243 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5244 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5244 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5244 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5245 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5245 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5245 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5246 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5246 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5246 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5247 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5247 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5247 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5248 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5248 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5248 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5249 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5249 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5249 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5250 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5250 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5250 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5251 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5251 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5251 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5252 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5252 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5252 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5253 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5253 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5253 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5254 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5254 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5254 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5255 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5255 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5255 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5256 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5256 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5256 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5257 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5257 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5257 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5258 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5258 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5258 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5259 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5259 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5259 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5260 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5260 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5260 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5261 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5261 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5261 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5262 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5262 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5262 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5263 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5263 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5263 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5264 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5264 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5264 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5265 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5265 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5265 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5266 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5266 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5266 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5267 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5267 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5267 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5268 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5268 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5268 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5269 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5269 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5269 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5270 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5270 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5270 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5271 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5271 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5271 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5272 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5272 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5272 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5273 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5273 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5273 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5274 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5274 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5274 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5275 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5275 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5275 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5276 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5276 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5276 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5277 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5277 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5277 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5278 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5278 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5278 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5279 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5279 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5279 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5280 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5280 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5280 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5281 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5281 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5281 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5282 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5282 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5282 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5283 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5283 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5283 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5284 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5284 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5284 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5285 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5285 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5285 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5286 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5286 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5286 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5287 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5287 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5287 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5288 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5288 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5288 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5289 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5289 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5289 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5290 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5290 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5290 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1364 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1364 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1364 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1354 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1354 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1354 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1344 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1344 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1344 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5291 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5291 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5291 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5292 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5292 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5292 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5293 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5293 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5293 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5294 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5294 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5294 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5295 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5295 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5295 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5296 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5296 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5296 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5297 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5297 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5297 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5298 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5298 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5298 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5299 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5299 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5299 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5300 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5300 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5300 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5301 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5301 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5301 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5302 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5302 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5302 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5303 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5303 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5303 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5304 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5304 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5304 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5305 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5305 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5305 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5306 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5306 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5306 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5307 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5307 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5307 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5308 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5308 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5308 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5309 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5309 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5309 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5310 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5310 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5310 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5311 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5311 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5311 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5312 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5312 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5312 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5313 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5313 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5313 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5314 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5314 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5314 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5315 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5315 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5315 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5316 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5316 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5316 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5317 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5317 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5317 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1874 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1874 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1874 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1880 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1880 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1880 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1886 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1886 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1886 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1892 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1892 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1892 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1898 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1898 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1898 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1904 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1904 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1904 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1910 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1916 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1916 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1916 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1922 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1922 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1922 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17][8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5318 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5318 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5318 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5319 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5319 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5319 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5320 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5320 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5320 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5321 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5321 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5321 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5322 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5322 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5322 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5323 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5323 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5323 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5324 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5324 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5324 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5325 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5325 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5325 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1387 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1387 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1387 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5326 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5326 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5326 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5327 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5327 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5327 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5328 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5328 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5328 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5329 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5329 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5329 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5330 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5330 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5330 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5331 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5331 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5331 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5332 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5332 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5332 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5333 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5333 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5333 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5334 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5334 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5334 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5335 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5335 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5335 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5336 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5336 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5336 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5337 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5337 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5337 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5338 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5338 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5338 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5339 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5339 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5339 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5340 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5340 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5340 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5341 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5341 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5341 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5342 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5342 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5342 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5343 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5343 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5343 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5344 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5344 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5344 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5345 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5345 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5345 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5346 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5346 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5346 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5347 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5347 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5347 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5348 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5348 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5348 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5349 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5349 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5349 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5350 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5350 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5350 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5351 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5351 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5351 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5352 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5352 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5352 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5353 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5353 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5353 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5354 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5354 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5354 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5355 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5355 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5355 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5356 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5356 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5356 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5357 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5357 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5357 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5358 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5358 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5358 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5359 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5359 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5359 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5360 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5360 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5360 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5361 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5361 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5361 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5362 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5362 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5362 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5363 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5363 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5363 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5364 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5364 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5364 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5365 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5365 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5365 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5366 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5366 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5366 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5367 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5367 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5367 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5368 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5368 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5368 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5369 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5369 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5369 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5370 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5370 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5370 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5371 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5371 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5371 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5372 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5372 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5372 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5373 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5373 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5373 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5374 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5374 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5374 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5375 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5375 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5375 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5376 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5376 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5376 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5377 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5377 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5377 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5378 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5378 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5378 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5379 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5379 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5379 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5380 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5380 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5380 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5381 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5381 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5381 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5382 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5382 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5382 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5383 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5383 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5383 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5384 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5384 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5384 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5385 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5385 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5385 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5386 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5386 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5386 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5387 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5387 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5387 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5388 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5388 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5388 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5389 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5389 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5389 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5390 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5390 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5390 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5391 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5391 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5391 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5392 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5392 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5392 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5393 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5393 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5393 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5394 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5394 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5394 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5395 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5395 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5395 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5396 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5396 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5396 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5397 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5398 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5398 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5398 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5399 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5399 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5399 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5400 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5400 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5400 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5401 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5401 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5401 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5402 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5402 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5402 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5403 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5403 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5403 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5404 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5404 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5404 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5405 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5405 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5405 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5406 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5406 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5406 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5407 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5409 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5409 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5409 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5410 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5410 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5410 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5411 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5411 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5411 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5412 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5412 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5412 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5413 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5413 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5413 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5414 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5414 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5414 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5415 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5415 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5415 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5416 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5416 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5416 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5417 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5419 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5419 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5419 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5420 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5420 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5420 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5421 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5421 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5421 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5422 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5422 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5422 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5423 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5423 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5423 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5424 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5424 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5424 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5425 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5425 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5425 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5426 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5426 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5426 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5427 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5429 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5429 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5429 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5430 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5430 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5430 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5431 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5431 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5431 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5432 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5432 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5432 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5433 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5433 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5433 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5434 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5434 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5434 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5435 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5435 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5435 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5436 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5436 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5436 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5437 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5439 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5439 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5439 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5440 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5440 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5440 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5441 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5441 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5441 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5442 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5442 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5442 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5443 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5443 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5443 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5444 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5444 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5444 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5445 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5445 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5445 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5446 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5446 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5446 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5447 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5449 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5449 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5449 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5450 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5450 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5450 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5451 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5451 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5451 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5452 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5452 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5452 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5453 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5453 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5453 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5454 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5454 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5454 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5455 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5455 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5455 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5456 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5456 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5456 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5457 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5459 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5459 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5459 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5460 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5460 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5460 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5461 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5461 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5461 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5462 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5462 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5462 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5463 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5463 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5463 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5464 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5464 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5464 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5465 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5465 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5465 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5466 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5466 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5466 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5467 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5467 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5467 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5468 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5468 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5468 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5469 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5469 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5469 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5470 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5470 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5470 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5471 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5471 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5471 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5472 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5472 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5472 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5473 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5473 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5473 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5474 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5474 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5474 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5475 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5475 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5475 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5476 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5476 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5476 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5477 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5477 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5477 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5478 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5478 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5478 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5479 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5479 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5479 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5480 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5480 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5480 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5481 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5481 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5481 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5482 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5482 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5482 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5483 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5483 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5483 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5484 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5484 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5484 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5485 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5485 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5485 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1388 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1388 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1388 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1398 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1398 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1398 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1408 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1418 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1428 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1438 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1448 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1458 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5486 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5486 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5486 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5487 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5487 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5487 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5488 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5488 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5488 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5489 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5489 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5489 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5490 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5490 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5490 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5491 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5491 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5491 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5492 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5492 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5492 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5493 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5493 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5493 channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5494 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5494 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5494 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5495 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5495 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5495 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5496 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5496 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5496 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5497 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5497 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5497 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5498 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5498 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5498 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5499 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5499 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5499 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5500 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5500 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5500 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5501 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5501 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5501 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5502 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5502 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5502 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5503 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5503 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5503 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5504 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5504 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5504 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5505 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5505 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5505 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5506 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5506 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5506 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5507 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5507 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5507 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1392 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1392 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1392 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1402 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1402 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1402 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1412 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1412 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1412 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1422 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1422 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1422 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1432 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1432 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1432 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1442 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1442 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1442 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1452 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1452 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1452 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1462 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1462 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1462 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5508 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5508 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5508 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5509 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5509 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5509 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5510 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5510 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5510 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5511 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5511 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5511 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5512 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5512 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5512 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5513 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5513 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5513 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5514 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5514 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5514 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5515 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5515 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5515 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5516 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5516 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5516 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5517 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5517 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5517 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5518 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5518 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5518 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5519 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5519 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5519 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5520 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5520 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5520 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5521 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5521 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5521 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5522 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5522 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5522 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5523 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5523 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5523 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5524 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5524 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5524 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5525 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5525 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5525 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5526 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5526 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5526 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5527 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5527 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5527 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5528 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5528 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5528 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5529 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5529 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5529 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5530 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5530 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5530 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5531 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5531 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5531 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5532 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5532 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5532 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5533 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5533 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5533 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5534 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5534 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5534 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5535 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5535 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5535 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5536 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5536 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5536 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5537 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5537 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5537 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5538 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5538 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5538 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5539 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5539 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5539 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5540 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5540 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5540 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5541 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5541 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5541 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5542 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5542 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5542 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5543 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5543 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5543 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5544 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5544 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5544 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5545 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5545 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5545 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5546 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5546 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5546 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5547 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5547 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5547 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5548 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5548 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5548 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5549 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5549 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5549 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5550 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5550 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5550 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5551 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5551 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5551 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5552 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5552 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5552 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5553 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5553 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5553 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5554 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5554 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5554 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5555 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5555 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5555 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5556 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5556 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5556 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5557 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5557 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5557 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5558 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5558 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5558 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5559 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5559 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5559 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5560 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5560 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5560 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5561 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5561 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5561 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5562 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5562 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5562 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5563 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5563 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5563 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5564 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5564 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5564 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5565 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5565 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5565 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5566 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5566 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5566 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5567 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5567 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5567 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5568 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5568 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5568 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5569 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5569 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5569 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5570 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5570 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5570 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5571 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5571 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5571 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5572 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5572 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5572 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5573 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5573 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5573 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5574 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5574 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5574 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5575 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5575 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5575 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5576 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5576 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5576 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5577 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5577 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5577 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5578 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5578 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5578 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5579 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5579 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5579 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5580 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5580 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5580 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5581 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5581 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5581 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5582 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5582 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5582 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5583 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5583 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5583 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5584 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5584 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5584 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5585 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5585 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5585 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5586 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5586 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5586 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5587 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5587 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5587 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5588 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5588 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5588 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5589 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5589 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5589 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5590 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5590 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5590 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5591 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5591 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5591 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5592 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5592 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5592 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5593 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5593 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5593 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5594 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5594 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5594 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5595 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5595 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5595 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5596 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5596 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5596 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5597 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5597 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5597 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5598 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5598 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5598 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5599 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5599 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5599 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5600 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5600 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5600 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5601 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5601 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5601 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5602 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5602 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5602 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5603 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5603 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5603 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5604 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5604 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5604 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5605 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5605 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5605 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5606 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5606 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5606 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5607 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5607 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5607 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5608 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5608 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5608 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5609 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5609 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5609 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5610 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5610 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5610 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5611 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5611 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5611 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5612 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5612 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5612 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5613 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5613 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5613 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5614 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5614 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5614 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5615 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5615 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5615 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5616 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5616 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5616 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5617 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5617 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5617 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5618 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5618 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5618 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5619 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5619 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5619 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5620 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5620 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5620 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5621 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5621 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5621 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5622 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5622 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5622 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5623 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5623 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5623 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5624 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5624 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5624 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5625 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5625 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5625 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5626 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5626 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5626 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5627 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5627 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5627 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5628 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5628 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5628 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5629 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5629 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5629 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5630 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5630 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5630 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5631 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5631 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5631 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5632 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5632 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5632 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5633 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5633 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5633 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5634 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5634 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5634 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5635 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5635 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5635 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5636 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5636 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5636 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5637 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5637 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5637 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5638 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5638 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5638 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5639 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5639 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5639 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5640 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5640 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5640 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5641 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5641 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5641 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5642 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5642 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5642 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5643 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5643 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5643 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5644 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5644 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5644 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5645 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5645 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5645 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5646 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5646 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5646 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5647 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5647 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5647 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5648 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5648 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5648 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5649 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5649 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5649 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5650 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5650 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5650 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5651 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5651 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5651 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1393 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1393 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1393 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1403 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1403 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1403 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1413 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1413 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1413 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1423 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1423 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1423 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1433 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1433 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1433 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1443 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1443 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1443 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1453 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1453 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1453 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1463 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1463 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1463 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5652 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5652 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5652 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5653 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5653 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5653 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5654 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5654 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5654 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5655 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5655 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5655 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5656 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5656 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5656 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5657 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5657 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5657 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5658 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5658 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5658 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5659 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5659 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5659 channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5660 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5660 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5660 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5661 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5661 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5661 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5662 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5662 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5662 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5663 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5663 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5663 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5664 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5664 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5664 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5665 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5665 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5665 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5666 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5666 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5666 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5667 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5667 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5667 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5668 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5668 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5668 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5669 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5669 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5669 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5670 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5670 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5670 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5671 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5671 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5671 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5672 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5672 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5672 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5673 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5673 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5673 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5674 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5674 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5674 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5675 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5675 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5675 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5676 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5676 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5676 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5677 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5677 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5677 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5678 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5678 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5678 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5679 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5679 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5679 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5680 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5680 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5680 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5681 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5681 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5681 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5682 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5682 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5682 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5683 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5683 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5683 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5684 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5684 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5684 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5685 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5685 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5685 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5686 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5686 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5686 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5687 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5687 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5687 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5688 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5688 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5688 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5689 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5689 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5689 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5690 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5690 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5690 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5691 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5691 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5691 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5692 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5692 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5692 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5693 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5693 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5693 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5694 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5694 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5694 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5695 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5695 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5695 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5696 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5696 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5696 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5697 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5697 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5697 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5698 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5698 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5698 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5699 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5699 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5699 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5700 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5700 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5700 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5701 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5701 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5701 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5702 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5702 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5702 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5703 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5703 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5703 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5704 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5704 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5704 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5705 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5705 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5705 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5706 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5706 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5706 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5707 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5707 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5707 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5708 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5708 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5708 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5709 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5709 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5709 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5710 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5710 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5710 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5711 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5711 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5711 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5712 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5712 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5712 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5713 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5713 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5713 channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5714 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5714 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5714 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5715 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5715 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5715 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5716 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5716 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5716 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5717 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5717 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5717 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5718 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5718 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5718 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5719 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5719 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5719 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5720 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5720 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5720 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5721 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5721 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5721 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5722 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5722 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5722 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5723 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5723 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5723 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5724 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5724 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5724 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5725 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5725 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5725 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5726 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5726 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5726 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5727 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5727 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5727 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5728 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5728 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5728 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5729 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5729 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5729 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5730 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5730 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5730 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5731 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5731 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5731 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5732 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5732 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5732 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5733 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5733 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5733 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5734 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5734 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5734 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5735 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5735 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5735 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5736 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5736 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5736 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5737 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5737 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5737 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5738 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5738 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5738 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5739 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5739 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5739 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5740 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5740 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5740 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5741 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5741 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5741 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5742 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5742 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5742 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5743 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5743 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5743 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5744 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5744 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5744 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5745 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5745 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5745 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5746 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5746 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5746 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5747 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5747 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5747 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5748 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5748 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5748 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5749 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5749 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5749 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5750 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5750 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5750 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5751 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5751 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5751 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5752 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5752 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5752 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5753 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5753 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5753 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5754 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5754 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5754 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5755 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5755 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5755 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5756 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5756 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5756 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5757 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5757 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5757 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5758 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5758 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5758 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5759 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5759 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5759 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5760 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5760 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5760 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5761 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5761 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5761 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5762 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5762 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5762 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5763 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5763 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5763 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5764 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5764 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5764 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5765 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5765 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5765 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5766 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5766 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5766 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5767 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5767 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5767 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5768 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5768 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5768 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5769 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5769 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5769 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5770 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5770 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5770 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5771 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5771 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5771 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5772 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5772 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5772 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5773 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5773 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5773 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5774 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5774 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5774 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5775 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5775 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5775 channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5776 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5776 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5776 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5777 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5777 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5777 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5778 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5778 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5778 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5779 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5779 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5779 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5780 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5780 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5780 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5781 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5781 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5781 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5782 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5782 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5782 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5783 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5783 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5783 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5784 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5784 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5784 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5785 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5785 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5785 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5786 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5786 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5786 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5787 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5787 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5787 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5788 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5788 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5788 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5789 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5789 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5789 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5790 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5790 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5790 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5791 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5791 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5791 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5792 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5792 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5792 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5793 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5793 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5793 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5795 channels.dac_prep.sample_opl3_r_p1[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5795 channels.dac_prep.sample_opl3_r_p1[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5795 channels.dac_prep.sample_opl3_r_p1[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5797 channels.dac_prep.sample_opl3_r_p1[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5797 channels.dac_prep.sample_opl3_r_p1[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5797 channels.dac_prep.sample_opl3_r_p1[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5799 channels.dac_prep.sample_opl3_r_p1[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5799 channels.dac_prep.sample_opl3_r_p1[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5799 channels.dac_prep.sample_opl3_r_p1[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5801 channels.dac_prep.sample_opl3_r_p1[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5801 channels.dac_prep.sample_opl3_r_p1[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5801 channels.dac_prep.sample_opl3_r_p1[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5803 channels.dac_prep.sample_opl3_r_p1[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5803 channels.dac_prep.sample_opl3_r_p1[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5803 channels.dac_prep.sample_opl3_r_p1[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5805 channels.dac_prep.sample_opl3_r_p1[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5805 channels.dac_prep.sample_opl3_r_p1[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5805 channels.dac_prep.sample_opl3_r_p1[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5807 channels.dac_prep.sample_opl3_r_p1[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5807 channels.dac_prep.sample_opl3_r_p1[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5807 channels.dac_prep.sample_opl3_r_p1[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5809 channels.dac_prep.sample_opl3_r_p1[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5809 channels.dac_prep.sample_opl3_r_p1[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5809 channels.dac_prep.sample_opl3_r_p1[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5811 channels.dac_prep.sample_opl3_r_p1[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5811 channels.dac_prep.sample_opl3_r_p1[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5811 channels.dac_prep.sample_opl3_r_p1[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5813 channels.dac_prep.sample_opl3_r_p1[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5813 channels.dac_prep.sample_opl3_r_p1[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5813 channels.dac_prep.sample_opl3_r_p1[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5815 channels.dac_prep.sample_opl3_r_p1[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5815 channels.dac_prep.sample_opl3_r_p1[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5815 channels.dac_prep.sample_opl3_r_p1[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5817 channels.dac_prep.sample_opl3_r_p1[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5817 channels.dac_prep.sample_opl3_r_p1[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5817 channels.dac_prep.sample_opl3_r_p1[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5819 channels.dac_prep.sample_opl3_r_p1[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5819 channels.dac_prep.sample_opl3_r_p1[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5819 channels.dac_prep.sample_opl3_r_p1[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5821 channels.dac_prep.sample_opl3_r_p1[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5821 channels.dac_prep.sample_opl3_r_p1[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5821 channels.dac_prep.sample_opl3_r_p1[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5823 channels.dac_prep.sample_opl3_r_p1[20]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5823 channels.dac_prep.sample_opl3_r_p1[20]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5823 channels.dac_prep.sample_opl3_r_p1[20]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5825 channels.dac_prep.sample_opl3_r_p1[23]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5825 channels.dac_prep.sample_opl3_r_p1[23]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5825 channels.dac_prep.sample_opl3_r_p1[23]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5827 channels.dac_prep.sample_valid:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5827 channels.dac_prep.sample_valid:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5827 channels.dac_prep.sample_valid:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  620 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  620 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  620 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5828 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5828 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5828 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5829 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5829 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5829 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5830 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5830 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5830 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5831 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5831 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5831 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5832 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5832 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5832 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5833 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5833 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5833 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5834 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5834 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5834 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5835 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5835 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5835 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2402 channels.control_operators.connection_sel_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2402 channels.control_operators.connection_sel_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2402 channels.control_operators.connection_sel_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2398 channels.control_operators.connection_sel_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2398 channels.control_operators.connection_sel_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2398 channels.control_operators.connection_sel_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2405 channels.control_operators.connection_sel_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2405 channels.control_operators.connection_sel_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2405 channels.control_operators.connection_sel_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2401 channels.control_operators.connection_sel_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2401 channels.control_operators.connection_sel_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2401 channels.control_operators.connection_sel_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2399 channels.control_operators.connection_sel_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2399 channels.control_operators.connection_sel_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2399 channels.control_operators.connection_sel_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2406 channels.control_operators.connection_sel_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2406 channels.control_operators.connection_sel_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2406 channels.control_operators.connection_sel_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5836 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5836 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5836 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5837 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5837 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5837 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5838 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5838 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5838 channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2409 channels.control_operators.ryt_p1:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2409 channels.control_operators.ryt_p1:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2409 channels.control_operators.ryt_p1:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  568 channels.control_operators.delay_counter:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  568 channels.control_operators.delay_counter:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  568 channels.control_operators.delay_counter:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1827 channels.control_operators.operator.sd:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1827 channels.control_operators.operator.sd:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1827 channels.control_operators.operator.sd:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1834 channels.control_operators.operator.tc:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1834 channels.control_operators.operator.tc:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1834 channels.control_operators.operator.tc:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5839 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5839 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5839 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5840 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5840 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5840 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5841 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5841 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5841 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5842 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5842 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5842 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5843 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5843 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5843 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5844 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5844 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5844 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5845 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5845 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5845 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5846 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5846 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5846 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2440 channels.control_operators.operator.feedback_mem.wea:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2440 channels.control_operators.operator.feedback_mem.wea:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2440 channels.control_operators.operator.feedback_mem.wea:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5848 channels.control_operators.operator.phase_generator.phase_acc_mem.wea:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5848 channels.control_operators.operator.phase_generator.phase_acc_mem.wea:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5848 channels.control_operators.operator.phase_generator.phase_acc_mem.wea:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5849 channels.control_operators.op_sample_clk_en_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5849 channels.control_operators.op_sample_clk_en_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5849 channels.control_operators.op_sample_clk_en_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5847 channels.control_operators.op_sample_clk_en_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5847 channels.control_operators.op_sample_clk_en_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5847 channels.control_operators.op_sample_clk_en_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2441 channels.control_operators.operator.feedback_mem.banka:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2441 channels.control_operators.operator.feedback_mem.banka:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2441 channels.control_operators.operator.feedback_mem.banka:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2449 channels.control_operators.op_num_p[29]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2449 channels.control_operators.op_num_p[29]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2449 channels.control_operators.op_num_p[29]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1821 channels.control_operators.operator.tom:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1821 channels.control_operators.operator.tom:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1821 channels.control_operators.operator.tom:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1832 channels.control_operators.bd:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1832 channels.control_operators.bd:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1832 channels.control_operators.bd:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  398 channels.control_operators.nts:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  398 channels.control_operators.nts:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  398 channels.control_operators.nts:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5852 channels.control_operators.dam:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5852 channels.control_operators.dam:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5852 channels.control_operators.dam:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2404 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2404 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2404 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4020 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4020 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4020 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  346 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  346 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  346 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  342 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  342 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  342 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  341 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  341 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  341 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4011 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4011 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4011 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4014 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4014 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4014 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4017 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 84 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4017 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4017 channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2411 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2411 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2411 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  107 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  107 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  107 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  102 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  102 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  102 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  105 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  105 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  105 channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5855 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5855 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5855 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5856 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5856 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5856 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5857 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5857 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5857 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5858 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5858 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5858 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5859 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5859 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5859 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5860 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5860 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5860 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5861 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5861 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5861 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5862 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5862 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5862 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  298 channels.control_operators.ops_done_pulse:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  298 channels.control_operators.ops_done_pulse:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  298 channels.control_operators.ops_done_pulse:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  716 channels.control_operators.ryt:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  716 channels.control_operators.ryt:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  716 channels.control_operators.ryt:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  572 channels.control_operators.state[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  572 channels.control_operators.state[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  572 channels.control_operators.state[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  573 channels.control_operators.state[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  573 channels.control_operators.state[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  573 channels.control_operators.state[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  574 channels.control_operators.state[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  574 channels.control_operators.state[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  574 channels.control_operators.state[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  575 channels.control_operators.state[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  575 channels.control_operators.state[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  575 channels.control_operators.state[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  576 channels.control_operators.state[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  576 channels.control_operators.state[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  576 channels.control_operators.state[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  577 channels.control_operators.state[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  577 channels.control_operators.state[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  577 channels.control_operators.state[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  214 channels.self[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 107 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 214 from 2 modinput clk
  tree 214 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 214 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 214 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 214 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 214 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 214 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 214 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 214 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 214 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 214 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 214 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 214 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 214 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 214 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 214 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 214 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 214 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 214 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 214 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 214 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 214 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 214 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 214 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 214 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 214 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 214 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 214 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 214 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 214 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 214 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 214 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 214 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 214 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 214 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 214 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 214 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 214 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 214 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 214 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 214 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 214 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 214 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 214 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 214 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 214 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 214 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 214 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 214 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 214 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 214 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 214 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 214 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 214 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 214 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 214 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 214 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 214 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 214 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 214 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 214 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 214 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 214 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 214 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 214 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 214 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 214 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 214 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 214 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 214 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 214 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 214 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 214 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 214 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 214 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 214 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 214 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 214 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 214 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 214 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 214 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 214 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 214 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 214 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 214 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 214 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 214 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 214 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 214 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 214 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 214 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 214 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 214 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 214 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 214 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 214 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 214 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 214 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 214 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 214 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 214 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 214 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 214 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 214 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 214 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 214 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 214 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 214 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  214 channels.self[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  214 channels.self[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  212 channels.self[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 110 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 212 from 2 modinput clk
  tree 212 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 212 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 212 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 212 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 212 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 212 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 212 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 212 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 212 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 212 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 212 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 212 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 212 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 212 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 212 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 212 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 212 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 212 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 212 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 212 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 212 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 212 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 212 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 212 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 212 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 212 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 212 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 212 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 212 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 212 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 212 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 212 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 212 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 212 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 212 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 212 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 212 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 212 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 212 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 212 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 212 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 212 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 212 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 212 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 212 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 212 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 212 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 212 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 212 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 212 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 212 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 212 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 212 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 212 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 212 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 212 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 212 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 212 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 212 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 212 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 212 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 212 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 212 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 212 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 212 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 212 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 212 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 212 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 212 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 212 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 212 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 212 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 212 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 212 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 212 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 212 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 212 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 212 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 212 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 212 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 212 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 212 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 212 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 212 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 212 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 212 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 212 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 212 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 212 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 212 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 212 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 212 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 212 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 212 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 212 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 212 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 212 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 212 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 212 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 212 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 212 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 212 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 212 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 212 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 212 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 212 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 212 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 212 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 212 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 212 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  212 channels.self[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  212 channels.self[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  210 channels.self[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 113 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 210 from 2 modinput clk
  tree 210 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 210 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 210 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 210 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 210 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 210 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 210 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 210 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 210 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 210 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 210 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 210 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 210 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 210 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 210 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 210 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 210 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 210 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 210 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 210 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 210 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 210 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 210 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 210 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 210 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 210 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 210 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 210 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 210 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 210 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 210 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 210 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 210 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 210 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 210 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 210 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 210 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 210 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 210 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 210 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 210 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 210 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 210 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 210 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 210 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 210 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 210 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 210 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 210 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 210 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 210 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 210 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 210 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 210 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 210 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 210 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 210 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 210 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 210 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 210 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 210 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 210 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 210 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 210 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 210 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 210 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 210 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 210 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 210 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 210 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 210 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 210 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 210 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 210 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 210 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 210 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 210 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 210 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 210 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 210 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 210 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 210 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 210 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 210 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 210 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 210 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 210 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 210 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 210 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 210 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 210 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 210 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 210 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 210 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 210 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 210 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 210 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 210 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 210 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 210 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 210 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 210 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 210 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 210 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 210 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 210 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 210 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 210 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 210 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 210 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 210 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 210 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 210 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  210 channels.self[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  210 channels.self[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  256 channels.self[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 116 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 256 from 2 modinput clk
  tree 256 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 256 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 256 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 256 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 256 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 256 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 256 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 256 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 256 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 256 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 256 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 256 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 256 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 256 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 256 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 256 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 256 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 256 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 256 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 256 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 256 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 256 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 256 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 256 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 256 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 256 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 256 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 256 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 256 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 256 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 256 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 256 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 256 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 256 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 256 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 256 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 256 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 256 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 256 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 256 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 256 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 256 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 256 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 256 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 256 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 256 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 256 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 256 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 256 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 256 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 256 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 256 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 256 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 256 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 256 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 256 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 256 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 256 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 256 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 256 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 256 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 256 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 256 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 256 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 256 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 256 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 256 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 256 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 256 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 256 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 256 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 256 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 256 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 256 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 256 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 256 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 256 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 256 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 256 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 256 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 256 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 256 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 256 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 256 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 256 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 256 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 256 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 256 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 256 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 256 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 256 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 256 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 256 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 256 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 256 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 256 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 256 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 256 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 256 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 256 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 256 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 256 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 256 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 256 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 256 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 256 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 256 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 256 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 256 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 256 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 256 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 256 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 256 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 256 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 256 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 256 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  256 channels.self[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  256 channels.self[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  258 channels.self[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 119 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 258 from 2 modinput clk
  tree 258 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 258 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 258 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 258 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 258 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 258 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 258 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 258 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 258 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 258 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 258 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 258 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 258 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 258 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 258 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 258 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 258 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 258 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 258 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 258 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 258 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 258 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 258 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 258 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 258 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 258 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 258 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 258 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 258 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 258 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 258 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 258 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 258 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 258 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 258 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 258 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 258 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 258 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 258 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 258 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 258 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 258 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 258 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 258 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 258 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 258 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 258 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 258 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 258 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 258 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 258 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 258 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 258 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 258 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 258 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 258 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 258 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 258 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 258 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 258 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 258 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 258 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 258 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 258 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 258 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 258 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 258 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 258 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 258 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 258 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 258 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 258 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 258 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 258 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 258 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 258 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 258 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 258 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 258 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 258 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 258 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 258 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 258 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 258 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 258 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 258 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 258 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 258 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 258 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 258 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 258 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 258 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 258 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 258 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 258 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 258 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 258 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 258 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 258 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 258 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 258 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 258 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 258 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 258 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 258 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 258 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 258 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 258 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 258 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 258 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 258 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 258 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 258 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 258 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 258 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 258 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 258 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 258 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 258 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  258 channels.self[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  258 channels.self[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  260 channels.self[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 122 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 260 from 2 modinput clk
  tree 260 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 260 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 260 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 260 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 260 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 260 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 260 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 260 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 260 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 260 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 260 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 260 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 260 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 260 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 260 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 260 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 260 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 260 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 260 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 260 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 260 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 260 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 260 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 260 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 260 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 260 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 260 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 260 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 260 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 260 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 260 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 260 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 260 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 260 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 260 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 260 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 260 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 260 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 260 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 260 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 260 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 260 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 260 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 260 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 260 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 260 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 260 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 260 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 260 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 260 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 260 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 260 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 260 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 260 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 260 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 260 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 260 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 260 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 260 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 260 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 260 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 260 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 260 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 260 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 260 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 260 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 260 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 260 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 260 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 260 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 260 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 260 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 260 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 260 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 260 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 260 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 260 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 260 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 260 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 260 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 260 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 260 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 260 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 260 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 260 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 260 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 260 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 260 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 260 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 260 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 260 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 260 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 260 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 260 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 260 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 260 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 260 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 260 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 260 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 260 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 260 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 260 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 260 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 260 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 260 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 260 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 260 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 260 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 260 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 260 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 260 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 260 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 260 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 260 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 260 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 260 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 260 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 260 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 260 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 260 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 260 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 260 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  260 channels.self[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  260 channels.self[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  325 channels.self[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 125 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 325 from 2 modinput clk
  tree 325 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 325 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 325 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 325 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 325 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 325 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 325 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 325 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 325 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 325 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 325 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 325 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 325 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 325 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 325 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 325 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 325 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 325 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 325 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 325 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 325 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 325 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 325 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 325 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 325 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 325 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 325 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 325 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 325 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 325 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 325 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 325 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 325 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 325 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 325 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 325 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 325 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 325 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 325 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 325 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 325 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 325 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 325 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 325 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 325 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 325 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 325 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 325 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 325 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 325 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 325 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 325 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 325 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 325 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 325 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 325 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 325 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 325 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 325 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 325 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 325 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 325 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 325 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 325 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 325 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 325 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 325 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 325 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 325 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 325 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 325 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 325 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 325 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 325 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 325 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 325 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 325 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 325 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 325 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 325 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 325 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 325 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 325 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 325 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 325 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 325 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 325 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 325 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 325 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 325 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 325 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 325 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 325 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 325 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 325 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 325 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 325 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 325 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 325 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 325 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 325 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 325 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 325 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 325 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 325 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 325 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 325 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 325 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 325 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 325 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 325 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 325 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 325 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 325 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 325 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 325 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 325 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 325 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 325 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 325 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 325 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 325 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 325 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 325 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 325 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  325 channels.self[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  325 channels.self[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  314 channels.self[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 128 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 314 from 2 modinput clk
  tree 314 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 314 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 314 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 314 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 314 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 314 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 314 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 314 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 314 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 314 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 314 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 314 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 314 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 314 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 314 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 314 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 314 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 314 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 314 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 314 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 314 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 314 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 314 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 314 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 314 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 314 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 314 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 314 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 314 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 314 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 314 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 314 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 314 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 314 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 314 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 314 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 314 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 314 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 314 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 314 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 314 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 314 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 314 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 314 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 314 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 314 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 314 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 314 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 314 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 314 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 314 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 314 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 314 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 314 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 314 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 314 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 314 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 314 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 314 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 314 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 314 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 314 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 314 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 314 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 314 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 314 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 314 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 314 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 314 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 314 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 314 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 314 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 314 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 314 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 314 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 314 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 314 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 314 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 314 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 314 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 314 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 314 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 314 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 314 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 314 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 314 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 314 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 314 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 314 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 314 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 314 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 314 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 314 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 314 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 314 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 314 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 314 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 314 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 314 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 314 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 314 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 314 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 314 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 314 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 314 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 314 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 314 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 314 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 314 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 314 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 314 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 314 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 314 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 314 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 314 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 314 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 314 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 314 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 314 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 314 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 314 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 314 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 314 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 314 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 314 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 314 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 314 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 314 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  314 channels.self[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  314 channels.self[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  126 channels.self[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 131 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 126 from 2 modinput clk
  tree 126 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 126 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 126 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 126 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 126 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 126 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 126 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 126 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 126 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 126 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 126 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 126 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 126 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 126 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 126 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 126 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 126 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 126 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 126 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 126 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 126 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 126 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 126 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 126 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 126 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 126 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 126 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 126 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 126 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 126 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 126 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 126 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 126 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 126 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 126 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 126 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 126 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 126 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 126 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 126 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 126 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 126 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 126 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 126 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 126 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 126 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 126 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 126 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 126 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 126 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 126 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 126 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 126 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 126 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 126 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 126 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 126 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 126 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 126 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 126 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 126 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 126 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 126 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 126 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 126 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 126 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 126 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 126 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 126 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 126 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 126 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 126 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 126 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 126 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 126 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 126 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 126 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 126 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 126 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 126 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 126 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 126 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 126 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 126 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 126 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 126 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 126 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 126 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 126 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 126 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 126 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 126 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 126 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 126 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 126 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 126 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 126 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 126 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 126 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 126 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 126 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 126 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 126 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 126 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 126 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 126 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 126 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 126 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 126 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 126 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 126 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 126 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 126 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 126 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 126 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 126 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 126 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 126 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 126 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 126 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 126 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 126 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 126 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 126 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 126 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 126 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 126 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 126 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 126 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 126 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 126 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  126 channels.self[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  126 channels.self[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  316 channels.self[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 134 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 316 from 2 modinput clk
  tree 316 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 316 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 316 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 316 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 316 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 316 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 316 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 316 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 316 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 316 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 316 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 316 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 316 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 316 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 316 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 316 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 316 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 316 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 316 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 316 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 316 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 316 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 316 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 316 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 316 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 316 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 316 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 316 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 316 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 316 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 316 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 316 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 316 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 316 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 316 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 316 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 316 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 316 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 316 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 316 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 316 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 316 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 316 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 316 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 316 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 316 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 316 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 316 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 316 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 316 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 316 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 316 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 316 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 316 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 316 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 316 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 316 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 316 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 316 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 316 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 316 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 316 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 316 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 316 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 316 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 316 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 316 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 316 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 316 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 316 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 316 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 316 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 316 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 316 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 316 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 316 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 316 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 316 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 316 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 316 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 316 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 316 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 316 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 316 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 316 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 316 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 316 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 316 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 316 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 316 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 316 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 316 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 316 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 316 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 316 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 316 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 316 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 316 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 316 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 316 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 316 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 316 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 316 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 316 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 316 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 316 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 316 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 316 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 316 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 316 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 316 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 316 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 316 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 316 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 316 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 316 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 316 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 316 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 316 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 316 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 316 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 316 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 316 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 316 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 316 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 316 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 316 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 316 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 316 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 316 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 316 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 316 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 316 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 316 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  316 channels.self[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  316 channels.self[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  767 channels.self[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 137 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 767 from 2 modinput clk
  tree 767 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 767 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 767 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 767 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 767 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 767 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 767 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 767 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 767 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 767 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 767 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 767 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 767 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 767 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 767 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 767 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 767 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 767 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 767 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 767 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 767 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 767 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 767 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 767 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 767 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 767 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 767 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 767 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 767 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 767 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 767 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 767 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 767 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 767 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 767 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 767 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 767 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 767 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 767 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 767 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 767 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 767 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 767 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 767 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 767 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 767 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 767 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 767 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 767 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 767 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 767 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 767 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 767 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 767 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 767 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 767 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 767 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 767 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 767 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 767 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 767 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 767 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 767 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 767 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 767 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 767 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 767 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 767 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 767 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 767 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 767 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 767 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 767 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 767 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 767 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 767 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 767 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 767 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 767 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 767 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 767 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 767 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 767 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 767 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 767 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 767 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 767 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 767 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 767 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 767 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 767 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 767 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 767 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 767 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 767 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 767 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 767 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 767 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 767 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 767 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 767 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 767 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 767 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 767 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 767 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 767 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 767 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 767 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 767 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 767 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 767 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 767 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 767 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 767 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 767 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 767 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 767 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 767 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 767 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 767 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 767 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 767 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 767 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 767 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 767 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 767 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 767 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 767 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 767 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 767 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 767 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 767 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 767 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 767 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 767 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 767 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 767 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  767 channels.self[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  767 channels.self[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  769 channels.self[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 140 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 769 from 2 modinput clk
  tree 769 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 769 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 769 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 769 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 769 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 769 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 769 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 769 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 769 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 769 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 769 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 769 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 769 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 769 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 769 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 769 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 769 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 769 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 769 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 769 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 769 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 769 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 769 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 769 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 769 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 769 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 769 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 769 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 769 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 769 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 769 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 769 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 769 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 769 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 769 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 769 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 769 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 769 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 769 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 769 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 769 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 769 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 769 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 769 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 769 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 769 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 769 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 769 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 769 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 769 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 769 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 769 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 769 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 769 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 769 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 769 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 769 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 769 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 769 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 769 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 769 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 769 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 769 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 769 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 769 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 769 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 769 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 769 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 769 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 769 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 769 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 769 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 769 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 769 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 769 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 769 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 769 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 769 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 769 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 769 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 769 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 769 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 769 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 769 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 769 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 769 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 769 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 769 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 769 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 769 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 769 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 769 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 769 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 769 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 769 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 769 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 769 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 769 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 769 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 769 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 769 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 769 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 769 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 769 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 769 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 769 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 769 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 769 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 769 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 769 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 769 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 769 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 769 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 769 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 769 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 769 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 769 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 769 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 769 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 769 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 769 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 769 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 769 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 769 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 769 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 769 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 769 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 769 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 769 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 769 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 769 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 769 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 769 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 769 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 769 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 769 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 769 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 769 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 769 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 769 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  769 channels.self[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  769 channels.self[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  771 channels.self[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 141 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 771 from 2 modinput clk
  tree 771 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 771 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 771 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 771 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 771 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 771 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 771 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 771 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 771 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 771 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 771 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 771 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 771 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 771 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 771 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 771 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 771 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 771 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 771 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 771 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 771 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 771 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 771 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 771 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 771 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 771 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 771 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 771 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 771 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 771 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 771 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 771 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 771 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 771 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 771 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 771 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 771 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 771 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 771 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 771 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 771 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 771 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 771 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 771 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 771 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 771 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 771 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 771 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 771 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 771 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 771 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 771 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 771 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 771 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 771 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 771 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 771 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 771 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 771 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 771 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 771 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 771 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 771 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 771 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 771 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 771 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 771 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 771 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 771 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 771 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 771 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 771 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 771 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 771 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 771 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 771 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 771 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 771 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 771 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 771 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 771 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 771 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 771 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 771 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 771 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 771 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 771 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 771 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 771 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 771 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 771 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 771 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 771 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 771 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 771 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 771 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 771 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 771 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 771 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 771 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 771 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 771 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 771 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 771 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 771 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 771 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 771 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 771 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 771 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 771 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 771 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 771 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 771 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 771 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 771 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 771 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 771 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 771 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 771 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 771 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 771 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 771 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 771 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 771 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 771 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 771 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 771 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 771 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 771 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 771 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 771 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 771 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 771 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 771 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 771 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 771 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 771 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 771 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 771 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 771 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 771 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  771 channels.self[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  771 channels.self[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  773 channels.self[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 142 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 773 from 2 modinput clk
  tree 773 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 773 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 773 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 773 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 773 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 773 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 773 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 773 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 773 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 773 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 773 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 773 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 773 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 773 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 773 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 773 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 773 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 773 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 773 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 773 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 773 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 773 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 773 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 773 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 773 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 773 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 773 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 773 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 773 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 773 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 773 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 773 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 773 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 773 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 773 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 773 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 773 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 773 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 773 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 773 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 773 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 773 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 773 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 773 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 773 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 773 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 773 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 773 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 773 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 773 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 773 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 773 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 773 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 773 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 773 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 773 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 773 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 773 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 773 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 773 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 773 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 773 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 773 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 773 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 773 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 773 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 773 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 773 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 773 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 773 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 773 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 773 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 773 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 773 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 773 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 773 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 773 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 773 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 773 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 773 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 773 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 773 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 773 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 773 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 773 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 773 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 773 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 773 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 773 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 773 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 773 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 773 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 773 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 773 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 773 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 773 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 773 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 773 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 773 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 773 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 773 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 773 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 773 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 773 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 773 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 773 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 773 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 773 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 773 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 773 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 773 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 773 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 773 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 773 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 773 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 773 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 773 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 773 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 773 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 773 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 773 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 773 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 773 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 773 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 773 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 773 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 773 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 773 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 773 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 773 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 773 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 773 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 773 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 773 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 773 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 773 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 773 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 773 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 773 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 773 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 773 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 773 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  773 channels.self[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  773 channels.self[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  776 channels.self[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 143 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 776 from 2 modinput clk
  tree 776 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 776 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 776 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 776 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 776 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 776 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 776 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 776 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 776 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 776 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 776 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 776 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 776 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 776 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 776 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 776 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 776 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 776 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 776 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 776 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 776 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 776 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 776 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 776 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 776 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 776 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 776 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 776 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 776 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 776 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 776 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 776 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 776 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 776 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 776 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 776 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 776 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 776 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 776 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 776 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 776 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 776 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 776 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 776 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 776 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 776 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 776 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 776 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 776 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 776 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 776 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 776 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 776 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 776 from 776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[15]
  tree 776 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 776 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 776 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 776 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 776 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 776 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 776 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 776 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 776 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 776 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 776 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 776 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 776 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 776 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 776 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 776 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 776 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 776 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 776 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 776 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 776 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 776 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 776 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 776 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 776 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 776 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 776 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 776 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 776 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 776 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 776 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 776 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 776 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 776 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 776 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 776 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 776 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 776 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 776 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 776 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 776 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 776 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 776 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 776 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 776 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 776 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 776 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 776 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 776 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 776 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 776 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 776 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 776 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 776 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 776 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 776 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 776 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 776 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 776 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 776 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 776 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 776 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 776 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 776 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 776 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 776 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 776 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 776 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 776 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 776 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 776 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 776 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 776 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 776 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 776 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 776 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 776 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 776 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 776 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 776 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 776 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 776 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 776 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 776 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 776 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 776 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 776 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 776 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 776 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  776 channels.self[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  776 channels.self[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1056 channels.self[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 144 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1056 from 2 modinput clk
  tree 1056 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1056 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1056 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1056 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 1056 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1056 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1056 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1056 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1056 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1056 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1056 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1056 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1056 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 1056 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 1056 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 1056 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 1056 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1056 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1056 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1056 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1056 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1056 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1056 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1056 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1056 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 1056 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 1056 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 1056 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 1056 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 1056 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 1056 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1056 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1056 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1056 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1056 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1056 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1056 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1056 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1056 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1056 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1056 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1056 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1056 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1056 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1056 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1056 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1056 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1056 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1056 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1056 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 1056 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 1056 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 1056 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 1056 from 776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[15]
  tree 1056 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1056 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1056 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1056 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1056 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1056 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1056 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1056 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1056 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1056 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1056 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1056 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1056 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1056 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1056 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1056 from 1056 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[16]
  tree 1056 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1056 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1056 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1056 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1056 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1056 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1056 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1056 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1056 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1056 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1056 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1056 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1056 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1056 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1056 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1056 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1056 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1056 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1056 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1056 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 1056 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 1056 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 1056 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 1056 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 1056 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 1056 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 1056 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 1056 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1056 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 1056 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 1056 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1056 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1056 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1056 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1056 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 1056 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 1056 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1056 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 1056 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 1056 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1056 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 1056 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 1056 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 1056 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 1056 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 1056 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 1056 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1056 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1056 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1056 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1056 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 1056 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 1056 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1056 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 1056 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 1056 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1056 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 1056 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 1056 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1056 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 1056 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 1056 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1056 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 1056 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 1056 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 1056 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 1056 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1056 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 1056 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 1056 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 1056 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 1056 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1056 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1056 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1056 channels.self[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1056 channels.self[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1065 channels.self[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 145 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1065 from 2 modinput clk
  tree 1065 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1065 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1065 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1065 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 1065 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1065 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1065 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1065 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1065 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1065 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1065 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1065 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1065 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 1065 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 1065 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 1065 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 1065 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1065 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1065 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1065 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1065 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1065 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1065 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1065 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1065 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 1065 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 1065 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 1065 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 1065 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 1065 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 1065 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1065 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1065 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1065 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1065 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1065 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1065 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1065 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1065 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1065 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1065 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1065 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1065 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1065 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1065 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1065 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1065 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1065 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1065 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1065 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 1065 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 1065 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 1065 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 1065 from 776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[15]
  tree 1065 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1065 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1065 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1065 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1065 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1065 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1065 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1065 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1065 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1065 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1065 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1065 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1065 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1065 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1065 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1065 from 1056 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[16]
  tree 1065 from 1065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[17]
  tree 1065 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1065 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1065 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1065 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1065 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1065 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1065 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1065 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1065 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1065 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1065 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1065 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1065 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1065 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1065 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1065 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1065 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1065 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1065 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1065 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 1065 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 1065 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 1065 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 1065 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 1065 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 1065 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 1065 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 1065 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1065 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 1065 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 1065 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1065 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1065 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1065 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1065 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 1065 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 1065 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1065 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 1065 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 1065 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1065 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 1065 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 1065 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 1065 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 1065 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 1065 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 1065 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1065 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1065 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1065 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1065 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 1065 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 1065 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1065 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 1065 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 1065 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1065 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 1065 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 1065 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1065 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 1065 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 1065 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1065 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 1065 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 1065 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 1065 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 1065 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1065 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 1065 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 1065 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 1065 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 1065 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1065 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1065 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1065 channels.self[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1065 channels.self[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1074 channels.self[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 146 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1074 from 2 modinput clk
  tree 1074 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1074 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1074 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1074 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 1074 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1074 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1074 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1074 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1074 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1074 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1074 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1074 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1074 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 1074 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 1074 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 1074 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 1074 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1074 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1074 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1074 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1074 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1074 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1074 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1074 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1074 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 1074 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 1074 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 1074 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 1074 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 1074 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 1074 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1074 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1074 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1074 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1074 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1074 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1074 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1074 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1074 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1074 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1074 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1074 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1074 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1074 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1074 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1074 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1074 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1074 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1074 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1074 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 1074 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 1074 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 1074 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 1074 from 776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[15]
  tree 1074 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1074 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1074 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1074 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1074 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1074 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1074 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1074 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1074 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1074 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1074 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1074 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1074 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1074 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1074 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1074 from 1056 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[16]
  tree 1074 from 1065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[17]
  tree 1074 from 1074 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[18]
  tree 1074 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1074 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1074 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1074 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1074 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1074 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1074 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1074 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1074 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1074 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1074 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1074 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1074 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1074 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1074 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1074 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1074 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1074 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1074 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1074 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 1074 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 1074 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 1074 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 1074 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 1074 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 1074 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 1074 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 1074 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1074 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 1074 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 1074 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1074 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1074 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1074 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1074 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 1074 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 1074 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1074 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 1074 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 1074 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1074 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 1074 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 1074 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 1074 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 1074 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 1074 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 1074 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1074 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1074 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1074 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1074 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 1074 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 1074 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1074 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 1074 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 1074 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1074 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 1074 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 1074 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1074 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 1074 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 1074 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1074 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 1074 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 1074 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 1074 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 1074 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1074 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 1074 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 1074 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 1074 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 1074 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1074 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1074 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1074 channels.self[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1074 channels.self[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1083 channels.self[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 147 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1083 from 2 modinput clk
  tree 1083 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1083 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1083 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1083 from 126 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[9]
  tree 1083 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1083 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1083 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1083 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1083 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1083 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1083 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1083 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1083 from 210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[3]
  tree 1083 from 212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[2]
  tree 1083 from 214 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[1]
  tree 1083 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 1083 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1083 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1083 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1083 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1083 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1083 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1083 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1083 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1083 from 256 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[4]
  tree 1083 from 258 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[5]
  tree 1083 from 260 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[6]
  tree 1083 from 314 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[8]
  tree 1083 from 316 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[10]
  tree 1083 from 325 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[7]
  tree 1083 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1083 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1083 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1083 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1083 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1083 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1083 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1083 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1083 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1083 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1083 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1083 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1083 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1083 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1083 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1083 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1083 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1083 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1083 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1083 from 767 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[11]
  tree 1083 from 769 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[12]
  tree 1083 from 771 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[13]
  tree 1083 from 773 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[14]
  tree 1083 from 776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[15]
  tree 1083 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1083 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1083 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1083 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1083 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1083 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1083 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1083 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1083 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1083 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1083 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1083 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1083 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1083 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1083 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1083 from 1056 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[16]
  tree 1083 from 1065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[17]
  tree 1083 from 1074 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[18]
  tree 1083 from 1083 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[19]
  tree 1083 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1083 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1083 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1083 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1083 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1083 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1083 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1083 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1083 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1083 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1083 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1083 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1083 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1083 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1083 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1083 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1083 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1083 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1083 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1083 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 1083 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 1083 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 1083 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 1083 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 1083 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 1083 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 1083 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 1083 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1083 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 1083 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 1083 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1083 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1083 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1083 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1083 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 1083 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 1083 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1083 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 1083 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 1083 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1083 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 1083 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 1083 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 1083 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 1083 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 1083 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 1083 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1083 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1083 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1083 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1083 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 1083 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 1083 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1083 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 1083 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 1083 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1083 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 1083 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 1083 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1083 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 1083 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 1083 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1083 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 1083 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 1083 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 1083 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 1083 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1083 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 1083 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 1083 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 1083 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 1083 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1083 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1083 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1083 channels.self[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1083 channels.self[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5863 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5863 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5863 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5864 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5864 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5864 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5865 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5865 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5865 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5866 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5866 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5866 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5867 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5867 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5867 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5868 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5868 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5868 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5869 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5869 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5869 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5870 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5870 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5870 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5871 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5871 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5871 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5872 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5872 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5872 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5873 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5873 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5873 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5874 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5874 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5874 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5875 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5875 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5875 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5876 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5876 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5876 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5877 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5877 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5877 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5878 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5878 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5878 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5879 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5879 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5879 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5880 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5880 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5880 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5881 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5881 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5881 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5882 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5882 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5882 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5883 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5883 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5883 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5884 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5884 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5884 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5885 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5885 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5885 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5886 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5886 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5886 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1358 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1358 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1358 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1348 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1348 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1348 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1338 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1338 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1338 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5887 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5887 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5887 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5888 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5888 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5888 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5889 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5889 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5889 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5890 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5890 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5890 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5891 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5891 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5891 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5892 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5892 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5892 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5893 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5893 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5893 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5894 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5894 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5894 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5895 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5895 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5895 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5896 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5896 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5896 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5897 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5897 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5897 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5898 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5898 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5898 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1092 channels.self[21]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 107 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1092 from 2 modinput clk
  tree 1092 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1092 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1092 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1092 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1092 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1092 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1092 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1092 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1092 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1092 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1092 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1092 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1092 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1092 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1092 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1092 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1092 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1092 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1092 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1092 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1092 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1092 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1092 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1092 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1092 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1092 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1092 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1092 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1092 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1092 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1092 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1092 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1092 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1092 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1092 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1092 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1092 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1092 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1092 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1092 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1092 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1092 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1092 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1092 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1092 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1092 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1092 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1092 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1092 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1092 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1092 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1092 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1092 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1092 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1092 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1092 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1092 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1092 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1092 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1092 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1092 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1092 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1092 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1092 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1092 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1092 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1092 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1092 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1092 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1092 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1092 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1092 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1092 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1092 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1092 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1092 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1092 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1092 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1092 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1092 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1092 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1092 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1092 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1092 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1092 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1092 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1092 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1092 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1092 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1092 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1092 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1092 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1092 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1092 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1092 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1092 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1092 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1092 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1092 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1092 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1092 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1092 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1092 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1092 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1092 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1092 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1092 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1092 channels.self[21]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1092 channels.self[21]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1101 channels.self[22]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 110 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1101 from 2 modinput clk
  tree 1101 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1101 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1101 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1101 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1101 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1101 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1101 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1101 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1101 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1101 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1101 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1101 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1101 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1101 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1101 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1101 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1101 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1101 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1101 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1101 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1101 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1101 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1101 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1101 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1101 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1101 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1101 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1101 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1101 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1101 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1101 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1101 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1101 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1101 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1101 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1101 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1101 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1101 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1101 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1101 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1101 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1101 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1101 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1101 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1101 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1101 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1101 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1101 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1101 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1101 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1101 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1101 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1101 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1101 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1101 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1101 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1101 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1101 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1101 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1101 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1101 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1101 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1101 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1101 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1101 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1101 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1101 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1101 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1101 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1101 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1101 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1101 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1101 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1101 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1101 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1101 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1101 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1101 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1101 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1101 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1101 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1101 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1101 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1101 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1101 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1101 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1101 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1101 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1101 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1101 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1101 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1101 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1101 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1101 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1101 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1101 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1101 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1101 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1101 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1101 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1101 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1101 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1101 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1101 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1101 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1101 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1101 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1101 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1101 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1101 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1101 channels.self[22]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1101 channels.self[22]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1110 channels.self[23]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 113 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1110 from 2 modinput clk
  tree 1110 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1110 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1110 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1110 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1110 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1110 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1110 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1110 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1110 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1110 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1110 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1110 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1110 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1110 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1110 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1110 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1110 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1110 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1110 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1110 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1110 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1110 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1110 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1110 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1110 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1110 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1110 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1110 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1110 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1110 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1110 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1110 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1110 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1110 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1110 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1110 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1110 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1110 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1110 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1110 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1110 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1110 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1110 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1110 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1110 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1110 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1110 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1110 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1110 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1110 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1110 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1110 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1110 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1110 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1110 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1110 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1110 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1110 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1110 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1110 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1110 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1110 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1110 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1110 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1110 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1110 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1110 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1110 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1110 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1110 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1110 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1110 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1110 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1110 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1110 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1110 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1110 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1110 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1110 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1110 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1110 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1110 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1110 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1110 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1110 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1110 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1110 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1110 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1110 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1110 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1110 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1110 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1110 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1110 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1110 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1110 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1110 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1110 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1110 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1110 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1110 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1110 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1110 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1110 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1110 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1110 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1110 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1110 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1110 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1110 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1110 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1110 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1110 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1110 channels.self[23]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1110 channels.self[23]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1119 channels.self[24]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 116 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1119 from 2 modinput clk
  tree 1119 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1119 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1119 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1119 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1119 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1119 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1119 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1119 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1119 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1119 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1119 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1119 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1119 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1119 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1119 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1119 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1119 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1119 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1119 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1119 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1119 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1119 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1119 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1119 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1119 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1119 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1119 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1119 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1119 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1119 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1119 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1119 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1119 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1119 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1119 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1119 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1119 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1119 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1119 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1119 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1119 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1119 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1119 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1119 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1119 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1119 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1119 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1119 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1119 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1119 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1119 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1119 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1119 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1119 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1119 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1119 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1119 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1119 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1119 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1119 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1119 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1119 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1119 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1119 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1119 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1119 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1119 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1119 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1119 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1119 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1119 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1119 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1119 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1119 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1119 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1119 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1119 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1119 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1119 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1119 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1119 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1119 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1119 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1119 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1119 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1119 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1119 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1119 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1119 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1119 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1119 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1119 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1119 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1119 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1119 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1119 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1119 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1119 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1119 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1119 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1119 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1119 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1119 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1119 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1119 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1119 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1119 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1119 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1119 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1119 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1119 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1119 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1119 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1119 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1119 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1119 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1119 channels.self[24]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1119 channels.self[24]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1128 channels.self[25]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 119 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1128 from 2 modinput clk
  tree 1128 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1128 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1128 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1128 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1128 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1128 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1128 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1128 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1128 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1128 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1128 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1128 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1128 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1128 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1128 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1128 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1128 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1128 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1128 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1128 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1128 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1128 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1128 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1128 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1128 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1128 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1128 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1128 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1128 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1128 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1128 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1128 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1128 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1128 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1128 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1128 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1128 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1128 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1128 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1128 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1128 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1128 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1128 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1128 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1128 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1128 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1128 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1128 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1128 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1128 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1128 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1128 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1128 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1128 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1128 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1128 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1128 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1128 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1128 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1128 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1128 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1128 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1128 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1128 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1128 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1128 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1128 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1128 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1128 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1128 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1128 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1128 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1128 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1128 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1128 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1128 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1128 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1128 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1128 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1128 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1128 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1128 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1128 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1128 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1128 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1128 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1128 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1128 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1128 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1128 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1128 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1128 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1128 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1128 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1128 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1128 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1128 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1128 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1128 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1128 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1128 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1128 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1128 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1128 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1128 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1128 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1128 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1128 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1128 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1128 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1128 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1128 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1128 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1128 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1128 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1128 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1128 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1128 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1128 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1128 channels.self[25]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1128 channels.self[25]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  778 channels.self[26]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 122 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 778 from 2 modinput clk
  tree 778 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 778 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 778 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 778 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 778 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 778 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 778 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 778 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 778 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 778 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 778 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 778 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 778 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 778 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 778 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 778 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 778 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 778 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 778 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 778 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 778 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 778 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 778 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 778 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 778 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 778 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 778 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 778 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 778 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 778 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 778 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 778 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 778 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 778 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 778 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 778 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 778 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 778 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 778 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 778 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 778 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 778 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 778 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 778 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 778 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 778 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 778 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 778 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 778 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 778 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 778 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 778 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 778 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 778 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 778 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 778 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 778 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 778 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 778 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 778 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 778 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 778 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 778 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 778 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 778 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 778 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 778 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 778 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 778 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 778 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 778 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 778 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 778 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 778 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 778 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 778 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 778 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 778 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 778 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 778 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 778 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 778 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 778 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 778 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 778 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 778 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 778 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 778 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 778 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 778 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 778 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 778 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 778 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 778 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 778 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 778 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 778 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 778 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 778 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 778 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 778 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 778 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 778 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 778 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 778 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 778 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 778 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 778 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 778 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 778 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 778 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 778 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 778 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 778 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 778 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 778 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 778 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 778 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 778 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 778 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 778 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 778 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  778 channels.self[26]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  778 channels.self[26]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1145 channels.self[27]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 125 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1145 from 2 modinput clk
  tree 1145 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1145 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1145 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1145 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1145 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1145 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1145 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1145 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1145 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1145 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1145 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1145 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1145 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1145 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1145 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1145 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1145 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1145 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1145 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1145 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1145 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1145 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1145 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1145 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1145 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1145 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1145 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1145 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1145 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1145 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1145 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1145 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1145 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 1145 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1145 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1145 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1145 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1145 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1145 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1145 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1145 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1145 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1145 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1145 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1145 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1145 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1145 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1145 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1145 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1145 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1145 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 1145 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1145 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1145 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1145 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1145 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1145 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1145 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1145 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1145 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1145 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1145 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1145 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1145 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1145 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1145 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1145 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1145 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1145 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1145 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1145 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1145 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1145 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1145 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1145 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1145 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1145 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1145 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1145 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1145 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1145 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1145 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1145 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1145 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1145 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1145 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1145 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1145 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1145 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1145 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1145 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1145 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1145 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1145 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1145 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1145 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1145 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1145 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1145 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1145 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1145 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1145 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1145 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1145 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1145 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1145 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1145 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1145 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1145 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1145 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1145 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1145 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1145 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1145 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1145 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1145 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1145 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1145 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1145 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1145 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1145 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1145 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1145 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1145 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1145 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1145 channels.self[27]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1145 channels.self[27]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1154 channels.self[28]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 128 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1154 from 2 modinput clk
  tree 1154 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1154 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1154 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1154 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1154 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1154 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1154 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1154 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1154 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1154 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1154 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1154 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1154 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1154 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1154 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1154 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1154 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1154 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1154 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1154 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1154 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1154 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1154 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1154 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1154 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1154 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1154 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1154 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1154 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1154 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1154 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1154 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1154 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1154 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 1154 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1154 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1154 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1154 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1154 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1154 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1154 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1154 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1154 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1154 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1154 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1154 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1154 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1154 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1154 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1154 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1154 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1154 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1154 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 1154 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 1154 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1154 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1154 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1154 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1154 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1154 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1154 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1154 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1154 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1154 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1154 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1154 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1154 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1154 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1154 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1154 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1154 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1154 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1154 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1154 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1154 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1154 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1154 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1154 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1154 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1154 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1154 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1154 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1154 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1154 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1154 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1154 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1154 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1154 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1154 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1154 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1154 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1154 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1154 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1154 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1154 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1154 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1154 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1154 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1154 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1154 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1154 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1154 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1154 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1154 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1154 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1154 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1154 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1154 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1154 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1154 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1154 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1154 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1154 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1154 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1154 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1154 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1154 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1154 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1154 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1154 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1154 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1154 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1154 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1154 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1154 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1154 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1154 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1154 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1154 channels.self[28]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1154 channels.self[28]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1163 channels.self[29]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 131 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1163 from 2 modinput clk
  tree 1163 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1163 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1163 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1163 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1163 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1163 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1163 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1163 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1163 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1163 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1163 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1163 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1163 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1163 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1163 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1163 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1163 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1163 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1163 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1163 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1163 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1163 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1163 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1163 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1163 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1163 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1163 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1163 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1163 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1163 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1163 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1163 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1163 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1163 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1163 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 1163 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1163 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1163 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1163 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1163 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1163 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1163 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1163 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1163 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1163 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1163 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1163 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1163 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1163 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1163 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1163 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1163 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1163 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1163 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1163 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 1163 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 1163 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 1163 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1163 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1163 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1163 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1163 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1163 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1163 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1163 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1163 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1163 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1163 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1163 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1163 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1163 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1163 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1163 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1163 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1163 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1163 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1163 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1163 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1163 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1163 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1163 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1163 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1163 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1163 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1163 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1163 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1163 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1163 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1163 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1163 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1163 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1163 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1163 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1163 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1163 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1163 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1163 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1163 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1163 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1163 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1163 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1163 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1163 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1163 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1163 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1163 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1163 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1163 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1163 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1163 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1163 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1163 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1163 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1163 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1163 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1163 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1163 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1163 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1163 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1163 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1163 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1163 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1163 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1163 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1163 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1163 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1163 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1163 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1163 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1163 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1163 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1163 channels.self[29]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1163 channels.self[29]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  782 channels.self[30]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 134 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 782 from 2 modinput clk
  tree 782 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 782 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 782 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 782 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 782 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 782 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 782 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 782 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 782 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 782 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 782 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 782 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 782 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 782 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 782 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 782 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 782 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 782 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 782 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 782 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 782 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 782 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 782 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 782 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 782 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 782 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 782 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 782 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 782 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 782 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 782 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 782 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 782 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 782 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 782 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 782 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 782 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 782 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 782 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 782 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 782 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 782 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 782 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 782 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 782 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 782 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 782 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 782 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 782 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 782 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 782 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 782 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 782 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 782 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 782 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 782 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 782 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 782 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 782 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 782 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 782 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 782 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 782 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 782 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 782 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 782 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 782 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 782 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 782 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 782 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 782 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 782 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 782 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 782 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 782 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 782 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 782 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 782 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 782 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 782 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 782 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 782 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 782 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 782 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 782 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 782 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 782 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 782 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 782 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 782 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 782 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 782 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 782 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 782 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 782 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 782 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 782 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 782 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 782 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 782 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 782 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 782 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 782 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 782 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 782 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 782 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 782 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 782 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 782 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 782 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 782 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 782 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 782 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 782 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 782 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 782 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 782 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 782 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 782 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 782 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 782 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 782 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 782 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 782 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 782 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 782 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 782 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 782 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 782 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 782 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 782 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 782 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 782 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 782 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  782 channels.self[30]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  782 channels.self[30]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  780 channels.self[31]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 137 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 780 from 2 modinput clk
  tree 780 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 780 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 780 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 780 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 780 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 780 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 780 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 780 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 780 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 780 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 780 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 780 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 780 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 780 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 780 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 780 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 780 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 780 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 780 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 780 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 780 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 780 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 780 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 780 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 780 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 780 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 780 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 780 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 780 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 780 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 780 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 780 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 780 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 780 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 780 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 780 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 780 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 780 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 780 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 780 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 780 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 780 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 780 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 780 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 780 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 780 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 780 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 780 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 780 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 780 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 780 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 780 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 780 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 780 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 780 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 780 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 780 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 780 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 780 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 780 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 780 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 780 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 780 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 780 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 780 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 780 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 780 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 780 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 780 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 780 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 780 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 780 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 780 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 780 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 780 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 780 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 780 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 780 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 780 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 780 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 780 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 780 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 780 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 780 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 780 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 780 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 780 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 780 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 780 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 780 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 780 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 780 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 780 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 780 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 780 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 780 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 780 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 780 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 780 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 780 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 780 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 780 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 780 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 780 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 780 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 780 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 780 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 780 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 780 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 780 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 780 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 780 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 780 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 780 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 780 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 780 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 780 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 780 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 780 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 780 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 780 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 780 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 780 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 780 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 780 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 780 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 780 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 780 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 780 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 780 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 780 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 780 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 780 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 780 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 780 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 780 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 780 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  780 channels.self[31]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  780 channels.self[31]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  327 channels.self[32]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 140 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 327 from 2 modinput clk
  tree 327 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 327 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 327 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 327 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 327 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 327 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 327 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 327 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 327 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 327 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 327 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 327 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 327 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 327 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 327 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 327 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 327 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 327 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 327 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 327 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 327 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 327 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 327 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 327 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 327 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 327 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 327 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 327 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 327 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 327 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 327 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 327 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 327 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 327 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 327 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 327 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 327 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 327 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 327 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 327 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 327 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 327 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 327 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 327 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 327 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 327 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 327 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 327 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 327 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 327 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 327 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 327 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 327 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 327 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 327 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 327 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 327 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 327 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 327 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 327 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 327 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 327 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 327 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 327 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 327 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 327 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 327 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 327 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 327 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 327 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 327 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 327 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 327 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 327 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 327 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 327 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 327 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 327 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 327 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 327 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 327 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 327 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 327 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 327 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 327 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 327 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 327 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 327 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 327 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 327 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 327 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 327 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 327 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 327 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 327 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 327 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 327 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 327 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 327 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 327 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 327 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 327 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 327 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 327 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 327 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 327 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 327 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 327 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 327 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 327 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 327 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 327 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 327 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 327 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 327 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 327 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 327 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 327 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 327 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 327 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 327 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 327 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 327 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 327 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 327 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 327 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 327 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 327 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 327 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 327 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 327 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 327 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 327 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 327 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 327 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 327 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 327 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 327 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 327 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 327 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  327 channels.self[32]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  327 channels.self[32]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  309 channels.self[33]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 141 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 309 from 2 modinput clk
  tree 309 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 309 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 309 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 309 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 309 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 309 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 309 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 309 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 309 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 309 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 309 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 309 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 309 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 309 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 309 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 309 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 309 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 309 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 309 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 309 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 309 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 309 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 309 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 309 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 309 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 309 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 309 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 309 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 309 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 309 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 309 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 309 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 309 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 309 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 309 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 309 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 309 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 309 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 309 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 309 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 309 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 309 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 309 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 309 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 309 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 309 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 309 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 309 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 309 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 309 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 309 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 309 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 309 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 309 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 309 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 309 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 309 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 309 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 309 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 309 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 309 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 309 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 309 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 309 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 309 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 309 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 309 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 309 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 309 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 309 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 309 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 309 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 309 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 309 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 309 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 309 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 309 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 309 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 309 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 309 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 309 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 309 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 309 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 309 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 309 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 309 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 309 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 309 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 309 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 309 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 309 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 309 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 309 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 309 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 309 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 309 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 309 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 309 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 309 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 309 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 309 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 309 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 309 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 309 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 309 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 309 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 309 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 309 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 309 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 309 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 309 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 309 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 309 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 309 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 309 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 309 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 309 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 309 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 309 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 309 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 309 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 309 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 309 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 309 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 309 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 309 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 309 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 309 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 309 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 309 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 309 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 309 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 309 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 309 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 309 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 309 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 309 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 309 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 309 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 309 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 309 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  309 channels.self[33]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  309 channels.self[33]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  296 channels.self[34]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 142 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 296 from 2 modinput clk
  tree 296 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 296 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 296 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 296 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 296 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 296 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 296 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 296 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 296 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 296 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 296 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 296 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 296 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 296 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 296 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 296 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 296 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 296 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 296 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 296 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 296 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 296 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 296 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 296 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 296 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 296 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 296 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 296 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 296 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 296 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 296 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 296 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 296 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 296 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 296 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 296 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 296 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 296 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 296 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 296 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 296 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 296 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 296 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 296 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 296 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 296 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 296 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 296 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 296 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 296 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 296 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 296 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 296 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 296 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 296 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 296 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 296 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 296 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 296 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 296 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 296 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 296 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 296 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 296 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 296 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 296 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 296 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 296 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 296 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 296 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 296 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 296 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 296 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 296 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 296 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 296 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 296 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 296 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 296 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 296 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 296 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 296 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 296 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 296 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 296 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 296 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 296 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 296 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 296 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 296 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 296 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 296 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 296 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 296 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 296 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 296 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 296 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 296 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 296 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 296 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 296 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 296 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 296 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 296 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 296 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 296 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 296 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 296 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 296 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 296 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 296 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 296 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 296 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 296 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 296 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 296 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 296 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 296 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 296 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 296 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 296 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 296 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 296 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 296 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 296 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 296 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 296 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 296 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 296 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 296 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 296 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 296 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 296 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 296 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 296 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 296 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 296 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 296 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 296 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 296 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 296 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 296 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  296 channels.self[34]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  296 channels.self[34]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  286 channels.self[35]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 143 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 286 from 2 modinput clk
  tree 286 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 286 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 286 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 286 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 286 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 286 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 286 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 286 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 286 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 286 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 286 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 286 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 286 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 286 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 286 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 286 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 286 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 286 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 286 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 286 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 286 from 286 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[35]
  tree 286 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 286 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 286 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 286 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 286 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 286 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 286 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 286 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 286 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 286 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 286 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 286 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 286 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 286 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 286 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 286 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 286 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 286 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 286 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 286 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 286 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 286 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 286 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 286 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 286 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 286 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 286 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 286 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 286 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 286 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 286 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 286 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 286 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 286 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 286 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 286 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 286 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 286 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 286 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 286 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 286 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 286 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 286 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 286 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 286 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 286 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 286 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 286 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 286 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 286 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 286 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 286 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 286 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 286 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 286 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 286 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 286 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 286 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 286 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 286 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 286 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 286 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 286 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 286 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 286 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 286 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 286 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 286 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 286 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 286 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 286 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 286 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 286 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 286 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 286 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 286 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 286 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 286 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 286 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 286 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 286 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 286 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 286 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 286 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 286 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 286 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 286 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 286 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 286 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 286 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 286 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 286 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 286 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 286 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 286 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 286 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 286 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 286 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 286 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 286 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 286 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 286 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 286 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 286 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 286 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 286 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 286 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 286 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 286 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 286 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 286 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 286 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 286 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 286 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 286 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 286 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 286 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 286 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 286 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 286 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 286 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 286 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  286 channels.self[35]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  286 channels.self[35]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1212 channels.self[36]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 144 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1212 from 2 modinput clk
  tree 1212 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1212 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1212 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1212 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1212 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1212 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1212 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1212 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1212 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1212 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1212 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1212 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1212 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1212 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1212 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1212 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1212 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1212 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1212 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1212 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1212 from 286 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[35]
  tree 1212 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 1212 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 1212 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 1212 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1212 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1212 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1212 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1212 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1212 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1212 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1212 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1212 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1212 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1212 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1212 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1212 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1212 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1212 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1212 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1212 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1212 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1212 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1212 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 1212 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 1212 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 1212 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1212 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1212 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1212 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1212 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1212 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1212 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1212 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1212 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1212 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1212 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1212 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1212 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1212 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1212 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1212 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1212 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1212 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1212 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1212 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1212 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 1212 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 1212 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 1212 from 1212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[36]
  tree 1212 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1212 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1212 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1212 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1212 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1212 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1212 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1212 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1212 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1212 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1212 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1212 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1212 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1212 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1212 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1212 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1212 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1212 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1212 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1212 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1212 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1212 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1212 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1212 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1212 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1212 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1212 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1212 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1212 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1212 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1212 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1212 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1212 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1212 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1212 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1212 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1212 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1212 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1212 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1212 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1212 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1212 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1212 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1212 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1212 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1212 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1212 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1212 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1212 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1212 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1212 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1212 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1212 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1212 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1212 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1212 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1212 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1212 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1212 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1212 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1212 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1212 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1212 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1212 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1212 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1212 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1212 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1212 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1212 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1212 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1212 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1212 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1212 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1212 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1212 channels.self[36]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1212 channels.self[36]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  1221 channels.self[37]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 145 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 1221 from 2 modinput clk
  tree 1221 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 1221 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 1221 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 1221 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 1221 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 1221 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 1221 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 1221 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 1221 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 1221 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 1221 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 1221 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 1221 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 1221 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 1221 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 1221 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 1221 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 1221 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 1221 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 1221 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 1221 from 286 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[35]
  tree 1221 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 1221 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 1221 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 1221 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 1221 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 1221 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 1221 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 1221 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 1221 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 1221 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 1221 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 1221 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 1221 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 1221 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 1221 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 1221 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 1221 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 1221 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 1221 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 1221 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 1221 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 1221 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 1221 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 1221 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 1221 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 1221 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 1221 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 1221 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 1221 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 1221 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 1221 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 1221 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 1221 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 1221 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 1221 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 1221 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 1221 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 1221 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 1221 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 1221 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 1221 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 1221 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 1221 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 1221 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 1221 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 1221 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 1221 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 1221 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 1221 from 1212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[36]
  tree 1221 from 1221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[37]
  tree 1221 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 1221 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 1221 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 1221 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 1221 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 1221 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 1221 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 1221 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 1221 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 1221 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 1221 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 1221 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 1221 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 1221 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 1221 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 1221 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 1221 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 1221 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 1221 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 1221 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 1221 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 1221 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 1221 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 1221 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 1221 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 1221 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 1221 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 1221 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 1221 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 1221 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 1221 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 1221 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 1221 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 1221 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 1221 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 1221 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 1221 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 1221 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 1221 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 1221 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 1221 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 1221 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 1221 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 1221 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 1221 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 1221 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 1221 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 1221 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 1221 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 1221 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 1221 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 1221 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 1221 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 1221 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 1221 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 1221 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 1221 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 1221 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 1221 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 1221 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 1221 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 1221 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 1221 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 1221 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 1221 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 1221 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 1221 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 1221 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 1221 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 1221 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 1221 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 1221 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 1221 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 1221 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  1221 channels.self[37]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1221 channels.self[37]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  513 channels.self[38]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 146 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 513 from 2 modinput clk
  tree 513 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 513 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 513 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 513 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 513 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 513 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 513 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 513 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 513 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 513 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 513 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 513 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 513 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 513 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 513 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 513 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 513 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 513 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 513 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 513 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 513 from 286 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[35]
  tree 513 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 513 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 513 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 513 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 513 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 513 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 513 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 513 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 513 from 513 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[38]
  tree 513 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 513 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 513 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 513 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 513 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 513 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 513 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 513 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 513 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 513 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 513 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 513 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 513 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 513 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 513 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 513 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 513 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 513 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 513 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 513 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 513 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 513 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 513 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 513 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 513 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 513 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 513 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 513 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 513 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 513 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 513 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 513 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 513 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 513 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 513 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 513 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 513 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 513 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 513 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 513 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 513 from 1212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[36]
  tree 513 from 1221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[37]
  tree 513 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 513 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 513 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 513 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 513 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 513 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 513 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 513 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 513 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 513 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 513 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 513 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 513 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 513 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 513 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 513 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 513 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 513 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 513 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 513 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 513 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 513 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 513 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 513 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 513 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 513 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 513 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 513 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 513 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 513 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 513 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 513 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 513 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 513 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 513 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 513 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 513 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 513 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 513 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 513 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 513 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 513 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 513 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 513 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 513 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 513 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 513 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 513 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 513 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 513 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 513 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 513 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 513 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 513 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 513 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 513 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 513 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 513 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 513 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 513 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 513 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 513 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 513 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 513 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 513 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 513 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 513 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 513 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 513 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 513 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 513 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 513 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 513 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 513 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  513 channels.self[38]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  513 channels.self[38]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  468 channels.self[39]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 147 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 468 from 2 modinput clk
  tree 468 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 468 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 468 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 468 from 135 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[52]
  tree 468 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 468 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 468 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 468 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 468 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 468 from 147 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[54]
  tree 468 from 172 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[53]
  tree 468 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 468 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 468 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 468 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 468 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 468 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 468 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 468 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 468 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 468 from 286 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[35]
  tree 468 from 296 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[34]
  tree 468 from 309 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[33]
  tree 468 from 327 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[32]
  tree 468 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 468 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 468 from 358 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[62]
  tree 468 from 419 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[56]
  tree 468 from 431 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[51]
  tree 468 from 468 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[39]
  tree 468 from 513 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[38]
  tree 468 from 541 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[61]
  tree 468 from 545 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[58]
  tree 468 from 549 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[60]
  tree 468 from 553 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[59]
  tree 468 from 565 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[67]
  tree 468 from 578 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[65]
  tree 468 from 580 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[66]
  tree 468 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 468 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 468 from 598 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[75]
  tree 468 from 600 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[74]
  tree 468 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 468 from 730 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[55]
  tree 468 from 738 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[57]
  tree 468 from 778 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[26]
  tree 468 from 780 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[31]
  tree 468 from 782 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[30]
  tree 468 from 788 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[64]
  tree 468 from 805 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[68]
  tree 468 from 810 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[69]
  tree 468 from 815 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[70]
  tree 468 from 820 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[71]
  tree 468 from 825 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[72]
  tree 468 from 830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[73]
  tree 468 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 468 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 468 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 468 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 468 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 468 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 468 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 468 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 468 from 1092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[21]
  tree 468 from 1101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[22]
  tree 468 from 1110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[23]
  tree 468 from 1119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[24]
  tree 468 from 1128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[25]
  tree 468 from 1145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[27]
  tree 468 from 1154 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[28]
  tree 468 from 1163 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[29]
  tree 468 from 1212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[36]
  tree 468 from 1221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[37]
  tree 468 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 468 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 468 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 468 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 468 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 468 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 468 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 468 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 468 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 468 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 468 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 468 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 468 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 468 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 468 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 468 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 468 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 468 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 468 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 468 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 468 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 468 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 468 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 468 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 468 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 468 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 468 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 468 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 468 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 468 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 468 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 468 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 468 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 468 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 468 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 468 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 468 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 468 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 468 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 468 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 468 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 468 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 468 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 468 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 468 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 468 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 468 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 468 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 468 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 468 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 468 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 468 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 468 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 468 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 468 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 468 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 468 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 468 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 468 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 468 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 468 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 468 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 468 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 468 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 468 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 468 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 468 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 468 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 468 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 468 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 468 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 468 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 468 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 468 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  468 channels.self[39]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  468 channels.self[39]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5899 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5899 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5899 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5900 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5900 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5900 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5901 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5901 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5901 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5902 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5902 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5902 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5903 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5903 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5903 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2094 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 12 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2094 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2094 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5904 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5904 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5904 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5905 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5905 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5905 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5906 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5906 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5906 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5907 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5907 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5907 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5908 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5908 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5908 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2098 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 12 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2098 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2098 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5909 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5909 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5909 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5910 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5910 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5910 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5911 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5911 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5911 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5912 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5912 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5912 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5913 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5913 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5913 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5914 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5914 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5914 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5915 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5915 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5915 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5916 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5916 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5916 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2096 $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2096 $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2096 $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2104 $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2104 $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2104 $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2110 $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2110 $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2110 $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2116 $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2116 $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2116 $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2122 $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2122 $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2122 $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2128 $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2128 $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2128 $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2134 $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2134 $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2134 $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2140 $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2140 $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2140 $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2146 $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2146 $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2146 $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2152 $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2152 $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2152 $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2158 $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2158 $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2158 $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2164 $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2164 $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2164 $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2170 $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2170 $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2170 $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2176 $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2176 $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2176 $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2182 $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2182 $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2182 $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2188 $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2188 $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2188 $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2194 $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2194 $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2194 $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2200 $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2200 $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2200 $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2206 $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2206 $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2206 $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2212 $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2212 $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2212 $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2218 $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2218 $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2218 $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2224 $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2224 $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2224 $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2230 $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2230 $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2230 $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2236 $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2236 $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2236 $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2242 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2242 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2242 $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2248 $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2248 $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2248 $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  216 channels.self[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 104 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 216 from 2 modinput clk
  tree 216 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 216 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 216 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 216 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 216 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 216 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 216 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 216 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 216 from 216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[0]
  tree 216 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 216 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 216 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 216 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 216 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 216 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 216 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 216 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 216 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 216 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 216 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 216 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 216 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 216 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 216 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 216 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 216 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 216 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 216 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 216 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 216 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 216 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 216 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 216 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 216 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 216 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 216 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 216 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 216 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 216 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 216 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 216 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 216 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 216 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 216 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 216 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 216 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 216 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 216 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 216 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 216 from 5177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][5]
  tree 216 from 5179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][7]
  tree 216 from 5830 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][5]
  tree 216 from 5832 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][7]
  tree 216 from 5901 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][5]
  tree 216 from 5903 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][7]
  tree 216 from 5906 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][5]
  tree 216 from 5908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][7]
  tree 216 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 216 from 5914 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][5]
  tree 216 from 5916 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][7]
  tree 216 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 216 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 216 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 216 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 216 from 5938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]
  tree 216 from 5940 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]
  tree 216 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 216 from 5976 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]
  tree 216 from 5978 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]
  tree 216 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 216 from 5984 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]
  tree 216 from 5986 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]
  tree 216 from 6033 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]
  tree 216 from 6035 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]
  tree 216 from 6037 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]
  tree 216 from 6039 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]
  tree 216 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 216 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 216 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 216 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 216 from 6178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]
  tree 216 from 6180 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]
  tree 216 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 216 from 6186 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]
  tree 216 from 6188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]
  tree 216 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 216 from 6195 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]
  tree 216 from 6197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]
  tree 216 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 216 from 6203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]
  tree 216 from 6205 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]
  tree 216 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 216 from 6211 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]
  tree 216 from 6213 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]
  tree 216 from 6216 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]
  tree 216 from 6218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]
  tree 216 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 216 from 6224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]
  tree 216 from 6226 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]
  tree 216 from 6229 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]
  tree 216 from 6231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]
  tree 216 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 216 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 216 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  216 channels.self[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  216 channels.self[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2963 $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2963 $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2963 $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5933 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5933 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5933 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5934 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5934 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5934 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5935 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5935 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5935 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5936 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5936 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5936 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5937 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5937 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5937 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5938 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5938 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5938 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5939 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5939 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5939 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5940 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5940 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5940 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5942 $auto$mem.cc:1619:emulate_read_first$5538[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5942 $auto$mem.cc:1619:emulate_read_first$5538[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5942 $auto$mem.cc:1619:emulate_read_first$5538[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5944 $auto$mem.cc:1619:emulate_read_first$5538[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5944 $auto$mem.cc:1619:emulate_read_first$5538[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5944 $auto$mem.cc:1619:emulate_read_first$5538[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5946 $auto$mem.cc:1619:emulate_read_first$5538[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5946 $auto$mem.cc:1619:emulate_read_first$5538[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5946 $auto$mem.cc:1619:emulate_read_first$5538[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5948 $auto$mem.cc:1619:emulate_read_first$5538[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5948 $auto$mem.cc:1619:emulate_read_first$5538[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5948 $auto$mem.cc:1619:emulate_read_first$5538[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5950 $auto$mem.cc:1619:emulate_read_first$5538[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5950 $auto$mem.cc:1619:emulate_read_first$5538[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5950 $auto$mem.cc:1619:emulate_read_first$5538[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5952 $auto$mem.cc:1619:emulate_read_first$5538[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5952 $auto$mem.cc:1619:emulate_read_first$5538[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5952 $auto$mem.cc:1619:emulate_read_first$5538[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5954 $auto$mem.cc:1619:emulate_read_first$5538[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5954 $auto$mem.cc:1619:emulate_read_first$5538[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5954 $auto$mem.cc:1619:emulate_read_first$5538[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5956 $auto$mem.cc:1619:emulate_read_first$5538[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5956 $auto$mem.cc:1619:emulate_read_first$5538[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5956 $auto$mem.cc:1619:emulate_read_first$5538[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5958 $auto$mem.cc:1619:emulate_read_first$5538[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5958 $auto$mem.cc:1619:emulate_read_first$5538[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5958 $auto$mem.cc:1619:emulate_read_first$5538[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5960 $auto$mem.cc:1619:emulate_read_first$5538[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5960 $auto$mem.cc:1619:emulate_read_first$5538[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5960 $auto$mem.cc:1619:emulate_read_first$5538[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5962 $auto$mem.cc:1619:emulate_read_first$5538[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5962 $auto$mem.cc:1619:emulate_read_first$5538[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5962 $auto$mem.cc:1619:emulate_read_first$5538[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5964 $auto$mem.cc:1619:emulate_read_first$5538[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5964 $auto$mem.cc:1619:emulate_read_first$5538[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5964 $auto$mem.cc:1619:emulate_read_first$5538[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5966 $auto$mem.cc:1619:emulate_read_first$5538[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5966 $auto$mem.cc:1619:emulate_read_first$5538[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5966 $auto$mem.cc:1619:emulate_read_first$5538[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5968 $auto$mem.cc:1619:emulate_read_first$5538[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5968 $auto$mem.cc:1619:emulate_read_first$5538[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5968 $auto$mem.cc:1619:emulate_read_first$5538[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5970 $auto$mem.cc:1619:emulate_read_first$5538[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5970 $auto$mem.cc:1619:emulate_read_first$5538[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5970 $auto$mem.cc:1619:emulate_read_first$5538[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5971 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5971 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5971 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5972 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5972 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5972 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5973 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5973 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5973 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5974 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5974 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5974 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5975 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5975 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5975 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5976 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5976 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5976 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5977 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5977 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5977 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5978 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5978 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5978 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5979 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5979 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5979 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5980 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5980 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5980 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5981 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5981 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5981 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5982 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5982 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5982 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5983 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5983 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5983 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5984 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5984 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5984 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5985 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5985 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5985 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5986 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5986 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5986 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5987 $auto$mem.cc:1622:emulate_read_first$5540:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 3 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5987 $auto$mem.cc:1622:emulate_read_first$5540:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5987 $auto$mem.cc:1622:emulate_read_first$5540:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5988 $auto$mem.cc:1620:emulate_read_first$5539[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5988 $auto$mem.cc:1620:emulate_read_first$5539[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5988 $auto$mem.cc:1620:emulate_read_first$5539[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5989 $auto$mem.cc:1620:emulate_read_first$5539[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5989 $auto$mem.cc:1620:emulate_read_first$5539[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5989 $auto$mem.cc:1620:emulate_read_first$5539[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5990 $auto$mem.cc:1620:emulate_read_first$5539[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5990 $auto$mem.cc:1620:emulate_read_first$5539[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5990 $auto$mem.cc:1620:emulate_read_first$5539[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5991 $auto$mem.cc:1620:emulate_read_first$5539[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5991 $auto$mem.cc:1620:emulate_read_first$5539[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5991 $auto$mem.cc:1620:emulate_read_first$5539[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5992 $auto$mem.cc:1620:emulate_read_first$5539[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5992 $auto$mem.cc:1620:emulate_read_first$5539[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5992 $auto$mem.cc:1620:emulate_read_first$5539[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2092 $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2092 $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2092 $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2101 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2101 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2101 $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2107 $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2107 $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2107 $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2113 $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2113 $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2113 $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2119 $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2119 $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2119 $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2125 $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2125 $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2125 $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2131 $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2131 $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2131 $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2137 $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2137 $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2137 $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2143 $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2143 $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2143 $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2149 $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2149 $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2149 $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2155 $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2155 $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2155 $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2161 $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2161 $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2161 $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2167 $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2167 $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2167 $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2173 $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2173 $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2173 $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2179 $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2179 $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2179 $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2185 $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2185 $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2185 $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2191 $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2191 $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2191 $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2197 $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2197 $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2197 $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2203 $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2203 $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2203 $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2209 $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2209 $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2209 $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2215 $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2215 $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2215 $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2221 $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2221 $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2221 $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2227 $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2227 $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2227 $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2233 $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2233 $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2233 $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2239 $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2239 $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2239 $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2245 $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2245 $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2245 $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  109 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  109 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  109 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2959 $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2959 $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2959 $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3220 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3220 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3220 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5919 $auto$mem.cc:1619:emulate_read_first$5566[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5919 from 2 modinput clk
  tree 5919 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 5919 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 5919 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 5919 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 5919 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 5919 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 5919 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 5919 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 5919 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 5919 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 5919 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 5919 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 5919 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 5919 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 5919 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 5919 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 5919 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 5919 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 5919 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 5919 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 5919 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 5919 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 5919 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 5919 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 5919 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 5919 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 5919 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 5919 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 5919 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 5919 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 5919 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 5919 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 5919 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 5919 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 5919 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  5919 $auto$mem.cc:1619:emulate_read_first$5566[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5919 $auto$mem.cc:1619:emulate_read_first$5566[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5920 $auto$mem.cc:1619:emulate_read_first$5566[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5920 $auto$mem.cc:1619:emulate_read_first$5566[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5920 $auto$mem.cc:1619:emulate_read_first$5566[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5921 $auto$mem.cc:1619:emulate_read_first$5566[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5921 $auto$mem.cc:1619:emulate_read_first$5566[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5921 $auto$mem.cc:1619:emulate_read_first$5566[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5922 $auto$mem.cc:1619:emulate_read_first$5566[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5922 $auto$mem.cc:1619:emulate_read_first$5566[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5922 $auto$mem.cc:1619:emulate_read_first$5566[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5923 $auto$mem.cc:1619:emulate_read_first$5566[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5923 $auto$mem.cc:1619:emulate_read_first$5566[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5923 $auto$mem.cc:1619:emulate_read_first$5566[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5924 $auto$mem.cc:1619:emulate_read_first$5566[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5924 $auto$mem.cc:1619:emulate_read_first$5566[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5924 $auto$mem.cc:1619:emulate_read_first$5566[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5925 $auto$mem.cc:1619:emulate_read_first$5566[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5925 $auto$mem.cc:1619:emulate_read_first$5566[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5925 $auto$mem.cc:1619:emulate_read_first$5566[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5926 $auto$mem.cc:1619:emulate_read_first$5566[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5926 $auto$mem.cc:1619:emulate_read_first$5566[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5926 $auto$mem.cc:1619:emulate_read_first$5566[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5927 $auto$mem.cc:1619:emulate_read_first$5566[20]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5927 $auto$mem.cc:1619:emulate_read_first$5566[20]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5927 $auto$mem.cc:1619:emulate_read_first$5566[20]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5928 $auto$mem.cc:1619:emulate_read_first$5566[21]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5928 $auto$mem.cc:1619:emulate_read_first$5566[21]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5928 $auto$mem.cc:1619:emulate_read_first$5566[21]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5929 $auto$mem.cc:1619:emulate_read_first$5566[22]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5929 $auto$mem.cc:1619:emulate_read_first$5566[22]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5929 $auto$mem.cc:1619:emulate_read_first$5566[22]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5930 $auto$mem.cc:1619:emulate_read_first$5566[23]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5930 $auto$mem.cc:1619:emulate_read_first$5566[23]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5930 $auto$mem.cc:1619:emulate_read_first$5566[23]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5931 $auto$mem.cc:1619:emulate_read_first$5566[24]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5931 $auto$mem.cc:1619:emulate_read_first$5566[24]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5931 $auto$mem.cc:1619:emulate_read_first$5566[24]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5932 $auto$mem.cc:1619:emulate_read_first$5566[25]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5932 $auto$mem.cc:1619:emulate_read_first$5566[25]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5932 $auto$mem.cc:1619:emulate_read_first$5566[25]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  108 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  108 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  108 $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6006 $auto$mem.cc:1622:emulate_read_first$5554:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 3 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6006 $auto$mem.cc:1622:emulate_read_first$5554:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6006 $auto$mem.cc:1622:emulate_read_first$5554:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6007 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6007 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6007 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6008 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6008 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6008 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6009 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6009 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6009 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6010 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6010 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6010 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6011 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6011 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6011 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6012 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6012 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6012 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1359 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1359 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1359 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1349 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1349 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1349 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1339 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1339 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1339 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6013 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6013 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6013 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6014 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6014 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6014 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6015 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6015 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6015 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6016 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6016 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6016 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6017 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6017 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6017 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6018 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6018 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6018 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6019 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6019 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6019 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6020 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6020 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6020 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6021 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6021 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6021 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1819 channels.control_operators.hh:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1819 channels.control_operators.hh:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1819 channels.control_operators.hh:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6022 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6022 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6022 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6023 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6023 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6023 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6024 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6024 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6024 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2403 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2403 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2403 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6025 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6025 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6025 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6026 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6026 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6026 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6027 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6027 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6027 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6028 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6028 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6028 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6029 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6029 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6029 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6030 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6030 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6030 channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3962 channels.control_operators.operator.envelope_generator.am_val_p2[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3962 channels.control_operators.operator.envelope_generator.am_val_p2[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3962 channels.control_operators.operator.envelope_generator.am_val_p2[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3964 channels.control_operators.operator.envelope_generator.am_val_p2[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3964 channels.control_operators.operator.envelope_generator.am_val_p2[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3964 channels.control_operators.operator.envelope_generator.am_val_p2[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6031 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6031 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6031 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6032 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6032 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6032 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6033 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6033 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6033 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6034 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6034 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6034 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6035 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6035 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6035 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2331 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2331 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2331 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2336 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2336 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2336 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2341 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2341 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2341 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2346 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2346 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2346 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6036 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6036 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6036 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6037 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6037 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6037 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6038 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6038 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6038 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6039 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6039 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6039 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2456 channels.control_operators.operator.envelope_generator.env_int_mem.wea:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2456 channels.control_operators.operator.envelope_generator.env_int_mem.wea:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2456 channels.control_operators.operator.envelope_generator.env_int_mem.wea:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6041 channels.control_operators.operator.phase_generator.op_type_p[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6041 channels.control_operators.operator.phase_generator.op_type_p[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6041 channels.control_operators.operator.phase_generator.op_type_p[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6043 channels.control_operators.operator.phase_generator.op_type_p[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6043 channels.control_operators.operator.phase_generator.op_type_p[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6043 channels.control_operators.operator.phase_generator.op_type_p[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6044 channels.control_operators.operator.phase_generator.op_type_p[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6044 channels.control_operators.operator.phase_generator.op_type_p[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6044 channels.control_operators.operator.phase_generator.op_type_p[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6045 channels.control_operators.operator.phase_generator.op_type_p[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6045 channels.control_operators.operator.phase_generator.op_type_p[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6045 channels.control_operators.operator.phase_generator.op_type_p[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6046 channels.control_operators.operator.phase_generator.op_type_p[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6046 channels.control_operators.operator.phase_generator.op_type_p[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6046 channels.control_operators.operator.phase_generator.op_type_p[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  682 channels.control_operators.operator.phase_generator.op_type_p[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  682 channels.control_operators.operator.phase_generator.op_type_p[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  682 channels.control_operators.operator.phase_generator.op_type_p[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  683 channels.control_operators.operator.phase_generator.op_type_p[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  683 channels.control_operators.operator.phase_generator.op_type_p[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  683 channels.control_operators.operator.phase_generator.op_type_p[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6048 channels.control_operators.operator.phase_generator.ws_post_opl_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6048 channels.control_operators.operator.phase_generator.ws_post_opl_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6048 channels.control_operators.operator.phase_generator.ws_post_opl_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6050 channels.control_operators.operator.phase_generator.ws_post_opl_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6050 channels.control_operators.operator.phase_generator.ws_post_opl_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6050 channels.control_operators.operator.phase_generator.ws_post_opl_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6051 channels.control_operators.operator.phase_generator.ws_post_opl_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 51 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6051 channels.control_operators.operator.phase_generator.ws_post_opl_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6051 channels.control_operators.operator.phase_generator.ws_post_opl_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6052 channels.control_operators.operator.phase_generator.ws_post_opl_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6052 channels.control_operators.operator.phase_generator.ws_post_opl_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6052 channels.control_operators.operator.phase_generator.ws_post_opl_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6053 channels.control_operators.operator.phase_generator.ws_post_opl_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6053 channels.control_operators.operator.phase_generator.ws_post_opl_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6053 channels.control_operators.operator.phase_generator.ws_post_opl_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6054 channels.control_operators.operator.phase_generator.ws_post_opl_p[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6054 channels.control_operators.operator.phase_generator.ws_post_opl_p[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6054 channels.control_operators.operator.phase_generator.ws_post_opl_p[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6055 channels.control_operators.operator.phase_generator.ws_post_opl_p[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6055 channels.control_operators.operator.phase_generator.ws_post_opl_p[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6055 channels.control_operators.operator.phase_generator.ws_post_opl_p[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6056 channels.control_operators.operator.phase_generator.ws_post_opl_p[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6056 channels.control_operators.operator.phase_generator.ws_post_opl_p[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6056 channels.control_operators.operator.phase_generator.ws_post_opl_p[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6057 channels.control_operators.operator.phase_generator.ws_post_opl_p[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6057 channels.control_operators.operator.phase_generator.ws_post_opl_p[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6057 channels.control_operators.operator.phase_generator.ws_post_opl_p[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6058 channels.control_operators.operator.phase_generator.ws_post_opl_p[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6058 channels.control_operators.operator.phase_generator.ws_post_opl_p[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6058 channels.control_operators.operator.phase_generator.ws_post_opl_p[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6059 channels.control_operators.operator.phase_generator.ws_post_opl_p[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6059 channels.control_operators.operator.phase_generator.ws_post_opl_p[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6059 channels.control_operators.operator.phase_generator.ws_post_opl_p[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6060 channels.control_operators.operator.phase_generator.ws_post_opl_p[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6060 channels.control_operators.operator.phase_generator.ws_post_opl_p[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6060 channels.control_operators.operator.phase_generator.ws_post_opl_p[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1720 channels.control_operators.operator.phase_generator.ws_post_opl_p[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1720 channels.control_operators.operator.phase_generator.ws_post_opl_p[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1720 channels.control_operators.operator.phase_generator.ws_post_opl_p[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1721 channels.control_operators.operator.phase_generator.ws_post_opl_p[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1721 channels.control_operators.operator.phase_generator.ws_post_opl_p[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1721 channels.control_operators.operator.phase_generator.ws_post_opl_p[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1722 channels.control_operators.operator.phase_generator.ws_post_opl_p[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1722 channels.control_operators.operator.phase_generator.ws_post_opl_p[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1722 channels.control_operators.operator.phase_generator.ws_post_opl_p[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  676 channels.control_operators.operator.phase_generator.ws_post_opl_p[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  676 channels.control_operators.operator.phase_generator.ws_post_opl_p[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  676 channels.control_operators.operator.phase_generator.ws_post_opl_p[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  679 channels.control_operators.operator.phase_generator.ws_post_opl_p[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  679 channels.control_operators.operator.phase_generator.ws_post_opl_p[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  679 channels.control_operators.operator.phase_generator.ws_post_opl_p[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  678 channels.control_operators.operator.phase_generator.ws_post_opl_p[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  678 channels.control_operators.operator.phase_generator.ws_post_opl_p[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  678 channels.control_operators.operator.phase_generator.ws_post_opl_p[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2477 channels.control_operators.operator.phase_generator.env_p5[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2477 channels.control_operators.operator.phase_generator.env_p5[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2477 channels.control_operators.operator.phase_generator.env_p5[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2482 channels.control_operators.operator.phase_generator.env_p5[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2482 channels.control_operators.operator.phase_generator.env_p5[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2482 channels.control_operators.operator.phase_generator.env_p5[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2487 channels.control_operators.operator.phase_generator.env_p5[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2487 channels.control_operators.operator.phase_generator.env_p5[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2487 channels.control_operators.operator.phase_generator.env_p5[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2492 channels.control_operators.operator.phase_generator.env_p5[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2492 channels.control_operators.operator.phase_generator.env_p5[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2492 channels.control_operators.operator.phase_generator.env_p5[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2497 channels.control_operators.operator.phase_generator.env_p5[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2497 channels.control_operators.operator.phase_generator.env_p5[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2497 channels.control_operators.operator.phase_generator.env_p5[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1718 channels.control_operators.operator.phase_generator.env_p5[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1718 channels.control_operators.operator.phase_generator.env_p5[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1718 channels.control_operators.operator.phase_generator.env_p5[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1726 channels.control_operators.operator.phase_generator.env_p5[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1726 channels.control_operators.operator.phase_generator.env_p5[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1726 channels.control_operators.operator.phase_generator.env_p5[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1731 channels.control_operators.operator.phase_generator.env_p5[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1731 channels.control_operators.operator.phase_generator.env_p5[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1731 channels.control_operators.operator.phase_generator.env_p5[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1736 channels.control_operators.operator.phase_generator.env_p5[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1736 channels.control_operators.operator.phase_generator.env_p5[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1736 channels.control_operators.operator.phase_generator.env_p5[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6061 channels.control_operators.operator.phase_generator.env_p4[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6061 channels.control_operators.operator.phase_generator.env_p4[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6061 channels.control_operators.operator.phase_generator.env_p4[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6062 channels.control_operators.operator.phase_generator.env_p4[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6062 channels.control_operators.operator.phase_generator.env_p4[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6062 channels.control_operators.operator.phase_generator.env_p4[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6063 channels.control_operators.operator.phase_generator.env_p4[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6063 channels.control_operators.operator.phase_generator.env_p4[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6063 channels.control_operators.operator.phase_generator.env_p4[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6064 channels.control_operators.operator.phase_generator.env_p4[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6064 channels.control_operators.operator.phase_generator.env_p4[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6064 channels.control_operators.operator.phase_generator.env_p4[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6065 channels.control_operators.operator.phase_generator.env_p4[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6065 channels.control_operators.operator.phase_generator.env_p4[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6065 channels.control_operators.operator.phase_generator.env_p4[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6066 channels.control_operators.operator.phase_generator.env_p4[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6066 channels.control_operators.operator.phase_generator.env_p4[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6066 channels.control_operators.operator.phase_generator.env_p4[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6067 channels.control_operators.operator.phase_generator.env_p4[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6067 channels.control_operators.operator.phase_generator.env_p4[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6067 channels.control_operators.operator.phase_generator.env_p4[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6068 channels.control_operators.operator.phase_generator.env_p4[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6068 channels.control_operators.operator.phase_generator.env_p4[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6068 channels.control_operators.operator.phase_generator.env_p4[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6069 channels.control_operators.operator.phase_generator.env_p4[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6069 channels.control_operators.operator.phase_generator.env_p4[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6069 channels.control_operators.operator.phase_generator.env_p4[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  235 channels.self[40]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  235 channels.self[40]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  235 channels.self[40]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  236 channels.self[41]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  236 channels.self[41]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  236 channels.self[41]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  232 channels.self[42]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  232 channels.self[42]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  232 channels.self[42]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  237 channels.self[43]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  237 channels.self[43]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  237 channels.self[43]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3952 channels.control_operators.operator.envelope_generator.am_val_p2[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3952 channels.control_operators.operator.envelope_generator.am_val_p2[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3952 channels.control_operators.operator.envelope_generator.am_val_p2[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3956 channels.control_operators.operator.envelope_generator.am_val_p2[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3956 channels.control_operators.operator.envelope_generator.am_val_p2[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3956 channels.control_operators.operator.envelope_generator.am_val_p2[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3958 channels.control_operators.operator.envelope_generator.am_val_p2[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3958 channels.control_operators.operator.envelope_generator.am_val_p2[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3958 channels.control_operators.operator.envelope_generator.am_val_p2[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3960 channels.control_operators.operator.envelope_generator.am_val_p2[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3960 channels.control_operators.operator.envelope_generator.am_val_p2[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3960 channels.control_operators.operator.envelope_generator.am_val_p2[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6080 channels.dac_prep.sample_l[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6080 channels.dac_prep.sample_l[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6080 channels.dac_prep.sample_l[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6082 channels.dac_prep.sample_l[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6082 channels.dac_prep.sample_l[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6082 channels.dac_prep.sample_l[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6084 channels.dac_prep.sample_l[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6084 channels.dac_prep.sample_l[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6084 channels.dac_prep.sample_l[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6086 channels.dac_prep.sample_l[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6086 channels.dac_prep.sample_l[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6086 channels.dac_prep.sample_l[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6088 channels.dac_prep.sample_l[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6088 channels.dac_prep.sample_l[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6088 channels.dac_prep.sample_l[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6090 channels.dac_prep.sample_l[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6090 channels.dac_prep.sample_l[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6090 channels.dac_prep.sample_l[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6092 channels.dac_prep.sample_l[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6092 channels.dac_prep.sample_l[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6092 channels.dac_prep.sample_l[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6094 channels.dac_prep.sample_l[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6094 channels.dac_prep.sample_l[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6094 channels.dac_prep.sample_l[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6096 channels.dac_prep.sample_l[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6096 channels.dac_prep.sample_l[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6096 channels.dac_prep.sample_l[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6098 channels.dac_prep.sample_l[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6098 channels.dac_prep.sample_l[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6098 channels.dac_prep.sample_l[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6100 channels.dac_prep.sample_l[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6100 channels.dac_prep.sample_l[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6100 channels.dac_prep.sample_l[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6102 channels.dac_prep.sample_l[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6102 channels.dac_prep.sample_l[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6102 channels.dac_prep.sample_l[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6104 channels.dac_prep.sample_l[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6104 channels.dac_prep.sample_l[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6104 channels.dac_prep.sample_l[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6106 channels.dac_prep.sample_l[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6106 channels.dac_prep.sample_l[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6106 channels.dac_prep.sample_l[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6108 channels.dac_prep.sample_l[20]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6108 channels.dac_prep.sample_l[20]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6108 channels.dac_prep.sample_l[20]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6110 channels.dac_prep.sample_l[23]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6110 channels.dac_prep.sample_l[23]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6110 channels.dac_prep.sample_l[23]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6112 channels.control_operators.operator.phase_generator.modulation_p2[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 109 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6112 from 2 modinput clk
  tree 6112 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6112 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6112 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6112 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6112 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6112 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6112 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6112 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6112 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6112 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6112 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6112 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6112 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6112 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6112 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6112 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6112 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6112 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6112 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6112 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6112 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6112 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6112 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6112 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6112 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6112 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6112 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6112 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6112 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6112 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6112 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6112 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6112 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6112 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6112 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6112 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6112 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6112 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6112 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6112 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6112 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6112 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6112 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6112 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6112 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6112 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6112 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6112 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6112 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6112 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6112 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6112 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6112 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6112 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6112 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6112 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6112 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6112 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6112 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6112 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6112 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6112 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6112 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6112 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6112 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6112 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6112 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6112 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6112 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6112 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6112 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6112 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6112 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6112 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6112 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6112 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6112 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6112 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6112 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6112 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6112 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6112 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6112 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6112 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6112 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6112 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6112 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6112 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6112 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6112 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6112 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6112 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6112 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6112 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6112 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6112 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6112 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6112 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6112 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6112 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6112 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6112 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6112 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6112 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6112 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6112 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6112 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6112 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6112 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6112 channels.control_operators.operator.phase_generator.modulation_p2[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6112 channels.control_operators.operator.phase_generator.modulation_p2[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6114 channels.control_operators.operator.phase_generator.modulation_p2[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 113 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6114 from 2 modinput clk
  tree 6114 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6114 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6114 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6114 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6114 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6114 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6114 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6114 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6114 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6114 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6114 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6114 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6114 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6114 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6114 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6114 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6114 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6114 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6114 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6114 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6114 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6114 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6114 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6114 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6114 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6114 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6114 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6114 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6114 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6114 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6114 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6114 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6114 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6114 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6114 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6114 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6114 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6114 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6114 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6114 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6114 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6114 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6114 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6114 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6114 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6114 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6114 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6114 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6114 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6114 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6114 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6114 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6114 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6114 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6114 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6114 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6114 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6114 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6114 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6114 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6114 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6114 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6114 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6114 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6114 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6114 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6114 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6114 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6114 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6114 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6114 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6114 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6114 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6114 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6114 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6114 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6114 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6114 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6114 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6114 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6114 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6114 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6114 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6114 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6114 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6114 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6114 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6114 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6114 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6114 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6114 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6114 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6114 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6114 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6114 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6114 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6114 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6114 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6114 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6114 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6114 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6114 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6114 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6114 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6114 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6114 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6114 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6114 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6114 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6114 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6114 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6114 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6114 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6114 channels.control_operators.operator.phase_generator.modulation_p2[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6114 channels.control_operators.operator.phase_generator.modulation_p2[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6116 channels.control_operators.operator.phase_generator.modulation_p2[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 117 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6116 from 2 modinput clk
  tree 6116 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6116 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6116 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6116 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6116 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6116 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6116 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6116 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6116 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6116 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6116 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6116 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6116 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6116 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6116 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6116 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6116 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6116 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6116 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6116 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6116 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6116 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6116 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6116 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6116 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6116 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6116 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6116 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6116 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6116 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6116 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6116 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6116 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6116 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6116 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6116 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6116 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6116 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6116 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6116 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6116 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6116 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6116 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6116 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6116 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6116 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6116 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6116 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6116 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6116 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6116 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6116 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6116 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6116 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6116 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6116 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6116 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6116 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6116 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6116 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6116 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6116 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6116 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6116 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6116 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6116 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6116 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6116 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6116 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6116 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6116 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6116 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6116 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6116 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6116 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6116 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6116 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6116 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6116 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6116 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6116 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6116 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6116 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6116 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6116 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6116 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6116 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6116 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6116 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6116 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6116 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6116 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6116 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6116 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6116 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6116 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6116 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6116 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6116 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6116 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6116 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6116 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6116 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6116 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6116 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6116 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6116 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6116 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6116 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6116 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6116 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6116 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6116 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6116 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6116 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6116 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6116 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6116 channels.control_operators.operator.phase_generator.modulation_p2[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6116 channels.control_operators.operator.phase_generator.modulation_p2[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6118 channels.control_operators.operator.phase_generator.modulation_p2[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6118 from 2 modinput clk
  tree 6118 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6118 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6118 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6118 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6118 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6118 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6118 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6118 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6118 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6118 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6118 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6118 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6118 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6118 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6118 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6118 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6118 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6118 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6118 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6118 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6118 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6118 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6118 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6118 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6118 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6118 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6118 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6118 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6118 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6118 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6118 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6118 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6118 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6118 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6118 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6118 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6118 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6118 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6118 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6118 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6118 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6118 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6118 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6118 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6118 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6118 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6118 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6118 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6118 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6118 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6118 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6118 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6118 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6118 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6118 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6118 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6118 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6118 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6118 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6118 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6118 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6118 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6118 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6118 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6118 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6118 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6118 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6118 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6118 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6118 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6118 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6118 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6118 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6118 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6118 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6118 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6118 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6118 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6118 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6118 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6118 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6118 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6118 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6118 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6118 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6118 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6118 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6118 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6118 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6118 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6118 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6118 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6118 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6118 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6118 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6118 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6118 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6118 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6118 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6118 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6118 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6118 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6118 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6118 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6118 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6118 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6118 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6118 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6118 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6118 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6118 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6118 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6118 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6118 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6118 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6118 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6118 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6118 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6118 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6118 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6118 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6118 channels.control_operators.operator.phase_generator.modulation_p2[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6118 channels.control_operators.operator.phase_generator.modulation_p2[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6120 channels.control_operators.operator.phase_generator.modulation_p2[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6120 from 2 modinput clk
  tree 6120 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6120 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6120 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6120 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6120 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6120 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6120 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6120 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6120 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6120 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6120 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6120 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6120 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6120 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6120 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6120 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6120 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6120 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6120 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6120 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6120 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6120 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6120 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6120 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6120 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6120 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6120 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6120 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6120 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6120 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6120 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6120 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6120 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6120 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6120 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6120 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6120 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6120 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6120 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6120 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6120 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6120 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6120 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6120 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6120 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6120 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6120 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6120 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6120 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6120 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6120 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6120 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6120 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6120 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6120 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6120 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6120 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6120 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6120 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6120 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6120 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6120 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6120 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6120 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6120 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6120 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6120 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6120 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6120 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6120 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6120 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6120 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6120 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6120 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6120 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6120 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6120 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6120 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6120 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6120 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6120 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6120 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6120 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6120 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6120 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6120 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6120 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6120 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6120 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6120 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6120 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6120 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6120 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6120 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6120 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6120 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6120 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6120 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6120 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6120 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6120 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6120 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6120 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6120 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6120 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6120 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6120 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6120 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6120 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6120 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6120 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6120 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6120 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6120 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6120 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6120 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6120 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6120 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6120 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6120 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6120 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6120 channels.control_operators.operator.phase_generator.modulation_p2[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6120 channels.control_operators.operator.phase_generator.modulation_p2[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6122 channels.control_operators.operator.phase_generator.modulation_p2[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6122 from 2 modinput clk
  tree 6122 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6122 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6122 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6122 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6122 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6122 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6122 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6122 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6122 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6122 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6122 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6122 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6122 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6122 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6122 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6122 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6122 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6122 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6122 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6122 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6122 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6122 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6122 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6122 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6122 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6122 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6122 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6122 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6122 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6122 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6122 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6122 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6122 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6122 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6122 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6122 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6122 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6122 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6122 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6122 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6122 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6122 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6122 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6122 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6122 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6122 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6122 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6122 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6122 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6122 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6122 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6122 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6122 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6122 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6122 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6122 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6122 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6122 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6122 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6122 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6122 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6122 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6122 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6122 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6122 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6122 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6122 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6122 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6122 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6122 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6122 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6122 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6122 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6122 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6122 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6122 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6122 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6122 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6122 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6122 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6122 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6122 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6122 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6122 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6122 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6122 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6122 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6122 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6122 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6122 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6122 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6122 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6122 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6122 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6122 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6122 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6122 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6122 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6122 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6122 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6122 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6122 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6122 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6122 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6122 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6122 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6122 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6122 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6122 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6122 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6122 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6122 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6122 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6122 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6122 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6122 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6122 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6122 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6122 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6122 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6122 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6122 channels.control_operators.operator.phase_generator.modulation_p2[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6122 channels.control_operators.operator.phase_generator.modulation_p2[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6124 channels.control_operators.operator.phase_generator.modulation_p2[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6124 from 2 modinput clk
  tree 6124 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6124 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6124 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6124 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6124 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6124 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6124 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6124 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6124 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6124 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6124 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6124 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6124 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6124 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6124 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6124 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6124 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6124 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6124 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6124 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6124 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6124 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6124 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6124 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6124 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6124 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6124 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6124 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6124 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6124 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6124 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6124 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6124 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6124 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6124 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6124 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6124 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6124 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6124 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6124 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6124 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6124 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6124 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6124 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6124 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6124 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6124 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6124 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6124 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6124 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6124 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6124 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6124 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6124 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6124 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6124 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6124 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6124 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6124 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6124 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6124 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6124 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6124 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6124 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6124 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6124 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6124 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6124 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6124 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6124 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6124 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6124 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6124 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6124 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6124 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6124 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6124 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6124 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6124 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6124 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6124 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6124 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6124 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6124 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6124 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6124 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6124 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6124 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6124 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6124 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6124 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6124 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6124 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6124 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6124 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6124 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6124 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6124 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6124 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6124 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6124 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6124 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6124 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6124 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6124 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6124 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6124 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6124 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6124 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6124 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6124 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6124 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6124 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6124 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6124 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6124 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6124 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6124 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6124 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6124 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6124 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6124 channels.control_operators.operator.phase_generator.modulation_p2[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6124 channels.control_operators.operator.phase_generator.modulation_p2[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6126 channels.control_operators.operator.phase_generator.modulation_p2[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6126 from 2 modinput clk
  tree 6126 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6126 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6126 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6126 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6126 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6126 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6126 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6126 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6126 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6126 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6126 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6126 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6126 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6126 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6126 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6126 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6126 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6126 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6126 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6126 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6126 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6126 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6126 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6126 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6126 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6126 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6126 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6126 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6126 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6126 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6126 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6126 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6126 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6126 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6126 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6126 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6126 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6126 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6126 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6126 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6126 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6126 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6126 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6126 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6126 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6126 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6126 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6126 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6126 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6126 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6126 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6126 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6126 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6126 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6126 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6126 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6126 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6126 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6126 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6126 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6126 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6126 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6126 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6126 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6126 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6126 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6126 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6126 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6126 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6126 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6126 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6126 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6126 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6126 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6126 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6126 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6126 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6126 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6126 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6126 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6126 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6126 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6126 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6126 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6126 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6126 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6126 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6126 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6126 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6126 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6126 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6126 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6126 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6126 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6126 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6126 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6126 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6126 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6126 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6126 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6126 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6126 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6126 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6126 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6126 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6126 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6126 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6126 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6126 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6126 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6126 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6126 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6126 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6126 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6126 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6126 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6126 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6126 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6126 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6126 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6126 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6126 channels.control_operators.operator.phase_generator.modulation_p2[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6126 channels.control_operators.operator.phase_generator.modulation_p2[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6128 channels.control_operators.operator.phase_generator.modulation_p2[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6128 from 2 modinput clk
  tree 6128 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6128 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6128 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6128 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6128 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6128 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6128 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6128 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6128 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6128 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6128 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6128 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6128 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6128 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6128 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6128 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6128 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6128 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6128 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6128 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6128 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6128 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6128 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6128 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6128 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6128 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6128 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6128 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6128 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6128 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6128 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6128 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6128 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6128 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6128 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6128 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6128 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6128 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6128 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6128 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6128 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6128 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6128 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6128 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6128 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6128 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6128 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6128 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6128 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6128 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6128 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6128 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6128 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6128 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6128 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6128 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6128 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6128 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6128 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6128 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6128 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6128 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6128 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6128 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6128 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6128 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6128 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6128 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6128 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6128 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6128 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6128 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6128 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6128 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6128 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6128 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6128 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6128 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6128 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6128 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6128 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6128 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6128 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6128 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6128 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6128 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6128 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6128 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6128 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6128 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6128 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6128 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6128 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6128 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6128 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6128 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6128 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6128 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6128 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6128 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6128 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6128 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6128 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6128 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6128 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6128 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6128 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6128 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6128 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6128 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6128 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6128 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6128 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6128 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6128 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6128 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6128 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6128 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6128 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6128 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6128 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6128 channels.control_operators.operator.phase_generator.modulation_p2[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6128 channels.control_operators.operator.phase_generator.modulation_p2[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6130 channels.control_operators.operator.phase_generator.modulation_p2[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 121 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6130 from 2 modinput clk
  tree 6130 from 84 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.use_feedback_p1
  tree 6130 from 86 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[1]
  tree 6130 from 88 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[0]
  tree 6130 from 92 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[4]
  tree 6130 from 93 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[3]
  tree 6130 from 94 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.op_num_p[2]
  tree 6130 from 101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]
  tree 6130 from 102 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[2]
  tree 6130 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6130 from 104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]
  tree 6130 from 105 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[3]
  tree 6130 from 106 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]
  tree 6130 from 107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[1]
  tree 6130 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6130 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6130 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6130 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6130 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6130 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6130 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6130 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6130 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6130 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6130 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6130 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6130 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6130 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6130 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6130 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6130 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6130 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6130 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6130 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6130 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6130 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6130 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6130 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6130 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6130 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6130 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6130 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6130 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6130 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6130 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6130 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6130 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6130 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6130 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6130 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6130 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6130 from 2173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36552$abc$33365$auto$blifparse.cc:535:parse_blif$34429.A[1]
  tree 6130 from 2176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36549$abc$33365$auto$blifparse.cc:535:parse_blif$34430.A[1]
  tree 6130 from 2179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36540$abc$33365$auto$blifparse.cc:535:parse_blif$34431.A[1]
  tree 6130 from 2182 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36538$abc$33365$auto$blifparse.cc:535:parse_blif$34432.A[1]
  tree 6130 from 2185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36536$abc$33365$auto$blifparse.cc:535:parse_blif$34433.A[1]
  tree 6130 from 2188 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36964$abc$33365$auto$blifparse.cc:535:parse_blif$34434.A[1]
  tree 6130 from 2191 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36547$abc$33365$auto$blifparse.cc:535:parse_blif$34435.A[1]
  tree 6130 from 2194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36544$abc$33365$auto$blifparse.cc:535:parse_blif$34436.A[1]
  tree 6130 from 2197 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36535$abc$33365$auto$blifparse.cc:535:parse_blif$34437.A[1]
  tree 6130 from 2200 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36533$abc$33365$auto$blifparse.cc:535:parse_blif$34438.A[1]
  tree 6130 from 2203 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36531$abc$33365$auto$blifparse.cc:535:parse_blif$34439.A[1]
  tree 6130 from 2206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36965$abc$33365$auto$blifparse.cc:535:parse_blif$34440.A[1]
  tree 6130 from 2209 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36542$abc$33365$auto$blifparse.cc:535:parse_blif$34441.A[1]
  tree 6130 from 2212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36539$abc$33365$auto$blifparse.cc:535:parse_blif$34442.A[1]
  tree 6130 from 2215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36530$abc$33365$auto$blifparse.cc:535:parse_blif$34443.A[1]
  tree 6130 from 2218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36528$abc$33365$auto$blifparse.cc:535:parse_blif$34444.A[1]
  tree 6130 from 2221 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36527$abc$33365$auto$blifparse.cc:535:parse_blif$34445.A[1]
  tree 6130 from 2224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36966$abc$33365$auto$blifparse.cc:535:parse_blif$34446.A[1]
  tree 6130 from 2227 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36537$abc$33365$auto$blifparse.cc:535:parse_blif$34447.A[1]
  tree 6130 from 2230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36534$abc$33365$auto$blifparse.cc:535:parse_blif$34448.A[1]
  tree 6130 from 2233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36526$abc$33365$auto$blifparse.cc:535:parse_blif$34449.A[1]
  tree 6130 from 2236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36524$abc$33365$auto$blifparse.cc:535:parse_blif$34450.A[1]
  tree 6130 from 2239 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36523$abc$33365$auto$blifparse.cc:535:parse_blif$34451.A[1]
  tree 6130 from 2242 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[1]
  tree 6130 from 2245 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36532$abc$33365$auto$blifparse.cc:535:parse_blif$34453.A[1]
  tree 6130 from 2248 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36529$abc$33365$auto$blifparse.cc:535:parse_blif$34454.A[1]
  tree 6130 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6130 from 2398 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[1]
  tree 6130 from 2399 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[4]
  tree 6130 from 2400 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.bank_num_p1
  tree 6130 from 2401 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[3]
  tree 6130 from 2402 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[0]
  tree 6130 from 2403 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob
  tree 6130 from 2404 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob
  tree 6130 from 2405 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[2]
  tree 6130 from 2406 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.connection_sel_p1[5]
  tree 6130 from 2409 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt_p1
  tree 6130 from 2410 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]
  tree 6130 from 2411 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob[0]
  tree 6130 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6130 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6130 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6130 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6130 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6130 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6130 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6130 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6130 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6130 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6130 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6130 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6130 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6130 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6130 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6130 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6130 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6130 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6130 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6130 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6130 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6130 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6130 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6130 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6130 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6130 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6130 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6130 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6130 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6130 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6130 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6130 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6130 channels.control_operators.operator.phase_generator.modulation_p2[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6130 channels.control_operators.operator.phase_generator.modulation_p2[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1741 channels.control_operators.operator.phase_generator.final_phase_p4[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1741 channels.control_operators.operator.phase_generator.final_phase_p4[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1741 channels.control_operators.operator.phase_generator.final_phase_p4[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1744 channels.control_operators.operator.phase_generator.final_phase_p4[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 3 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1744 channels.control_operators.operator.phase_generator.final_phase_p4[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1744 channels.control_operators.operator.phase_generator.final_phase_p4[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1746 channels.control_operators.operator.phase_generator.final_phase_p4[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1746 channels.control_operators.operator.phase_generator.final_phase_p4[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1746 channels.control_operators.operator.phase_generator.final_phase_p4[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1748 channels.control_operators.operator.phase_generator.final_phase_p4[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 5 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1748 channels.control_operators.operator.phase_generator.final_phase_p4[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1748 channels.control_operators.operator.phase_generator.final_phase_p4[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1750 channels.control_operators.operator.phase_generator.final_phase_p4[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1750 channels.control_operators.operator.phase_generator.final_phase_p4[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1750 channels.control_operators.operator.phase_generator.final_phase_p4[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1752 channels.control_operators.operator.phase_generator.final_phase_p4[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1752 channels.control_operators.operator.phase_generator.final_phase_p4[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1752 channels.control_operators.operator.phase_generator.final_phase_p4[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1754 channels.control_operators.operator.phase_generator.final_phase_p4[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1754 channels.control_operators.operator.phase_generator.final_phase_p4[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1754 channels.control_operators.operator.phase_generator.final_phase_p4[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1756 channels.control_operators.operator.phase_generator.final_phase_p4[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 9 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1756 channels.control_operators.operator.phase_generator.final_phase_p4[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1756 channels.control_operators.operator.phase_generator.final_phase_p4[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1776 channels.control_operators.operator.phase_generator.final_phase_p4[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1776 channels.control_operators.operator.phase_generator.final_phase_p4[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1776 channels.control_operators.operator.phase_generator.final_phase_p4[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1742 channels.control_operators.operator.phase_generator.final_phase_p4[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 11 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1742 channels.control_operators.operator.phase_generator.final_phase_p4[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1742 channels.control_operators.operator.phase_generator.final_phase_p4[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  677 channels.control_operators.operator.phase_generator.final_phase_p5[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  677 channels.control_operators.operator.phase_generator.final_phase_p5[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  677 channels.control_operators.operator.phase_generator.final_phase_p5[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  640 channels.control_operators.operator.phase_generator.final_phase_p5[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  640 channels.control_operators.operator.phase_generator.final_phase_p5[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  640 channels.control_operators.operator.phase_generator.final_phase_p5[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  621 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 25 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 621 from 2 modinput clk
  tree 621 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 621 from 1718 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[5]
  tree 621 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 621 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 621 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 621 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 621 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 621 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 621 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 621 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 621 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 621 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 621 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 621 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 621 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 621 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 621 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 621 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 621 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 621 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 621 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 621 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 621 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 621 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
  tree 621 from 4075 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]
OK1  621 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  621 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  618 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 27 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 618 from 2 modinput clk
  tree 618 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 618 from 1718 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[5]
  tree 618 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 618 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 618 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 618 from 1726 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[6]
  tree 618 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 618 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 618 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 618 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 618 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 618 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 618 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 618 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 618 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 618 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 618 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 618 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 618 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 618 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 618 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 618 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 618 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 618 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 618 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
  tree 618 from 4075 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]
  tree 618 from 4077 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]
OK1  618 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  618 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  613 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 29 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 613 from 2 modinput clk
  tree 613 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 613 from 1718 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[5]
  tree 613 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 613 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 613 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 613 from 1726 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[6]
  tree 613 from 1731 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[7]
  tree 613 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 613 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 613 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 613 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 613 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 613 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 613 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 613 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 613 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 613 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 613 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 613 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 613 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 613 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 613 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 613 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 613 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 613 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 613 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
  tree 613 from 4075 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]
  tree 613 from 4077 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]
  tree 613 from 4079 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]
OK1  613 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  613 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  622 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 31 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 622 from 2 modinput clk
  tree 622 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 622 from 1718 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[5]
  tree 622 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 622 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 622 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 622 from 1726 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[6]
  tree 622 from 1731 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[7]
  tree 622 from 1736 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[8]
  tree 622 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 622 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 622 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 622 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 622 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 622 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 622 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 622 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 622 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 622 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 622 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 622 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 622 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 622 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 622 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 622 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 622 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 622 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 622 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
  tree 622 from 4075 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]
  tree 622 from 4077 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]
  tree 622 from 4079 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]
  tree 622 from 4081 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[11]
OK1  622 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  622 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  623 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 31 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 623 from 2 modinput clk
  tree 623 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 623 from 1718 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[5]
  tree 623 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 623 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 623 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 623 from 1726 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[6]
  tree 623 from 1731 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[7]
  tree 623 from 1736 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[8]
  tree 623 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 623 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 623 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 623 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 623 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 623 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 623 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 623 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 623 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 623 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 623 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 623 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 623 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 623 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 623 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 623 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 623 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 623 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 623 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
  tree 623 from 4075 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]
  tree 623 from 4077 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]
  tree 623 from 4079 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]
  tree 623 from 4081 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[11]
OK1  623 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  623 channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2410 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2410 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2410 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  106 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  106 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  106 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  101 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  101 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  101 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  104 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  104 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  104 channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6131 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6131 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6131 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6132 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6132 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6132 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6133 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6133 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6133 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6134 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6134 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6134 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6135 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6135 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6135 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6136 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6136 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6136 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6137 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6137 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6137 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6138 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6138 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6138 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6139 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6139 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6139 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6140 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6141 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6142 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6143 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6144 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6145 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6146 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6147 channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6148 channels.control_operators.operator.phase_generator.op_type_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6148 channels.control_operators.operator.phase_generator.op_type_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6148 channels.control_operators.operator.phase_generator.op_type_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6149 channels.control_operators.operator.phase_generator.op_type_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6149 channels.control_operators.operator.phase_generator.op_type_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6149 channels.control_operators.operator.phase_generator.op_type_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6150 channels.control_operators.operator.phase_generator.op_type_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6150 channels.control_operators.operator.phase_generator.op_type_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6150 channels.control_operators.operator.phase_generator.op_type_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6040 channels.control_operators.operator.phase_generator.op_type_p[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6040 channels.control_operators.operator.phase_generator.op_type_p[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6040 channels.control_operators.operator.phase_generator.op_type_p[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6042 channels.control_operators.operator.phase_generator.op_type_p[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6042 channels.control_operators.operator.phase_generator.op_type_p[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6042 channels.control_operators.operator.phase_generator.op_type_p[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6152 channels.control_operators.operator.envelope_generator.tl_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6152 channels.control_operators.operator.envelope_generator.tl_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6152 channels.control_operators.operator.envelope_generator.tl_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6154 channels.control_operators.operator.envelope_generator.tl_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6154 channels.control_operators.operator.envelope_generator.tl_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6154 channels.control_operators.operator.envelope_generator.tl_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6156 channels.control_operators.operator.envelope_generator.tl_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6156 channels.control_operators.operator.envelope_generator.tl_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6156 channels.control_operators.operator.envelope_generator.tl_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6158 channels.control_operators.operator.envelope_generator.tl_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6158 channels.control_operators.operator.envelope_generator.tl_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6158 channels.control_operators.operator.envelope_generator.tl_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6160 channels.control_operators.operator.envelope_generator.tl_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6160 channels.control_operators.operator.envelope_generator.tl_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6160 channels.control_operators.operator.envelope_generator.tl_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6162 channels.control_operators.operator.envelope_generator.tl_p[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6162 channels.control_operators.operator.envelope_generator.tl_p[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6162 channels.control_operators.operator.envelope_generator.tl_p[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3034 channels.control_operators.operator.envelope_generator.tl_p[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3034 channels.control_operators.operator.envelope_generator.tl_p[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3034 channels.control_operators.operator.envelope_generator.tl_p[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3038 channels.control_operators.operator.envelope_generator.tl_p[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3038 channels.control_operators.operator.envelope_generator.tl_p[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3038 channels.control_operators.operator.envelope_generator.tl_p[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3042 channels.control_operators.operator.envelope_generator.tl_p[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3042 channels.control_operators.operator.envelope_generator.tl_p[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3042 channels.control_operators.operator.envelope_generator.tl_p[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3046 channels.control_operators.operator.envelope_generator.tl_p[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3046 channels.control_operators.operator.envelope_generator.tl_p[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3046 channels.control_operators.operator.envelope_generator.tl_p[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3050 channels.control_operators.operator.envelope_generator.tl_p[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3050 channels.control_operators.operator.envelope_generator.tl_p[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3050 channels.control_operators.operator.envelope_generator.tl_p[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3054 channels.control_operators.operator.envelope_generator.tl_p[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3054 channels.control_operators.operator.envelope_generator.tl_p[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3054 channels.control_operators.operator.envelope_generator.tl_p[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6070 channels.control_operators.operator.env_p3[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6070 channels.control_operators.operator.env_p3[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6070 channels.control_operators.operator.env_p3[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6071 channels.control_operators.operator.env_p3[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6071 channels.control_operators.operator.env_p3[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6071 channels.control_operators.operator.env_p3[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6072 channels.control_operators.operator.env_p3[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6072 channels.control_operators.operator.env_p3[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6072 channels.control_operators.operator.env_p3[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6073 channels.control_operators.operator.env_p3[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6073 channels.control_operators.operator.env_p3[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6073 channels.control_operators.operator.env_p3[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6074 channels.control_operators.operator.env_p3[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6074 channels.control_operators.operator.env_p3[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6074 channels.control_operators.operator.env_p3[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6075 channels.control_operators.operator.env_p3[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6075 channels.control_operators.operator.env_p3[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6075 channels.control_operators.operator.env_p3[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6076 channels.control_operators.operator.env_p3[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6076 channels.control_operators.operator.env_p3[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6076 channels.control_operators.operator.env_p3[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6077 channels.control_operators.operator.env_p3[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6077 channels.control_operators.operator.env_p3[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6077 channels.control_operators.operator.env_p3[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6078 channels.control_operators.operator.env_p3[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 79 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6078 channels.control_operators.operator.env_p3[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6078 channels.control_operators.operator.env_p3[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6163 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6164 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6165 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6166 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6167 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6168 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6169 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6170 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3025 from 2 modinput clk
  tree 3025 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3025 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3025 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3025 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3025 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3025 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3025 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3025 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3025 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3025 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3025 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3025 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3025 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3025 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3025 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3025 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3025 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3025 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3025 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3025 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3025 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3025 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3025 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3025 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3025 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3025 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3025 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3025 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3025 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3025 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3025 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3025 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3025 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3025 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3025 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3025 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3025 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3025 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3025 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3025 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3025 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3025 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3025 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3025 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3025 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3025 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3025 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3025 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3025 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3025 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3025 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3025 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3025 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3025 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3028 from 2 modinput clk
  tree 3028 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3028 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3028 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3028 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3028 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3028 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3028 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3028 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3028 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3028 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3028 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3028 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3028 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3028 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3028 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3028 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3028 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3028 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3028 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3028 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3028 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3028 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3028 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3028 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3028 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3028 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3028 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3028 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3028 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3028 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3028 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3028 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3028 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3028 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3028 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3028 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3028 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3028 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3028 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3028 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3028 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3028 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3028 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3028 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3028 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3028 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3028 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3028 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3028 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3028 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3028 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3028 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3028 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3028 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3033 from 2 modinput clk
  tree 3033 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3033 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3033 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3033 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3033 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3033 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3033 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3033 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3033 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3033 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3033 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3033 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3033 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3033 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3033 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3033 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3033 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3033 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3033 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3033 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3033 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3033 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3033 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3033 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3033 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3033 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3033 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3033 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3033 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3033 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3033 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3033 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3033 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3033 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3033 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3033 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3033 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3033 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3033 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3033 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3033 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3033 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3033 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3033 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3033 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3033 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3033 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3033 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3033 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3033 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3033 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3033 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3033 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3033 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3037 from 2 modinput clk
  tree 3037 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3037 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3037 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3037 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3037 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3037 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3037 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3037 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3037 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3037 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3037 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3037 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3037 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3037 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3037 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3037 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3037 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3037 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3037 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3037 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3037 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3037 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3037 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3037 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3037 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3037 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3037 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3037 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3037 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3037 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3037 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3037 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3037 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3037 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3037 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3037 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3037 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3037 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3037 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3037 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3037 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3037 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3037 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3037 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3037 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3037 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3037 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3037 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3037 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3037 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3037 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3037 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3037 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3037 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3041 from 2 modinput clk
  tree 3041 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3041 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3041 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3041 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3041 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3041 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3041 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3041 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3041 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3041 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3041 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3041 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3041 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3041 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3041 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3041 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3041 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3041 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3041 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3041 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3041 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3041 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3041 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3041 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3041 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3041 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3041 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3041 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3041 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3041 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3041 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3041 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3041 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3041 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3041 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3041 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3041 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3041 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3041 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3041 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3041 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3041 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3041 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3041 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3041 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3041 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3041 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3041 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3041 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3041 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3041 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3041 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3041 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3041 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3045 from 2 modinput clk
  tree 3045 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3045 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3045 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3045 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3045 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3045 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3045 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3045 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3045 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3045 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3045 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3045 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3045 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3045 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3045 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3045 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3045 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3045 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3045 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3045 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3045 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3045 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3045 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3045 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3045 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3045 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3045 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3045 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3045 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3045 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3045 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3045 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3045 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3045 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3045 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3045 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3045 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3045 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3045 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3045 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3045 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3045 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3045 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3045 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3045 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3045 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3045 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3045 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3045 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3045 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3045 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3045 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3045 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3045 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3049 from 2 modinput clk
  tree 3049 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3049 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3049 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3049 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3049 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3049 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3049 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3049 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3049 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3049 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3049 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3049 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3049 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3049 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3049 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3049 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3049 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3049 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3049 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3049 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3049 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3049 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3049 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3049 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3049 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3049 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3049 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3049 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3049 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3049 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3049 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3049 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3049 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3049 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3049 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3049 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3049 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3049 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3049 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3049 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3049 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3049 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3049 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3049 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3049 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3049 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3049 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3049 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3049 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3049 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3049 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3049 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3049 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3049 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  3053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 3053 from 2 modinput clk
  tree 3053 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 3053 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 3053 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 3053 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 3053 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 3053 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 3053 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 3053 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 3053 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 3053 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 3053 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 3053 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 3053 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 3053 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 3053 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 3053 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 3053 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 3053 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 3053 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 3053 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 3053 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 3053 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 3053 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 3053 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 3053 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 3053 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 3053 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 3053 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 3053 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 3053 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 3053 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 3053 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 3053 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 3053 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 3053 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 3053 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 3053 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 3053 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 3053 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 3053 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 3053 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 3053 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 3053 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 3053 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 3053 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 3053 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 3053 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 3053 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 3053 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 3053 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 3053 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 3053 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 3053 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  3053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3053 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  4914 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 53 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 4914 from 2 modinput clk
  tree 4914 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 4914 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 4914 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 4914 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 4914 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 4914 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 4914 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 4914 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 4914 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 4914 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 4914 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 4914 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 4914 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 4914 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 4914 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 4914 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 4914 from 1925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[0]
  tree 4914 from 1930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.wea
  tree 4914 from 1935 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[1]
  tree 4914 from 1936 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[2]
  tree 4914 from 1937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[3]
  tree 4914 from 1938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.state_mem.dia[0]
  tree 4914 from 1943 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[1]
  tree 4914 from 1949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[2]
  tree 4914 from 1955 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[3]
  tree 4914 from 1961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[4]
  tree 4914 from 1967 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[5]
  tree 4914 from 1973 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[6]
  tree 4914 from 1979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[7]
  tree 4914 from 1985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_p1[8]
  tree 4914 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 4914 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 4914 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 4914 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 4914 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 4914 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 4914 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 4914 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 4914 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 4914 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 4914 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 4914 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 4914 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 4914 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 4914 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 4914 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 4914 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 4914 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 4914 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 4914 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 4914 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 4914 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 4914 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  4914 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4914 channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1925 channels.control_operators.operator.envelope_generator.env_int_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1925 channels.control_operators.operator.envelope_generator.env_int_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1925 channels.control_operators.operator.envelope_generator.env_int_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1943 channels.control_operators.operator.envelope_generator.env_int_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1943 channels.control_operators.operator.envelope_generator.env_int_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1943 channels.control_operators.operator.envelope_generator.env_int_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1949 channels.control_operators.operator.envelope_generator.env_int_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1949 channels.control_operators.operator.envelope_generator.env_int_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1949 channels.control_operators.operator.envelope_generator.env_int_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1955 channels.control_operators.operator.envelope_generator.env_int_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1955 channels.control_operators.operator.envelope_generator.env_int_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1955 channels.control_operators.operator.envelope_generator.env_int_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1961 channels.control_operators.operator.envelope_generator.env_int_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1961 channels.control_operators.operator.envelope_generator.env_int_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1961 channels.control_operators.operator.envelope_generator.env_int_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1967 channels.control_operators.operator.envelope_generator.env_int_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1967 channels.control_operators.operator.envelope_generator.env_int_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1967 channels.control_operators.operator.envelope_generator.env_int_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1973 channels.control_operators.operator.envelope_generator.env_int_p1[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1973 channels.control_operators.operator.envelope_generator.env_int_p1[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1973 channels.control_operators.operator.envelope_generator.env_int_p1[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1979 channels.control_operators.operator.envelope_generator.env_int_p1[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1979 channels.control_operators.operator.envelope_generator.env_int_p1[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1979 channels.control_operators.operator.envelope_generator.env_int_p1[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1985 channels.control_operators.operator.envelope_generator.env_int_p1[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 42 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1985 channels.control_operators.operator.envelope_generator.env_int_p1[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1985 channels.control_operators.operator.envelope_generator.env_int_p1[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  331 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  331 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  331 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  329 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 50 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  329 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  329 channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4012 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 30 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4012 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4012 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4015 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 30 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4015 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4015 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4018 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 30 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4018 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4018 channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6173 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6173 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6173 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6174 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6174 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6174 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6175 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6175 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6175 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6176 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6176 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6176 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6177 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6177 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6177 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6178 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6178 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6178 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6179 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6179 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6179 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6180 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6180 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6180 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  145 channels.state[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 11 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  145 channels.state[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  145 channels.state[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  146 channels.state[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  146 channels.state[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  146 channels.state[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  142 channels.state[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  142 channels.state[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  142 channels.state[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  143 channels.state[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  143 channels.state[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  143 channels.state[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2307 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2307 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2307 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2313 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2313 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2313 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  488 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  488 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  488 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  491 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  491 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  491 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  486 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  486 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  486 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  487 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  487 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  487 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  484 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  484 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  484 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  481 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1429 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  481 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  481 channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6181 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6181 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6181 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6182 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6182 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6182 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6183 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6183 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6183 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6184 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6184 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6184 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6185 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6185 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6185 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6186 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6186 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6186 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6187 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6187 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6187 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6188 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6188 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6188 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5941 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 38 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5941 from 2 modinput clk
  tree 5941 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5941 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5941 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5941 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5941 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5941 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5941 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5941 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5941 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5941 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5941 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5941 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5941 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5941 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5941 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5941 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5941 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5941 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5941 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5941 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5941 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5941 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5941 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5941 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5941 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5941 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5941 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5941 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5941 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5941 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5941 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5941 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5941 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5941 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5941 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5941 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5941 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5941 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5941 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5941 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5943 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5943 from 2 modinput clk
  tree 5943 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5943 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5943 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5943 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5943 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5943 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5943 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5943 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5943 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5943 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5943 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5943 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5943 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5943 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5943 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5943 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5943 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5943 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5943 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5943 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5943 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5943 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5943 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5943 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5943 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5943 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5943 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5943 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5943 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5943 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5943 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5943 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5943 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5943 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5943 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5943 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5943 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5943 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5943 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5943 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5943 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5945 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5945 from 2 modinput clk
  tree 5945 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5945 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5945 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5945 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5945 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5945 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5945 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5945 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5945 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5945 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5945 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5945 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5945 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5945 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5945 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5945 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5945 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5945 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5945 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5945 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5945 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5945 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5945 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5945 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5945 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5945 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5945 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5945 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5945 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5945 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5945 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5945 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5945 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5945 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5945 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5945 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5945 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5945 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5945 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5945 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5945 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5947 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5947 from 2 modinput clk
  tree 5947 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5947 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5947 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5947 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5947 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5947 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5947 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5947 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5947 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5947 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5947 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5947 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5947 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5947 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5947 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5947 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5947 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5947 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5947 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5947 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5947 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5947 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5947 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5947 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5947 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5947 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5947 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5947 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5947 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5947 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5947 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5947 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5947 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5947 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5947 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5947 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5947 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5947 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5947 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5947 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5947 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5949 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5949 from 2 modinput clk
  tree 5949 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5949 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5949 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5949 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5949 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5949 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5949 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5949 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5949 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5949 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5949 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5949 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5949 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5949 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5949 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5949 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5949 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5949 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5949 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5949 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5949 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5949 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5949 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5949 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5949 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5949 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5949 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5949 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5949 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5949 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5949 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5949 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5949 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5949 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5949 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5949 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5949 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5949 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5949 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5949 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5949 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5951 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5951 from 2 modinput clk
  tree 5951 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5951 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5951 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5951 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5951 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5951 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5951 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5951 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5951 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5951 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5951 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5951 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5951 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5951 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5951 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5951 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5951 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5951 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5951 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5951 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5951 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5951 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5951 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5951 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5951 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5951 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5951 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5951 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5951 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5951 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5951 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5951 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5951 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5951 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5951 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5951 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5951 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5951 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5951 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5951 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5951 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5953 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5953 from 2 modinput clk
  tree 5953 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5953 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5953 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5953 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5953 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5953 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5953 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5953 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5953 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5953 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5953 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5953 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5953 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5953 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5953 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5953 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5953 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5953 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5953 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5953 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5953 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5953 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5953 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5953 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5953 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5953 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5953 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5953 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5953 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5953 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5953 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5953 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5953 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5953 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5953 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5953 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5953 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5953 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5953 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5953 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5953 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5955 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5955 from 2 modinput clk
  tree 5955 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5955 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5955 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5955 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5955 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5955 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5955 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5955 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5955 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5955 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5955 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5955 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5955 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5955 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5955 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5955 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5955 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5955 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5955 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5955 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5955 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5955 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5955 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5955 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5955 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5955 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5955 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5955 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5955 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5955 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5955 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5955 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5955 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5955 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5955 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5955 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5955 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5955 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5955 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5955 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5955 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5957 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5957 from 2 modinput clk
  tree 5957 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5957 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5957 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5957 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5957 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5957 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5957 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5957 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5957 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5957 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5957 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5957 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5957 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5957 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5957 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5957 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5957 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5957 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5957 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5957 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5957 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5957 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5957 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5957 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5957 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5957 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5957 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5957 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5957 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5957 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5957 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5957 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5957 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5957 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5957 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5957 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5957 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5957 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5957 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5957 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5957 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5959 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5959 from 2 modinput clk
  tree 5959 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5959 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5959 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5959 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5959 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5959 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5959 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5959 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5959 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5959 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5959 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5959 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5959 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5959 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5959 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5959 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5959 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5959 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5959 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5959 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5959 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5959 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5959 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5959 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5959 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5959 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5959 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5959 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5959 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5959 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5959 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5959 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5959 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5959 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5959 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5959 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5959 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5959 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5959 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5959 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5959 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5961 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5961 from 2 modinput clk
  tree 5961 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5961 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5961 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5961 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5961 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5961 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5961 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5961 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5961 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5961 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5961 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5961 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5961 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5961 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5961 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5961 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5961 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5961 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5961 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5961 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5961 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5961 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5961 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5961 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5961 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5961 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5961 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5961 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5961 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5961 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5961 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5961 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5961 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5961 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5961 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5961 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5961 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5961 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5961 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5961 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5961 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5963 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5963 from 2 modinput clk
  tree 5963 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5963 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5963 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5963 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5963 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5963 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5963 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5963 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5963 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5963 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5963 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5963 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5963 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5963 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5963 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5963 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5963 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5963 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5963 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5963 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5963 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5963 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5963 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5963 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5963 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5963 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5963 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5963 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5963 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5963 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5963 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5963 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5963 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5963 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5963 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5963 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5963 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5963 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5963 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5963 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5963 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5965 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5965 from 2 modinput clk
  tree 5965 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5965 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5965 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5965 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5965 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5965 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5965 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5965 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5965 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5965 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5965 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5965 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5965 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5965 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5965 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5965 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5965 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5965 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5965 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5965 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5965 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5965 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5965 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5965 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5965 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5965 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5965 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5965 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5965 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5965 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5965 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5965 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5965 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5965 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5965 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5965 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5965 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5965 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5965 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5965 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5965 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5967 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5967 from 2 modinput clk
  tree 5967 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5967 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5967 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5967 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5967 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5967 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5967 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5967 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5967 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5967 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5967 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5967 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5967 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5967 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5967 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5967 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5967 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5967 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5967 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5967 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5967 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5967 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5967 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5967 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5967 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5967 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5967 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5967 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5967 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5967 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5967 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5967 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5967 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5967 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5967 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5967 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5967 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5967 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5967 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5967 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5967 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5969 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 39 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5969 from 2 modinput clk
  tree 5969 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 5969 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 5969 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 5969 from 481 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]
  tree 5969 from 484 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]
  tree 5969 from 486 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]
  tree 5969 from 487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]
  tree 5969 from 488 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]
  tree 5969 from 491 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]
  tree 5969 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 5969 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 5969 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 5969 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 5969 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 5969 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 5969 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 5969 from 1995 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.key_on_pulse_p[0]
  tree 5969 from 5942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[0]
  tree 5969 from 5944 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[1]
  tree 5969 from 5946 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[2]
  tree 5969 from 5948 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[3]
  tree 5969 from 5950 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[4]
  tree 5969 from 5952 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[5]
  tree 5969 from 5954 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[6]
  tree 5969 from 5956 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[7]
  tree 5969 from 5958 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[8]
  tree 5969 from 5960 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[9]
  tree 5969 from 5962 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[10]
  tree 5969 from 5964 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[11]
  tree 5969 from 5966 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[12]
  tree 5969 from 5968 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[13]
  tree 5969 from 5970 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5538[14]
  tree 5969 from 5987 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5540
  tree 5969 from 5988 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[0]
  tree 5969 from 5989 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[1]
  tree 5969 from 5990 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[2]
  tree 5969 from 5991 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[3]
  tree 5969 from 5992 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1620:emulate_read_first$5539[4]
  tree 5969 from 6006 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1622:emulate_read_first$5554
OK1  5969 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5969 channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1938 channels.control_operators.operator.envelope_generator.state_mem.dia[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 546 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1938 channels.control_operators.operator.envelope_generator.state_mem.dia[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1938 channels.control_operators.operator.envelope_generator.state_mem.dia[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1935 channels.control_operators.operator.envelope_generator.state_mem.dia[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 722 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1935 channels.control_operators.operator.envelope_generator.state_mem.dia[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1935 channels.control_operators.operator.envelope_generator.state_mem.dia[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1936 channels.control_operators.operator.envelope_generator.state_mem.dia[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 622 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1936 channels.control_operators.operator.envelope_generator.state_mem.dia[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1936 channels.control_operators.operator.envelope_generator.state_mem.dia[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1937 channels.control_operators.operator.envelope_generator.state_mem.dia[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 266 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1937 channels.control_operators.operator.envelope_generator.state_mem.dia[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1937 channels.control_operators.operator.envelope_generator.state_mem.dia[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6189 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1294 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6189 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6189 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2454 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2454 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2454 channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6190 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6190 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6190 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6191 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6191 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6191 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6192 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6192 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6192 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6193 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6193 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6193 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6194 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6194 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6194 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6195 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6195 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6195 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6196 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6196 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6196 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6197 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6197 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6197 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6198 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6198 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6198 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6199 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6199 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6199 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6200 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6200 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6200 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6201 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6201 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6201 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6202 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6202 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6202 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6203 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6203 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6203 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6204 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6204 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6204 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6205 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6205 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6205 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  686 channels.control_operators.operator.envelope_generator.state_mem.state[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  686 channels.control_operators.operator.envelope_generator.state_mem.state[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 8 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  686 channels.control_operators.operator.envelope_generator.state_mem.state[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6206 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6206 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6206 channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6207 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6207 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6207 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6208 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6208 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6208 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6209 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6209 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6209 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6210 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6210 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6210 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6211 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6211 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6211 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6212 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6212 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6212 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6213 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6213 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6213 channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  448 channels.control_operators.operator.envelope_generator.tremolo.dam_p1:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  448 channels.control_operators.operator.envelope_generator.tremolo.dam_p1:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  448 channels.control_operators.operator.envelope_generator.tremolo.dam_p1:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  171 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  171 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  171 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  164 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  164 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  164 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  165 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  165 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  165 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  166 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  166 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  166 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  169 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  169 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  169 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  170 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  170 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  170 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  168 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  168 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  168 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  167 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  167 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  167 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  162 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  162 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  162 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  163 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  163 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  163 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  157 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  157 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  157 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  158 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  158 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  158 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  160 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  160 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  160 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  161 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 14 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  161 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  161 channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  231 channels.self[49]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  231 channels.self[49]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  231 channels.self[49]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4045 channels.control_operators.operator.phase_generator.modulation_shifted_p3[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4045 channels.control_operators.operator.phase_generator.modulation_shifted_p3[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4045 channels.control_operators.operator.phase_generator.modulation_shifted_p3[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4047 channels.control_operators.operator.phase_generator.modulation_shifted_p3[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4047 channels.control_operators.operator.phase_generator.modulation_shifted_p3[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4047 channels.control_operators.operator.phase_generator.modulation_shifted_p3[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4049 channels.control_operators.operator.phase_generator.modulation_shifted_p3[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4049 channels.control_operators.operator.phase_generator.modulation_shifted_p3[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4049 channels.control_operators.operator.phase_generator.modulation_shifted_p3[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4051 channels.control_operators.operator.phase_generator.modulation_shifted_p3[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4051 channels.control_operators.operator.phase_generator.modulation_shifted_p3[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4051 channels.control_operators.operator.phase_generator.modulation_shifted_p3[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4053 channels.control_operators.operator.phase_generator.modulation_shifted_p3[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4053 channels.control_operators.operator.phase_generator.modulation_shifted_p3[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4053 channels.control_operators.operator.phase_generator.modulation_shifted_p3[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4055 channels.control_operators.operator.phase_generator.modulation_shifted_p3[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4055 channels.control_operators.operator.phase_generator.modulation_shifted_p3[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4055 channels.control_operators.operator.phase_generator.modulation_shifted_p3[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4057 channels.control_operators.operator.phase_generator.modulation_shifted_p3[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4057 channels.control_operators.operator.phase_generator.modulation_shifted_p3[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4057 channels.control_operators.operator.phase_generator.modulation_shifted_p3[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4059 channels.control_operators.operator.phase_generator.modulation_shifted_p3[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4059 channels.control_operators.operator.phase_generator.modulation_shifted_p3[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4059 channels.control_operators.operator.phase_generator.modulation_shifted_p3[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4061 channels.control_operators.operator.phase_generator.modulation_shifted_p3[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4061 channels.control_operators.operator.phase_generator.modulation_shifted_p3[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4061 channels.control_operators.operator.phase_generator.modulation_shifted_p3[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4063 channels.control_operators.operator.phase_generator.modulation_shifted_p3[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4063 channels.control_operators.operator.phase_generator.modulation_shifted_p3[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4063 channels.control_operators.operator.phase_generator.modulation_shifted_p3[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  218 channels.self[20]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 104 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 218 from 2 modinput clk
  tree 218 from 111 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]
  tree 218 from 112 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]
  tree 218 from 113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.operator_out_mem.bankb_p[1]
  tree 218 from 137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.sample_clk_en
  tree 218 from 142 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[2]
  tree 218 from 143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[3]
  tree 218 from 145 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[0]
  tree 218 from 146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.state[1]
  tree 218 from 218 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[20]
  tree 218 from 225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.is_new
  tree 218 from 231 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[49]
  tree 218 from 232 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[42]
  tree 218 from 233 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[4]
  tree 218 from 234 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[5]
  tree 218 from 235 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[40]
  tree 218 from 236 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[41]
  tree 218 from 237 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[43]
  tree 218 from 351 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[50]
  tree 218 from 355 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[63]
  tree 218 from 593 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[44]
  tree 218 from 597 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[76]
  tree 218 from 716 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.ryt
  tree 218 from 908 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[3]
  tree 218 from 909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[0]
  tree 218 from 911 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[2]
  tree 218 from 912 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.connection_sel[1]
  tree 218 from 938 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[45]
  tree 218 from 942 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[46]
  tree 218 from 949 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[47]
  tree 218 from 953 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.self[48]
  tree 218 from 2307 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][0]
  tree 218 from 2331 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][0]
  tree 218 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 218 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 218 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 218 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 218 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 218 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 218 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 218 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 218 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 218 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 218 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 218 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 218 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 218 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 218 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 218 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 218 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 218 from 5176 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][4]
  tree 218 from 5178 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8][6]
  tree 218 from 5829 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][4]
  tree 218 from 5831 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7][6]
  tree 218 from 5900 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][4]
  tree 218 from 5902 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6][6]
  tree 218 from 5905 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][4]
  tree 218 from 5907 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5][6]
  tree 218 from 5909 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4]
  tree 218 from 5913 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][4]
  tree 218 from 5915 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4][6]
  tree 218 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 218 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 218 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 218 from 5933 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5]
  tree 218 from 5937 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][4]
  tree 218 from 5939 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5][6]
  tree 218 from 5971 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6]
  tree 218 from 5975 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][4]
  tree 218 from 5977 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6][6]
  tree 218 from 5979 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7]
  tree 218 from 5983 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][4]
  tree 218 from 5985 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7][6]
  tree 218 from 6032 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][4]
  tree 218 from 6034 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][6]
  tree 218 from 6036 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][4]
  tree 218 from 6038 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8][6]
  tree 218 from 6131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7]
  tree 218 from 6134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6]
  tree 218 from 6137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5]
  tree 218 from 6173 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3]
  tree 218 from 6177 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][4]
  tree 218 from 6179 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3][6]
  tree 218 from 6181 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2]
  tree 218 from 6185 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][4]
  tree 218 from 6187 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2][6]
  tree 218 from 6190 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1]
  tree 218 from 6194 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][4]
  tree 218 from 6196 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1][6]
  tree 218 from 6198 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4]
  tree 218 from 6202 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][4]
  tree 218 from 6204 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4][6]
  tree 218 from 6206 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0]
  tree 218 from 6210 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][4]
  tree 218 from 6212 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0][6]
  tree 218 from 6215 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]
  tree 218 from 6217 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]
  tree 218 from 6219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]
  tree 218 from 6223 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]
  tree 218 from 6225 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]
  tree 218 from 6228 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]
  tree 218 from 6230 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]
  tree 218 from 6317 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]
  tree 218 from 6320 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]
  tree 218 from 6323 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]
OK1  218 channels.self[20]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  218 channels.self[20]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1818 channels.control_operators.operator.hh_edge_detect.in_r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1818 channels.control_operators.operator.hh_edge_detect.in_r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1818 channels.control_operators.operator.hh_edge_detect.in_r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1833 channels.control_operators.operator.tc_edge_detect.in_r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1833 channels.control_operators.operator.tc_edge_detect.in_r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1833 channels.control_operators.operator.tc_edge_detect.in_r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1820 channels.control_operators.operator.tom_edge_detect.in_r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1820 channels.control_operators.operator.tom_edge_detect.in_r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1820 channels.control_operators.operator.tom_edge_detect.in_r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1825 channels.control_operators.operator.sd_edge_detect.in_r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1825 channels.control_operators.operator.sd_edge_detect.in_r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1825 channels.control_operators.operator.sd_edge_detect.in_r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1831 channels.control_operators.operator.bd_edge_detect.in_r0:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1831 channels.control_operators.operator.bd_edge_detect.in_r0:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1831 channels.control_operators.operator.bd_edge_detect.in_r0:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6214 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6214 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6214 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6215 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6215 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6215 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6216 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6216 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6216 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6217 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6217 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6217 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6218 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6218 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6218 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2414 channels.control_operators.modulation_out_p1[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2414 from 2 modinput clk
  tree 2414 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2414 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2414 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2414 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2414 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2414 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2414 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2414 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2414 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2414 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2414 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2414 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2414 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2414 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2414 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2414 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2414 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2414 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2414 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2414 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2414 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2414 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2414 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2414 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2414 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2414 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2414 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2414 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2414 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2414 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2414 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2414 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2414 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2414 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2414 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2414 channels.control_operators.modulation_out_p1[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2414 channels.control_operators.modulation_out_p1[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2416 channels.control_operators.modulation_out_p1[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2416 from 2 modinput clk
  tree 2416 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2416 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2416 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2416 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2416 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2416 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2416 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2416 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2416 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2416 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2416 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2416 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2416 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2416 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2416 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2416 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2416 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2416 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2416 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2416 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2416 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2416 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2416 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2416 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2416 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2416 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2416 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2416 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2416 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2416 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2416 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2416 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2416 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2416 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2416 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2416 channels.control_operators.modulation_out_p1[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2416 channels.control_operators.modulation_out_p1[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2418 channels.control_operators.modulation_out_p1[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2418 from 2 modinput clk
  tree 2418 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2418 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2418 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2418 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2418 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2418 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2418 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2418 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2418 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2418 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2418 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2418 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2418 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2418 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2418 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2418 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2418 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2418 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2418 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2418 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2418 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2418 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2418 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2418 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2418 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2418 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2418 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2418 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2418 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2418 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2418 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2418 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2418 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2418 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2418 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2418 channels.control_operators.modulation_out_p1[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2418 channels.control_operators.modulation_out_p1[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2420 channels.control_operators.modulation_out_p1[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2420 from 2 modinput clk
  tree 2420 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2420 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2420 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2420 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2420 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2420 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2420 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2420 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2420 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2420 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2420 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2420 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2420 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2420 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2420 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2420 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2420 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2420 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2420 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2420 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2420 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2420 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2420 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2420 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2420 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2420 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2420 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2420 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2420 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2420 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2420 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2420 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2420 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2420 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2420 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2420 channels.control_operators.modulation_out_p1[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2420 channels.control_operators.modulation_out_p1[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2422 channels.control_operators.modulation_out_p1[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2422 from 2 modinput clk
  tree 2422 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2422 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2422 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2422 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2422 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2422 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2422 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2422 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2422 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2422 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2422 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2422 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2422 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2422 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2422 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2422 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2422 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2422 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2422 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2422 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2422 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2422 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2422 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2422 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2422 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2422 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2422 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2422 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2422 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2422 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2422 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2422 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2422 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2422 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2422 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2422 channels.control_operators.modulation_out_p1[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2422 channels.control_operators.modulation_out_p1[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2424 channels.control_operators.modulation_out_p1[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2424 from 2 modinput clk
  tree 2424 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2424 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2424 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2424 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2424 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2424 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2424 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2424 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2424 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2424 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2424 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2424 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2424 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2424 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2424 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2424 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2424 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2424 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2424 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2424 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2424 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2424 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2424 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2424 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2424 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2424 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2424 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2424 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2424 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2424 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2424 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2424 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2424 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2424 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2424 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2424 channels.control_operators.modulation_out_p1[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2424 channels.control_operators.modulation_out_p1[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2426 channels.control_operators.modulation_out_p1[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2426 from 2 modinput clk
  tree 2426 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2426 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2426 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2426 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2426 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2426 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2426 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2426 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2426 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2426 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2426 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2426 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2426 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2426 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2426 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2426 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2426 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2426 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2426 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2426 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2426 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2426 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2426 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2426 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2426 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2426 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2426 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2426 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2426 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2426 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2426 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2426 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2426 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2426 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2426 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2426 channels.control_operators.modulation_out_p1[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2426 channels.control_operators.modulation_out_p1[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2428 channels.control_operators.modulation_out_p1[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2428 from 2 modinput clk
  tree 2428 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2428 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2428 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2428 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2428 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2428 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2428 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2428 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2428 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2428 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2428 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2428 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2428 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2428 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2428 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2428 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2428 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2428 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2428 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2428 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2428 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2428 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2428 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2428 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2428 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2428 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2428 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2428 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2428 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2428 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2428 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2428 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2428 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2428 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2428 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2428 channels.control_operators.modulation_out_p1[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2428 channels.control_operators.modulation_out_p1[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  2430 channels.control_operators.modulation_out_p1[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2430 from 2 modinput clk
  tree 2430 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2430 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2430 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2430 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2430 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2430 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2430 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2430 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2430 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2430 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2430 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2430 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2430 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2430 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2430 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2430 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2430 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2430 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2430 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2430 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2430 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2430 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2430 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2430 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2430 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2430 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2430 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2430 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2430 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2430 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2430 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2430 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2430 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2430 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2430 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2430 channels.control_operators.modulation_out_p1[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2430 channels.control_operators.modulation_out_p1[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5917 $auto$mem.cc:1619:emulate_read_first$5566[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5917 from 2 modinput clk
  tree 5917 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 5917 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 5917 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 5917 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 5917 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 5917 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 5917 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 5917 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 5917 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 5917 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 5917 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 5917 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 5917 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 5917 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 5917 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 5917 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 5917 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 5917 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 5917 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 5917 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 5917 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 5917 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 5917 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 5917 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 5917 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 5917 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 5917 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 5917 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 5917 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 5917 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 5917 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 5917 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 5917 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 5917 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 5917 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  5917 $auto$mem.cc:1619:emulate_read_first$5566[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5917 $auto$mem.cc:1619:emulate_read_first$5566[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  5918 $auto$mem.cc:1619:emulate_read_first$5566[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 5918 from 2 modinput clk
  tree 5918 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 5918 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 5918 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 5918 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 5918 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 5918 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 5918 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 5918 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 5918 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 5918 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 5918 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 5918 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 5918 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 5918 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 5918 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 5918 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 5918 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 5918 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 5918 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 5918 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 5918 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 5918 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 5918 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 5918 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 5918 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 5918 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 5918 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 5918 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 5918 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 5918 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 5918 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 5918 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 5918 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 5918 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 5918 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  5918 $auto$mem.cc:1619:emulate_read_first$5566[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5918 $auto$mem.cc:1619:emulate_read_first$5566[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3219 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3219 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3219 $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2961 $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2961 $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2961 $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3224 $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3224 $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3224 $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3222 $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3222 $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3222 $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  111 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  111 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 5 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  111 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6219 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6219 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6219 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6220 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6220 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6220 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6221 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6221 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6221 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6222 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6222 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6222 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6223 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6223 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6223 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6224 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6224 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6224 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6225 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6225 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6225 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6226 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6226 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6226 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  112 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  112 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 5 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  112 $techmap35794$abc$33365$auto$blifparse.cc:535:parse_blif$33381.A[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6227 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6227 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6227 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6228 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6228 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6228 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6229 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6229 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6229 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6230 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6230 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6230 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6231 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6231 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6231 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4653 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 30 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4653 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4653 channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6232 channels.control_operators.operator.feedback_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6232 from 2 modinput clk
  tree 6232 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6232 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6232 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6232 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6232 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6232 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6232 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6232 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6232 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6232 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6232 from 2092 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36561$abc$33365$auto$blifparse.cc:535:parse_blif$34403.A[0]
  tree 6232 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6232 from 2096 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36959$abc$33365$auto$blifparse.cc:535:parse_blif$34404.A[0]
  tree 6232 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6232 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6232 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6232 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6232 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6232 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6232 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6232 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6232 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6232 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6232 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6232 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6232 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6232 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6232 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6232 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6232 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6232 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6232 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6232 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6232 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6232 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6232 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6232 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6232 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6232 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6232 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6232 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6232 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6232 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6232 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6232 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6232 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6232 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6232 channels.control_operators.operator.feedback_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6232 channels.control_operators.operator.feedback_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6233 channels.control_operators.operator.feedback_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6233 from 2 modinput clk
  tree 6233 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6233 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6233 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6233 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6233 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6233 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6233 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6233 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6233 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6233 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6233 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6233 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6233 from 2101 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[1]
  tree 6233 from 2104 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36571$abc$33365$auto$blifparse.cc:535:parse_blif$34406.A[1]
  tree 6233 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6233 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6233 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6233 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6233 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6233 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6233 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6233 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6233 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6233 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6233 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6233 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6233 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6233 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6233 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6233 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6233 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6233 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6233 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6233 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6233 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6233 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6233 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6233 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6233 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6233 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6233 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6233 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6233 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6233 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6233 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6233 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6233 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6233 channels.control_operators.operator.feedback_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6233 channels.control_operators.operator.feedback_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6234 channels.control_operators.operator.feedback_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6234 from 2 modinput clk
  tree 6234 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6234 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6234 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6234 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6234 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6234 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6234 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6234 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6234 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6234 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6234 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6234 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6234 from 2107 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36560$abc$33365$auto$blifparse.cc:535:parse_blif$34407.A[1]
  tree 6234 from 2110 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36558$abc$33365$auto$blifparse.cc:535:parse_blif$34408.A[1]
  tree 6234 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6234 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6234 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6234 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6234 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6234 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6234 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6234 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6234 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6234 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6234 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6234 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6234 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6234 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6234 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6234 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6234 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6234 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6234 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6234 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6234 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6234 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6234 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6234 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6234 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6234 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6234 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6234 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6234 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6234 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6234 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6234 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6234 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6234 channels.control_operators.operator.feedback_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6234 channels.control_operators.operator.feedback_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6235 channels.control_operators.operator.feedback_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6235 from 2 modinput clk
  tree 6235 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6235 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6235 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6235 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6235 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6235 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6235 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6235 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6235 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6235 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6235 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6235 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6235 from 2113 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36556$abc$33365$auto$blifparse.cc:535:parse_blif$34409.A[1]
  tree 6235 from 2116 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36960$abc$33365$auto$blifparse.cc:535:parse_blif$34410.A[1]
  tree 6235 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6235 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6235 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6235 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6235 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6235 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6235 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6235 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6235 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6235 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6235 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6235 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6235 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6235 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6235 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6235 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6235 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6235 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6235 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6235 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6235 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6235 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6235 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6235 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6235 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6235 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6235 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6235 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6235 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6235 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6235 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6235 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6235 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6235 channels.control_operators.operator.feedback_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6235 channels.control_operators.operator.feedback_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6236 channels.control_operators.operator.feedback_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6236 from 2 modinput clk
  tree 6236 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6236 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6236 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6236 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6236 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6236 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6236 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6236 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6236 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6236 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6236 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6236 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6236 from 2119 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36565$abc$33365$auto$blifparse.cc:535:parse_blif$34411.A[1]
  tree 6236 from 2122 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36563$abc$33365$auto$blifparse.cc:535:parse_blif$34412.A[1]
  tree 6236 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6236 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6236 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6236 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6236 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6236 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6236 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6236 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6236 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6236 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6236 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6236 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6236 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6236 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6236 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6236 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6236 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6236 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6236 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6236 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6236 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6236 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6236 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6236 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6236 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6236 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6236 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6236 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6236 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6236 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6236 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6236 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6236 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6236 channels.control_operators.operator.feedback_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6236 channels.control_operators.operator.feedback_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6237 channels.control_operators.operator.feedback_p[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6237 from 2 modinput clk
  tree 6237 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6237 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6237 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6237 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6237 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6237 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6237 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6237 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6237 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6237 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6237 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6237 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6237 from 2125 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36555$abc$33365$auto$blifparse.cc:535:parse_blif$34413.A[1]
  tree 6237 from 2128 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36553$abc$33365$auto$blifparse.cc:535:parse_blif$34414.A[1]
  tree 6237 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6237 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6237 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6237 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6237 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6237 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6237 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6237 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6237 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6237 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6237 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6237 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6237 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6237 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6237 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6237 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6237 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6237 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6237 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6237 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6237 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6237 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6237 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6237 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6237 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6237 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6237 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6237 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6237 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6237 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6237 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6237 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6237 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6237 channels.control_operators.operator.feedback_p[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6237 channels.control_operators.operator.feedback_p[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6238 channels.control_operators.operator.feedback_p[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6238 from 2 modinput clk
  tree 6238 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6238 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6238 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6238 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6238 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6238 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6238 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6238 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6238 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6238 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6238 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6238 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6238 from 2131 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36551$abc$33365$auto$blifparse.cc:535:parse_blif$34415.A[1]
  tree 6238 from 2134 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36961$abc$33365$auto$blifparse.cc:535:parse_blif$34416.A[1]
  tree 6238 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6238 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6238 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6238 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6238 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6238 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6238 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6238 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6238 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6238 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6238 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6238 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6238 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6238 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6238 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6238 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6238 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6238 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6238 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6238 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6238 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6238 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6238 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6238 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6238 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6238 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6238 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6238 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6238 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6238 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6238 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6238 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6238 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6238 channels.control_operators.operator.feedback_p[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6238 channels.control_operators.operator.feedback_p[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6239 channels.control_operators.operator.feedback_p[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6239 from 2 modinput clk
  tree 6239 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6239 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6239 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6239 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6239 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6239 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6239 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6239 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6239 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6239 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6239 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6239 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6239 from 2137 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36562$abc$33365$auto$blifparse.cc:535:parse_blif$34417.A[1]
  tree 6239 from 2140 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36559$abc$33365$auto$blifparse.cc:535:parse_blif$34418.A[1]
  tree 6239 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6239 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6239 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6239 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6239 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6239 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6239 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6239 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6239 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6239 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6239 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6239 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6239 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6239 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6239 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6239 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6239 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6239 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6239 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6239 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6239 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6239 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6239 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6239 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6239 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6239 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6239 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6239 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6239 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6239 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6239 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6239 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6239 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6239 channels.control_operators.operator.feedback_p[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6239 channels.control_operators.operator.feedback_p[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6240 channels.control_operators.operator.feedback_p[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6240 from 2 modinput clk
  tree 6240 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6240 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6240 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6240 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6240 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6240 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6240 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6240 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6240 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6240 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6240 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6240 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6240 from 2143 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36550$abc$33365$auto$blifparse.cc:535:parse_blif$34419.A[1]
  tree 6240 from 2146 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36548$abc$33365$auto$blifparse.cc:535:parse_blif$34420.A[1]
  tree 6240 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6240 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6240 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6240 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6240 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6240 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6240 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6240 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6240 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6240 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6240 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6240 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6240 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6240 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6240 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6240 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6240 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6240 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6240 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6240 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6240 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6240 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6240 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6240 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6240 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6240 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6240 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6240 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6240 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6240 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6240 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6240 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6240 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6240 channels.control_operators.operator.feedback_p[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6240 channels.control_operators.operator.feedback_p[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6241 channels.control_operators.operator.feedback_p[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6241 from 2 modinput clk
  tree 6241 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6241 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6241 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6241 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6241 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6241 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6241 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6241 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6241 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6241 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6241 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6241 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6241 from 2149 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36546$abc$33365$auto$blifparse.cc:535:parse_blif$34421.A[1]
  tree 6241 from 2152 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36962$abc$33365$auto$blifparse.cc:535:parse_blif$34422.A[1]
  tree 6241 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6241 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6241 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6241 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6241 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6241 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6241 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6241 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6241 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6241 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6241 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6241 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6241 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6241 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6241 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6241 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6241 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6241 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6241 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6241 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6241 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6241 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6241 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6241 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6241 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6241 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6241 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6241 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6241 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6241 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6241 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6241 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6241 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6241 channels.control_operators.operator.feedback_p[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6241 channels.control_operators.operator.feedback_p[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6242 channels.control_operators.operator.feedback_p[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6242 from 2 modinput clk
  tree 6242 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6242 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6242 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6242 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6242 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6242 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6242 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6242 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6242 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6242 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6242 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6242 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6242 from 2155 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36557$abc$33365$auto$blifparse.cc:535:parse_blif$34423.A[1]
  tree 6242 from 2158 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36554$abc$33365$auto$blifparse.cc:535:parse_blif$34424.A[1]
  tree 6242 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6242 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6242 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6242 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6242 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6242 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6242 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6242 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6242 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6242 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6242 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6242 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6242 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6242 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6242 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6242 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6242 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6242 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6242 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6242 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6242 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6242 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6242 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6242 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6242 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6242 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6242 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6242 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6242 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6242 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6242 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6242 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6242 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6242 channels.control_operators.operator.feedback_p[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6242 channels.control_operators.operator.feedback_p[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6243 channels.control_operators.operator.feedback_p[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6243 from 2 modinput clk
  tree 6243 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6243 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6243 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6243 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6243 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6243 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6243 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6243 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6243 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6243 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6243 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6243 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6243 from 2161 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36545$abc$33365$auto$blifparse.cc:535:parse_blif$34425.A[1]
  tree 6243 from 2164 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36543$abc$33365$auto$blifparse.cc:535:parse_blif$34426.A[1]
  tree 6243 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6243 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6243 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6243 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6243 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6243 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6243 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6243 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6243 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6243 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6243 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6243 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6243 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6243 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6243 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6243 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6243 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6243 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6243 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6243 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6243 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6243 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6243 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6243 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6243 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6243 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6243 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6243 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6243 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6243 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6243 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6243 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6243 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6243 channels.control_operators.operator.feedback_p[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6243 channels.control_operators.operator.feedback_p[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
BAD  6244 channels.control_operators.operator.feedback_p[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 47 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 6244 from 2 modinput clk
  tree 6244 from 103 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.env_int_mem.banka
  tree 6244 from 108 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[0]
  tree 6244 from 109 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35788$abc$33365$auto$blifparse.cc:535:parse_blif$33380.A[1]
  tree 6244 from 568 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.delay_counter
  tree 6244 from 572 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[0]
  tree 6244 from 573 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[1]
  tree 6244 from 574 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[2]
  tree 6244 from 575 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[3]
  tree 6244 from 576 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[4]
  tree 6244 from 577 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.state[5]
  tree 6244 from 2094 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36574$abc$33365$auto$blifparse.cc:535:parse_blif$34405.A[2]
  tree 6244 from 2098 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36967$abc$33365$auto$blifparse.cc:535:parse_blif$34452.A[2]
  tree 6244 from 2167 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36541$abc$33365$auto$blifparse.cc:535:parse_blif$34427.A[1]
  tree 6244 from 2170 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36963$abc$33365$auto$blifparse.cc:535:parse_blif$34428.A[1]
  tree 6244 from 2387 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[0]
  tree 6244 from 2414 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[1]
  tree 6244 from 2416 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[2]
  tree 6244 from 2418 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[3]
  tree 6244 from 2420 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[4]
  tree 6244 from 2422 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[5]
  tree 6244 from 2424 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[6]
  tree 6244 from 2426 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[7]
  tree 6244 from 2428 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[8]
  tree 6244 from 2430 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.modulation_out_p1[9]
  tree 6244 from 2959 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap37037$abc$33365$auto$blifparse.cc:535:parse_blif$35010.A[1]
  tree 6244 from 2961 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35819$abc$33365$auto$blifparse.cc:535:parse_blif$35011.A[1]
  tree 6244 from 2963 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36058$abc$33365$auto$blifparse.cc:535:parse_blif$35012.A[1]
  tree 6244 from 3219 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[0]
  tree 6244 from 3220 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35818$abc$33365$auto$blifparse.cc:535:parse_blif$35217.A[2]
  tree 6244 from 3222 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap35820$abc$33365$auto$blifparse.cc:535:parse_blif$35218.A[0]
  tree 6244 from 3224 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $techmap36057$abc$33365$auto$blifparse.cc:535:parse_blif$35219.A[0]
  tree 6244 from 5917 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[10]
  tree 6244 from 5918 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[11]
  tree 6244 from 5919 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[12]
  tree 6244 from 5920 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[13]
  tree 6244 from 5921 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[14]
  tree 6244 from 5922 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[15]
  tree 6244 from 5923 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[16]
  tree 6244 from 5924 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[17]
  tree 6244 from 5925 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[18]
  tree 6244 from 5926 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[19]
  tree 6244 from 5927 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[20]
  tree 6244 from 5928 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[21]
  tree 6244 from 5929 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[22]
  tree 6244 from 5930 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[23]
  tree 6244 from 5931 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[24]
  tree 6244 from 5932 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name $auto$mem.cc:1619:emulate_read_first$5566[25]
OK1  6244 channels.control_operators.operator.feedback_p[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6244 channels.control_operators.operator.feedback_p[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6245 channels.control_operators.operator.feedback_p[26]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6245 channels.control_operators.operator.feedback_p[26]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6245 channels.control_operators.operator.feedback_p[26]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6246 channels.control_operators.operator.feedback_p[27]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6246 channels.control_operators.operator.feedback_p[27]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6246 channels.control_operators.operator.feedback_p[27]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6247 channels.control_operators.operator.feedback_p[28]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6247 channels.control_operators.operator.feedback_p[28]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6247 channels.control_operators.operator.feedback_p[28]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6248 channels.control_operators.operator.feedback_p[29]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6248 channels.control_operators.operator.feedback_p[29]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6248 channels.control_operators.operator.feedback_p[29]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6249 channels.control_operators.operator.feedback_p[30]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6249 channels.control_operators.operator.feedback_p[30]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6249 channels.control_operators.operator.feedback_p[30]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6250 channels.control_operators.operator.feedback_p[31]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6250 channels.control_operators.operator.feedback_p[31]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6250 channels.control_operators.operator.feedback_p[31]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6251 channels.control_operators.operator.feedback_p[32]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6251 channels.control_operators.operator.feedback_p[32]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6251 channels.control_operators.operator.feedback_p[32]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6252 channels.control_operators.operator.feedback_p[33]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6252 channels.control_operators.operator.feedback_p[33]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6252 channels.control_operators.operator.feedback_p[33]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6253 channels.control_operators.operator.feedback_p[34]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6253 channels.control_operators.operator.feedback_p[34]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6253 channels.control_operators.operator.feedback_p[34]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6254 channels.control_operators.operator.feedback_p[35]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6254 channels.control_operators.operator.feedback_p[35]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6254 channels.control_operators.operator.feedback_p[35]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6255 channels.control_operators.operator.feedback_p[36]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6255 channels.control_operators.operator.feedback_p[36]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6255 channels.control_operators.operator.feedback_p[36]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6256 channels.control_operators.operator.feedback_p[37]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6256 channels.control_operators.operator.feedback_p[37]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6256 channels.control_operators.operator.feedback_p[37]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6257 channels.control_operators.operator.feedback_p[38]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6257 channels.control_operators.operator.feedback_p[38]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6257 channels.control_operators.operator.feedback_p[38]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6258 channels.control_operators.operator.feedback_p[52]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6258 channels.control_operators.operator.feedback_p[52]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6258 channels.control_operators.operator.feedback_p[52]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6259 channels.control_operators.operator.feedback_p[53]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6259 channels.control_operators.operator.feedback_p[53]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6259 channels.control_operators.operator.feedback_p[53]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6260 channels.control_operators.operator.feedback_p[54]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6260 channels.control_operators.operator.feedback_p[54]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6260 channels.control_operators.operator.feedback_p[54]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6261 channels.control_operators.operator.feedback_p[55]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6261 channels.control_operators.operator.feedback_p[55]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6261 channels.control_operators.operator.feedback_p[55]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6262 channels.control_operators.operator.feedback_p[56]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6262 channels.control_operators.operator.feedback_p[56]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6262 channels.control_operators.operator.feedback_p[56]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6263 channels.control_operators.operator.feedback_p[57]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6263 channels.control_operators.operator.feedback_p[57]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6263 channels.control_operators.operator.feedback_p[57]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6264 channels.control_operators.operator.feedback_p[58]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6264 channels.control_operators.operator.feedback_p[58]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6264 channels.control_operators.operator.feedback_p[58]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6265 channels.control_operators.operator.feedback_p[59]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6265 channels.control_operators.operator.feedback_p[59]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6265 channels.control_operators.operator.feedback_p[59]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6266 channels.control_operators.operator.feedback_p[60]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6266 channels.control_operators.operator.feedback_p[60]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6266 channels.control_operators.operator.feedback_p[60]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6267 channels.control_operators.operator.feedback_p[61]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6267 channels.control_operators.operator.feedback_p[61]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6267 channels.control_operators.operator.feedback_p[61]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6268 channels.control_operators.operator.feedback_p[62]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6268 channels.control_operators.operator.feedback_p[62]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6268 channels.control_operators.operator.feedback_p[62]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6269 channels.control_operators.operator.feedback_p[63]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6269 channels.control_operators.operator.feedback_p[63]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6269 channels.control_operators.operator.feedback_p[63]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6270 channels.control_operators.operator.feedback_p[64]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6270 channels.control_operators.operator.feedback_p[64]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6270 channels.control_operators.operator.feedback_p[64]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6271 channels.control_operators.operator.feedback_p[78]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6271 channels.control_operators.operator.feedback_p[78]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6271 channels.control_operators.operator.feedback_p[78]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6272 channels.control_operators.operator.feedback_p[79]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6272 channels.control_operators.operator.feedback_p[79]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6272 channels.control_operators.operator.feedback_p[79]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6273 channels.control_operators.operator.feedback_p[80]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6273 channels.control_operators.operator.feedback_p[80]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6273 channels.control_operators.operator.feedback_p[80]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6274 channels.control_operators.operator.feedback_p[81]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6274 channels.control_operators.operator.feedback_p[81]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6274 channels.control_operators.operator.feedback_p[81]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6275 channels.control_operators.operator.feedback_p[82]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6275 channels.control_operators.operator.feedback_p[82]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6275 channels.control_operators.operator.feedback_p[82]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6276 channels.control_operators.operator.feedback_p[83]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6276 channels.control_operators.operator.feedback_p[83]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6276 channels.control_operators.operator.feedback_p[83]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6277 channels.control_operators.operator.feedback_p[84]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6277 channels.control_operators.operator.feedback_p[84]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6277 channels.control_operators.operator.feedback_p[84]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6278 channels.control_operators.operator.feedback_p[85]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6278 channels.control_operators.operator.feedback_p[85]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6278 channels.control_operators.operator.feedback_p[85]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6279 channels.control_operators.operator.feedback_p[86]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6279 channels.control_operators.operator.feedback_p[86]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6279 channels.control_operators.operator.feedback_p[86]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6280 channels.control_operators.operator.feedback_p[87]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6280 channels.control_operators.operator.feedback_p[87]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6280 channels.control_operators.operator.feedback_p[87]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6281 channels.control_operators.operator.feedback_p[88]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6281 channels.control_operators.operator.feedback_p[88]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6281 channels.control_operators.operator.feedback_p[88]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6282 channels.control_operators.operator.feedback_p[89]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6282 channels.control_operators.operator.feedback_p[89]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6282 channels.control_operators.operator.feedback_p[89]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6283 channels.control_operators.operator.feedback_p[90]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6283 channels.control_operators.operator.feedback_p[90]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6283 channels.control_operators.operator.feedback_p[90]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5993 channels.control_operators.operator.feedback_p[104]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5993 channels.control_operators.operator.feedback_p[104]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5993 channels.control_operators.operator.feedback_p[104]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5994 channels.control_operators.operator.feedback_p[105]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5994 channels.control_operators.operator.feedback_p[105]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5994 channels.control_operators.operator.feedback_p[105]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5995 channels.control_operators.operator.feedback_p[106]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5995 channels.control_operators.operator.feedback_p[106]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5995 channels.control_operators.operator.feedback_p[106]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5996 channels.control_operators.operator.feedback_p[107]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5996 channels.control_operators.operator.feedback_p[107]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5996 channels.control_operators.operator.feedback_p[107]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5997 channels.control_operators.operator.feedback_p[108]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5997 channels.control_operators.operator.feedback_p[108]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5997 channels.control_operators.operator.feedback_p[108]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5998 channels.control_operators.operator.feedback_p[109]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5998 channels.control_operators.operator.feedback_p[109]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5998 channels.control_operators.operator.feedback_p[109]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5999 channels.control_operators.operator.feedback_p[110]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5999 channels.control_operators.operator.feedback_p[110]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5999 channels.control_operators.operator.feedback_p[110]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6000 channels.control_operators.operator.feedback_p[111]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6000 channels.control_operators.operator.feedback_p[111]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6000 channels.control_operators.operator.feedback_p[111]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6001 channels.control_operators.operator.feedback_p[112]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6001 channels.control_operators.operator.feedback_p[112]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6001 channels.control_operators.operator.feedback_p[112]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6002 channels.control_operators.operator.feedback_p[113]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6002 channels.control_operators.operator.feedback_p[113]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6002 channels.control_operators.operator.feedback_p[113]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6003 channels.control_operators.operator.feedback_p[114]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6003 channels.control_operators.operator.feedback_p[114]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6003 channels.control_operators.operator.feedback_p[114]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6004 channels.control_operators.operator.feedback_p[115]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6004 channels.control_operators.operator.feedback_p[115]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6004 channels.control_operators.operator.feedback_p[115]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6005 channels.control_operators.operator.feedback_p[116]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6005 channels.control_operators.operator.feedback_p[116]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6005 channels.control_operators.operator.feedback_p[116]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1995 channels.control_operators.operator.phase_generator.key_on_pulse_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 78 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1995 channels.control_operators.operator.phase_generator.key_on_pulse_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1995 channels.control_operators.operator.phase_generator.key_on_pulse_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6284 channels.control_operators.operator.phase_generator.key_on_pulse_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6284 channels.control_operators.operator.phase_generator.key_on_pulse_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6284 channels.control_operators.operator.phase_generator.key_on_pulse_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  269 channels.control_operators.operator.phase_generator.key_on_pulse_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  269 channels.control_operators.operator.phase_generator.key_on_pulse_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  269 channels.control_operators.operator.phase_generator.key_on_pulse_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1930 channels.control_operators.operator.envelope_generator.state_mem.wea:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 7 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  1930 channels.control_operators.operator.envelope_generator.state_mem.wea:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  1930 channels.control_operators.operator.envelope_generator.state_mem.wea:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  88 channels.control_operators.op_num_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  88 channels.control_operators.op_num_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  88 channels.control_operators.op_num_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  86 channels.control_operators.op_num_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  86 channels.control_operators.op_num_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  86 channels.control_operators.op_num_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  94 channels.control_operators.op_num_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  94 channels.control_operators.op_num_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  94 channels.control_operators.op_num_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  93 channels.control_operators.op_num_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  93 channels.control_operators.op_num_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  93 channels.control_operators.op_num_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  92 channels.control_operators.op_num_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  92 channels.control_operators.op_num_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  92 channels.control_operators.op_num_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2761 channels.control_operators.op_num_p[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2761 channels.control_operators.op_num_p[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2761 channels.control_operators.op_num_p[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2759 channels.control_operators.op_num_p[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2759 channels.control_operators.op_num_p[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2759 channels.control_operators.op_num_p[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2764 channels.control_operators.op_num_p[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2764 channels.control_operators.op_num_p[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2764 channels.control_operators.op_num_p[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2763 channels.control_operators.op_num_p[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2763 channels.control_operators.op_num_p[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2763 channels.control_operators.op_num_p[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2765 channels.control_operators.op_num_p[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2765 channels.control_operators.op_num_p[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2765 channels.control_operators.op_num_p[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6285 channels.control_operators.op_num_p[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6285 channels.control_operators.op_num_p[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6285 channels.control_operators.op_num_p[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6286 channels.control_operators.op_num_p[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6286 channels.control_operators.op_num_p[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6286 channels.control_operators.op_num_p[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6287 channels.control_operators.op_num_p[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6287 channels.control_operators.op_num_p[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6287 channels.control_operators.op_num_p[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6288 channels.control_operators.op_num_p[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6288 channels.control_operators.op_num_p[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6288 channels.control_operators.op_num_p[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6289 channels.control_operators.op_num_p[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6289 channels.control_operators.op_num_p[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6289 channels.control_operators.op_num_p[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6290 channels.control_operators.op_num_p[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6290 channels.control_operators.op_num_p[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6290 channels.control_operators.op_num_p[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6291 channels.control_operators.op_num_p[16]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6291 channels.control_operators.op_num_p[16]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6291 channels.control_operators.op_num_p[16]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6292 channels.control_operators.op_num_p[17]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6292 channels.control_operators.op_num_p[17]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6292 channels.control_operators.op_num_p[17]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6293 channels.control_operators.op_num_p[18]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6293 channels.control_operators.op_num_p[18]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6293 channels.control_operators.op_num_p[18]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6294 channels.control_operators.op_num_p[19]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6294 channels.control_operators.op_num_p[19]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6294 channels.control_operators.op_num_p[19]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6295 channels.control_operators.op_num_p[20]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6295 channels.control_operators.op_num_p[20]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6295 channels.control_operators.op_num_p[20]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6296 channels.control_operators.op_num_p[21]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6296 channels.control_operators.op_num_p[21]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6296 channels.control_operators.op_num_p[21]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6297 channels.control_operators.op_num_p[22]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6297 channels.control_operators.op_num_p[22]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6297 channels.control_operators.op_num_p[22]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6298 channels.control_operators.op_num_p[23]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6298 channels.control_operators.op_num_p[23]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6298 channels.control_operators.op_num_p[23]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5851 channels.control_operators.op_num_p[24]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5851 channels.control_operators.op_num_p[24]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5851 channels.control_operators.op_num_p[24]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2444 channels.control_operators.op_num_p[25]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2444 channels.control_operators.op_num_p[25]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2444 channels.control_operators.op_num_p[25]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2446 channels.control_operators.op_num_p[26]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2446 channels.control_operators.op_num_p[26]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2446 channels.control_operators.op_num_p[26]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2447 channels.control_operators.op_num_p[27]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2447 channels.control_operators.op_num_p[27]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2447 channels.control_operators.op_num_p[27]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2448 channels.control_operators.op_num_p[28]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2448 channels.control_operators.op_num_p[28]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2448 channels.control_operators.op_num_p[28]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2400 channels.control_operators.bank_num_p1:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  2400 channels.control_operators.bank_num_p1:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2400 channels.control_operators.bank_num_p1:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  103 channels.control_operators.operator.envelope_generator.env_int_mem.banka:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  103 channels.control_operators.operator.envelope_generator.env_int_mem.banka:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  103 channels.control_operators.operator.envelope_generator.env_int_mem.banka:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6299 channels.control_operators.bank_num_p[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6299 channels.control_operators.bank_num_p[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6299 channels.control_operators.bank_num_p[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6300 channels.control_operators.bank_num_p[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6300 channels.control_operators.bank_num_p[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6300 channels.control_operators.bank_num_p[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5850 channels.control_operators.bank_num_p[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5850 channels.control_operators.bank_num_p[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5850 channels.control_operators.bank_num_p[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4065 channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4065 channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4065 channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4067 channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4067 channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4067 channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4069 channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4069 channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4069 channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4071 channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4071 channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4071 channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4073 channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4073 channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4073 channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4075 channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4075 channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4075 channels.control_operators.operator.phase_generator.tmp_ws7_p5[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4077 channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4077 channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4077 channels.control_operators.operator.phase_generator.tmp_ws7_p5[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4079 channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4079 channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4079 channels.control_operators.operator.phase_generator.tmp_ws7_p5[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4081 channels.control_operators.operator.phase_generator.tmp_ws7_p5[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 2 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  4081 channels.control_operators.operator.phase_generator.tmp_ws7_p5[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  4081 channels.control_operators.operator.phase_generator.tmp_ws7_p5[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5826 channels.channel_valid:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5826 channels.channel_valid:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5826 channels.channel_valid:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5794 channels.channel_r[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5794 channels.channel_r[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5794 channels.channel_r[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5796 channels.channel_r[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5796 channels.channel_r[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5796 channels.channel_r[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5798 channels.channel_r[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5798 channels.channel_r[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5798 channels.channel_r[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5800 channels.channel_r[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5800 channels.channel_r[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5800 channels.channel_r[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5802 channels.channel_r[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5802 channels.channel_r[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5802 channels.channel_r[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5804 channels.channel_r[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5804 channels.channel_r[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5804 channels.channel_r[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5806 channels.channel_r[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5806 channels.channel_r[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5806 channels.channel_r[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5808 channels.channel_r[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5808 channels.channel_r[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5808 channels.channel_r[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5810 channels.channel_r[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5810 channels.channel_r[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5810 channels.channel_r[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5812 channels.channel_r[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5812 channels.channel_r[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5812 channels.channel_r[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5814 channels.channel_r[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5814 channels.channel_r[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5814 channels.channel_r[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5816 channels.channel_r[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5816 channels.channel_r[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5816 channels.channel_r[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5818 channels.channel_r[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5818 channels.channel_r[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5818 channels.channel_r[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5820 channels.channel_r[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5820 channels.channel_r[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5820 channels.channel_r[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5822 channels.channel_r[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5822 channels.channel_r[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5822 channels.channel_r[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  5824 channels.channel_r[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5824 channels.channel_r[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  5824 channels.channel_r[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6079 channels.channel_l[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6079 channels.channel_l[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6079 channels.channel_l[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6081 channels.channel_l[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6081 channels.channel_l[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6081 channels.channel_l[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6083 channels.channel_l[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6083 channels.channel_l[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6083 channels.channel_l[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6085 channels.channel_l[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6085 channels.channel_l[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6085 channels.channel_l[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6087 channels.channel_l[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6087 channels.channel_l[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6087 channels.channel_l[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6089 channels.channel_l[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6089 channels.channel_l[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6089 channels.channel_l[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6091 channels.channel_l[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6091 channels.channel_l[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6091 channels.channel_l[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6093 channels.channel_l[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6093 channels.channel_l[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6093 channels.channel_l[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6095 channels.channel_l[8]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6095 channels.channel_l[8]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6095 channels.channel_l[8]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6097 channels.channel_l[9]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6097 channels.channel_l[9]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6097 channels.channel_l[9]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6099 channels.channel_l[10]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6099 channels.channel_l[10]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6099 channels.channel_l[10]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6101 channels.channel_l[11]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6101 channels.channel_l[11]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6101 channels.channel_l[11]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6103 channels.channel_l[12]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6103 channels.channel_l[12]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6103 channels.channel_l[12]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6105 channels.channel_l[13]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6105 channels.channel_l[13]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6105 channels.channel_l[13]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6107 channels.channel_l[14]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6107 channels.channel_l[14]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6107 channels.channel_l[14]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6109 channels.channel_l[15]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 20 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6109 channels.channel_l[15]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 4 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6109 channels.channel_l[15]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6301 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6301 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6301 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6302 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6302 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6302 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6303 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6303 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6303 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6304 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6304 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6304 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6305 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6305 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6305 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6306 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6306 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6306 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6307 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6307 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6307 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6308 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6308 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6308 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6309 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6309 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6309 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6310 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6310 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6310 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6311 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6311 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6311 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6312 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6312 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6312 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6313 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6313 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6313 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6314 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6314 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6314 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6315 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6315 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6315 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6316 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6316 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6316 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6317 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6317 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6317 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6318 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6319 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6319 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6319 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6320 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6320 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6320 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6321 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6321 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6321 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6322 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6322 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6322 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6323 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6323 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6323 channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6324 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6324 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6324 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6325 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6325 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6325 channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6326 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6326 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6326 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6327 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6327 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6327 channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6328 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6328 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6328 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6329 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6329 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6329 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6330 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6330 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6330 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6331 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6331 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6331 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6332 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6332 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6332 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6333 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6333 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6333 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6334 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6334 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6334 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6335 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6335 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6335 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  690 channels.control_operators.operator.envelope_generator.state_mem.self[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  690 channels.control_operators.operator.envelope_generator.state_mem.self[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  690 channels.control_operators.operator.envelope_generator.state_mem.self[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  688 channels.control_operators.operator.envelope_generator.state_mem.self[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  688 channels.control_operators.operator.envelope_generator.state_mem.self[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  688 channels.control_operators.operator.envelope_generator.state_mem.self[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  684 channels.control_operators.operator.envelope_generator.state_mem.self[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  684 channels.control_operators.operator.envelope_generator.state_mem.self[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  684 channels.control_operators.operator.envelope_generator.state_mem.self[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  689 channels.control_operators.operator.envelope_generator.state_mem.self[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  689 channels.control_operators.operator.envelope_generator.state_mem.self[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  689 channels.control_operators.operator.envelope_generator.state_mem.self[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  691 channels.control_operators.operator.envelope_generator.state_mem.self[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  691 channels.control_operators.operator.envelope_generator.state_mem.self[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  691 channels.control_operators.operator.envelope_generator.state_mem.self[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6336 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6336 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6336 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6337 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6337 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6337 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6338 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6338 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6338 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6339 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6339 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6339 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6340 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6340 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6340 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6341 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6341 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6341 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6342 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6342 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6342 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6343 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6343 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6343 channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6344 channels.operator_out_mem.bankb_p[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6344 channels.operator_out_mem.bankb_p[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6344 channels.operator_out_mem.bankb_p[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  113 channels.operator_out_mem.bankb_p[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  113 channels.operator_out_mem.bankb_p[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  113 channels.operator_out_mem.bankb_p[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  225 channels.control_operators.is_new:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  225 channels.control_operators.is_new:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  225 channels.control_operators.is_new:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  909 channels.connection_sel[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  909 channels.connection_sel[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  909 channels.connection_sel[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  912 channels.connection_sel[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  912 channels.connection_sel[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  912 channels.connection_sel[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  911 channels.connection_sel[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  911 channels.connection_sel[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  911 channels.connection_sel[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  908 channels.connection_sel[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  908 channels.connection_sel[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  908 channels.connection_sel[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  233 channels.connection_sel[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  233 channels.connection_sel[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  233 channels.connection_sel[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  234 channels.connection_sel[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  234 channels.connection_sel[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  234 channels.connection_sel[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6345 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6345 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6345 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6346 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6346 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6346 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6347 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6347 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6347 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6348 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6348 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6348 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6349 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6349 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6349 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6350 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6350 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6350 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6351 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6351 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6351 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6352 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6352 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6352 channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3][7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6353 leds.led[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6353 leds.led[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6353 leds.led[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6354 leds.led[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6354 leds.led[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6354 leds.led[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  6355 leds.led[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6355 leds.led[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 10 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  6355 leds.led[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3226 host_if.afifo.wgray[0]:D clk host_if.afifo.i_wclk inputs ( 2 x host_if.afifo.i_wclk )
OK1  3226 host_if.afifo.wgray[0]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3226 host_if.afifo.wgray[0]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3215 host_if.afifo.wgray[1]:D clk host_if.afifo.i_wclk inputs ( 3 x host_if.afifo.i_wclk )
OK1  3215 host_if.afifo.wgray[1]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3215 host_if.afifo.wgray[1]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3217 host_if.afifo.wgray[2]:D clk host_if.afifo.i_wclk inputs ( 4 x host_if.afifo.i_wclk )
OK1  3217 host_if.afifo.wgray[2]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3217 host_if.afifo.wgray[2]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3229 host_if.afifo.wgray[3]:D clk host_if.afifo.i_wclk inputs ( 5 x host_if.afifo.i_wclk )
OK1  3229 host_if.afifo.wgray[3]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3229 host_if.afifo.wgray[3]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3231 host_if.afifo.wgray[4]:D clk host_if.afifo.i_wclk inputs ( 6 x host_if.afifo.i_wclk )
OK1  3231 host_if.afifo.wgray[4]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3231 host_if.afifo.wgray[4]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3209 host_if.afifo.wgray[5]:D clk host_if.afifo.i_wclk inputs ( 7 x host_if.afifo.i_wclk )
OK1  3209 host_if.afifo.wgray[5]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3209 host_if.afifo.wgray[5]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
OK1  3210 host_if.afifo.wr_addr[6]:D clk host_if.afifo.i_wclk inputs ( 7 x host_if.afifo.i_wclk )
OK1  3210 host_if.afifo.wr_addr[6]:EN clk host_if.afifo.i_wclk inputs ( 17 x host_if.afifo.i_wclk )
OKX  3210 host_if.afifo.wr_addr[6]:SR clk host_if.afifo.i_wclk inputs ( 1 x ic_n )
BAD  2387 channels.control_operators.modulation_out_p1[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 1 x clk, 35 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
  tree 2387 from 2 modinput clk
  tree 2387 from 613 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[10]
  tree 2387 from 618 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[9]
  tree 2387 from 620 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1[3]
  tree 2387 from 621 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[8]
  tree 2387 from 622 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[11]
  tree 2387 from 623 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6[12]
  tree 2387 from 640 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[19]
  tree 2387 from 676 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[15]
  tree 2387 from 677 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p5[18]
  tree 2387 from 678 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[17]
  tree 2387 from 679 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[16]
  tree 2387 from 682 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[16]
  tree 2387 from 683 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.op_type_p[17]
  tree 2387 from 1720 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[12]
  tree 2387 from 1721 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[13]
  tree 2387 from 1722 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.ws_post_opl_p[14]
  tree 2387 from 1741 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[10]
  tree 2387 from 1744 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[11]
  tree 2387 from 1746 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[12]
  tree 2387 from 1748 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[13]
  tree 2387 from 1750 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[14]
  tree 2387 from 1752 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[15]
  tree 2387 from 1754 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[16]
  tree 2387 from 1756 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[17]
  tree 2387 from 1776 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.final_phase_p4[18]
  tree 2387 from 2477 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[0]
  tree 2387 from 2482 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[1]
  tree 2387 from 2487 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[2]
  tree 2387 from 2492 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[3]
  tree 2387 from 2497 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.env_p5[4]
  tree 2387 from 4065 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[3]
  tree 2387 from 4067 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[4]
  tree 2387 from 4069 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[5]
  tree 2387 from 4071 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[6]
  tree 2387 from 4073 clk channels.ch_abcd_cnt_mem.bankb_sr.clk name channels.control_operators.operator.phase_generator.tmp_ws7_p5[7]
OK1  2387 channels.control_operators.modulation_out_p1[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  2387 channels.control_operators.modulation_out_p1[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3055 channels.control_operators.operator.envelope_generator.ksl_add_p2[7]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3055 channels.control_operators.operator.envelope_generator.ksl_add_p2[7]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3055 channels.control_operators.operator.envelope_generator.ksl_add_p2[7]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3051 channels.control_operators.operator.envelope_generator.ksl_add_p2[6]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3051 channels.control_operators.operator.envelope_generator.ksl_add_p2[6]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3051 channels.control_operators.operator.envelope_generator.ksl_add_p2[6]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3047 channels.control_operators.operator.envelope_generator.ksl_add_p2[5]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3047 channels.control_operators.operator.envelope_generator.ksl_add_p2[5]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3047 channels.control_operators.operator.envelope_generator.ksl_add_p2[5]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3043 channels.control_operators.operator.envelope_generator.ksl_add_p2[4]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3043 channels.control_operators.operator.envelope_generator.ksl_add_p2[4]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3043 channels.control_operators.operator.envelope_generator.ksl_add_p2[4]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3039 channels.control_operators.operator.envelope_generator.ksl_add_p2[3]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3039 channels.control_operators.operator.envelope_generator.ksl_add_p2[3]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3039 channels.control_operators.operator.envelope_generator.ksl_add_p2[3]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3035 channels.control_operators.operator.envelope_generator.ksl_add_p2[2]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3035 channels.control_operators.operator.envelope_generator.ksl_add_p2[2]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3035 channels.control_operators.operator.envelope_generator.ksl_add_p2[2]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3029 channels.control_operators.operator.envelope_generator.ksl_add_p2[1]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3029 channels.control_operators.operator.envelope_generator.ksl_add_p2[1]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3029 channels.control_operators.operator.envelope_generator.ksl_add_p2[1]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3026 channels.control_operators.operator.envelope_generator.ksl_add_p2[0]:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  3026 channels.control_operators.operator.envelope_generator.ksl_add_p2[0]:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  3026 channels.control_operators.operator.envelope_generator.ksl_add_p2[0]:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
OK1  84 channels.control_operators.operator.use_feedback_p1:D clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 13 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  84 channels.control_operators.operator.use_feedback_p1:EN clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs ( 6 x channels.ch_abcd_cnt_mem.bankb_sr.clk )
OK1  84 channels.control_operators.operator.use_feedback_p1:SR clk channels.ch_abcd_cnt_mem.bankb_sr.clk inputs (  )
