
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.073054                       # Number of seconds simulated
sim_ticks                                2073053761500                       # Number of ticks simulated
final_tick                               2073053761500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315345                       # Simulator instruction rate (inst/s)
host_op_rate                                   552683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1307455103                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656272                       # Number of bytes of host memory used
host_seconds                                  1585.56                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       322876928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322915392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39829024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39829024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10089904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10091106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1244657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1244657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          155749423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155767978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19212731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19212731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19212731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         155749423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174980709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10091106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1244657                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10091106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1244657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              645381824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  448960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74321920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322915392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39829024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7015                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83355                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            646814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            626765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            627661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            642672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            617831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            620709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            627219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            616067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            625322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            620918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           621302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           629846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           639420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           643122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           637409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           641014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74726                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2073035926500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10091106                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1244657                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10084091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5637815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.656502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.060715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.595888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1831188     32.48%     32.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3573502     63.38%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91800      1.63%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27018      0.48%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14943      0.27%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13531      0.24%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11350      0.20%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9148      0.16%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65335      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5637815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.641027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.912439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.891741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         65214     92.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4808      6.85%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          137      0.20%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           29      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.519151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50623     72.11%     72.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1134      1.62%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18441     26.27%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70203                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 235569741000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            424646447250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50420455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23360.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42110.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       311.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5058463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  549093                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     182875.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20044321920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10653809760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35883769320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3039465060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         155004832320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         125078741160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4959471360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    605695845870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     88018258080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      63865284180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1112265195360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.534658                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1785791561750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5713162750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65670958000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 228300778500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 229214593750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  215873732250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1328280536250                       # Time in different power states
system.mem_ctrls_1.actEnergy              20209677180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10741698165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36116640420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3022416540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         155329362240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125437082490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5157802560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    604027836060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     89267697600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      63895305315                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1113230625570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            537.000363                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1784480461000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5877949250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65811394000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 227394247750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 232467963500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  216881312250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1324620894750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4146107523                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4146107523                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          19305761                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.872321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274505063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19306785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.218062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         860010500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.872321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         606930481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        606930481                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    203251061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203251061                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71254002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71254002                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274505063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274505063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274505063                       # number of overall hits
system.cpu.dcache.overall_hits::total       274505063                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     18082228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18082228                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1224557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1224557                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19306785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19306785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19306785                       # number of overall misses
system.cpu.dcache.overall_misses::total      19306785                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1033497884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1033497884500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50150580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50150580000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1083648464500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1083648464500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1083648464500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1083648464500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065711                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57155.450341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57155.450341                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40954.059305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40954.059305                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56127.856839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56127.856839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56127.856839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56127.856839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5747556                       # number of writebacks
system.cpu.dcache.writebacks::total           5747556                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19306785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19306785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1015415656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1015415656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48926023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48926023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1064341679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1064341679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1064341679500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1064341679500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56155.450341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56155.450341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39954.059305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39954.059305                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55127.856839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55127.856839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55127.856839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55127.856839                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3126573                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.996409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674191114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3126829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            215.614961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104631500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.996409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357762715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357762715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674191114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674191114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674191114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674191114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674191114                       # number of overall hits
system.cpu.icache.overall_hits::total       674191114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3126829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3126829                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3126829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3126829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3126829                       # number of overall misses
system.cpu.icache.overall_misses::total       3126829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  40742335000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  40742335000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  40742335000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  40742335000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  40742335000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  40742335000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004616                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13029.921048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13029.921048                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13029.921048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13029.921048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13029.921048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13029.921048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3126573                       # number of writebacks
system.cpu.icache.writebacks::total           3126573                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3126829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3126829                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  37615506000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37615506000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  37615506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37615506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  37615506000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37615506000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12029.921048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12029.921048                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12029.921048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12029.921048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12029.921048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12029.921048                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10067460                       # number of replacements
system.l2.tags.tagsinuse                 32644.586507                       # Cycle average of tags in use
system.l2.tags.total_refs                    34752144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10100228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.440729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               26094139000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       55.165211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.413057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32575.008239                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996234                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9534                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99832122                       # Number of tag accesses
system.l2.tags.data_accesses                 99832122                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5747556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5747556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3126572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3126572                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             787583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                787583                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3125627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3125627                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8429298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8429298                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3125627                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9216881                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12342508                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3125627                       # number of overall hits
system.l2.overall_hits::cpu.data              9216881                       # number of overall hits
system.l2.overall_hits::total                12342508                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           436974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              436974                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1202                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9652930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9652930                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1202                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10089904                       # number of demand (read+write) misses
system.l2.demand_misses::total               10091106                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1202                       # number of overall misses
system.l2.overall_misses::cpu.data           10089904                       # number of overall misses
system.l2.overall_misses::total              10091106                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  38819566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38819566000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    106178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106178000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 899784616500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 899784616500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     106178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  938604182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     938710360500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    106178000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 938604182500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    938710360500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5747556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5747556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3126829                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19306785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22433614                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3126829                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19306785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22433614                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.356843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356843                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000384                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.533835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.533835                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.522609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449821                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.522609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449821                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88837.244321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88837.244321                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88334.442596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88334.442596                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93213.627002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93213.627002                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88334.442596                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93024.094431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93023.535825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88334.442596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93024.094431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93023.535825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1244657                       # number of writebacks
system.l2.writebacks::total                   1244657                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        13575                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13575                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       436974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         436974                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1202                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9652930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9652930                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10089904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10091106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10089904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10091106                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  34449826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34449826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     94158000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94158000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 803255316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 803255316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     94158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 837705142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 837799300500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     94158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 837705142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 837799300500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.356843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.356843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.533835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.533835                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.522609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.449821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.522609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.449821                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78837.244321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78837.244321                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78334.442596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78334.442596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83213.627002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83213.627002                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78334.442596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83024.094431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83023.535825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78334.442596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83024.094431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83023.535825                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      20149185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10058079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9654132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1244657                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8813422                       # Transaction distribution
system.membus.trans_dist::ReadExReq            436974                       # Transaction distribution
system.membus.trans_dist::ReadExResp           436974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9654132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    362744416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    362744416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               362744416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10091106                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10091106    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10091106                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22652169500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34792750750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     44865948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22432334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          22956                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        22956                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2073053761500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21209057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6992213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3126573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22381008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3126829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18082228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9380231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57919331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              67299562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    200108864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    801738912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1001847776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10067460                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39829024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32501074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000706                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32478117     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22957      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32501074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26870038500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3126829000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19306785000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
