{:input (genetic.mutation/change-names-remove-clause 537615660 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_18_20_21, wire1_18_20_23, wire2_19_21_23, wire3_31, wire4_38, wire5_37, wire6_36);\n  wire \\:missing_edge ;\n  input wire0_18_20_21;\n  wire wire0_18_20_21;\n  wire wire10_20;\n  wire wire10_22;\n  wire wire11_21;\n  wire wire11_22;\n  wire wire12_23;\n  wire wire12_24;\n  wire wire13_24_47;\n  wire wire13_32;\n  wire wire14_35;\n  wire wire14_41;\n  wire wire15_26;\n  wire wire15_27;\n  wire wire16_27;\n  wire wire16_37;\n  wire wire17_29_46;\n  wire wire17_45;\n  wire wire18_19;\n  wire wire19_30;\n  input wire1_18_20_23;\n  wire wire1_18_20_23;\n  wire wire22_24;\n  wire wire25_26_28_30;\n  wire wire25_26_28_31;\n  wire wire25_36;\n  wire wire27_29_35;\n  wire wire28_29;\n  input wire2_19_21_23;\n  wire wire2_19_21_23;\n  wire wire32;\n  wire wire33;\n  wire wire34;\n  wire wire38_46;\n  wire wire39;\n  input wire3_31;\n  wire wire3_31;\n  wire wire40;\n  wire wire41_47;\n  wire wire42;\n  wire wire43;\n  wire wire44;\n  wire wire45;\n  output wire4_38;\n  wire wire4_38;\n  output wire5_37;\n  wire wire5_37;\n  output wire6_36;\n  wire wire6_36;\n  wire wire7_33_39_42;\n  wire wire8_34_40_43_44;\n  wire wire9;\n  assign wire10_22 = 2'h1 >> wire10_20;\n  assign wire19_30 = 4'h6 >> { wire2_19_21_23, wire18_19 };\n  assign wire10_20 = 4'h8 >> { wire1_18_20_23, wire0_18_20_21 };\n  assign wire11_21 = 4'h8 >> { wire2_19_21_23, wire0_18_20_21 };\n  assign wire22_24 = 4'h8 >> { wire11_22, wire10_22 };\n  assign wire12_23 = 4'h8 >> { wire2_19_21_23, wire1_18_20_23 };\n  assign wire13_24_47 = 4'h8 >> { wire12_24, wire22_24 };\n  assign wire25_36 = 4'h2 >> { wire25_26_28_31, wire25_26_28_30 };\n  assign wire15_26 = 4'h8 >> { wire25_26_28_31, wire25_26_28_30 };\n  assign wire16_27 = 4'h6 >> { wire15_27, wire27_29_35 };\n  assign wire28_29 = 4'h8 >> { wire25_26_28_31, wire25_26_28_30 };\n  assign wire11_22 = 2'h1 >> wire11_21;\n  assign wire17_29_46 = 4'hx >> { wire27_29_35, wire28_29 };\n  assign wire12_24 = 2'h1 >> wire12_23;\n  assign wire43 = 2'hx >> wire8_34_40_43_44;\n  assign wire44 = 2'hx >> wire8_34_40_43_44;\n  assign wire13_32 = 2'h1 >> wire13_24_47;\n  assign wire14_35 = 2'h1 >> wire14_41;\n  assign wire15_27 = 2'h1 >> wire15_26;\n  assign wire16_37 = 2'h1 >> wire16_27;\n  assign wire17_45 = 2'h1 >> wire17_29_46;\n  assign wire18_19 = 4'h6 >> { wire1_18_20_23, wire0_18_20_21 };\n  assign wire7_33_39_42 = 1'h0;\n  assign wire8_34_40_43_44 = 1'h1;\n  assign wire9 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire41_47 = wire13_24_47;\n  assign wire38_46 = wire17_29_46;\n  assign wire45 = wire17_45;\n  assign wire42 = wire7_33_39_42;\n  assign wire14_41 = wire41_47;\n  assign wire40 = wire8_34_40_43_44;\n  assign wire39 = wire7_33_39_42;\n  assign wire4_38 = wire38_46;\n  assign wire5_37 = wire16_37;\n  assign wire6_36 = wire25_36;\n  assign wire27_29_35 = wire14_35;\n  assign wire34 = wire8_34_40_43_44;\n  assign wire33 = wire7_33_39_42;\n  assign wire32 = wire13_32;\n  assign wire25_26_28_31 = wire3_31;\n  assign wire25_26_28_30 = wire19_30;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:3.1-99.10\" *)\nmodule postsynth(wire0_18_20_21, wire1_18_20_23, wire2_19_21_23, wire3_31, wire4_38, wire5_37, wire6_36);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:5.9-5.23\" *)\n  input wire0_18_20_21;\n  wire wire0_18_20_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:20.8-20.17\" *)\n  wire wire16_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:21.8-21.20\" *)\n  wire wire17_29_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:25.9-25.23\" *)\n  input wire1_18_20_23;\n  wire wire1_18_20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:29.8-29.23\" *)\n  wire wire25_26_28_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:30.8-30.17\" *)\n  wire wire25_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:33.9-33.23\" *)\n  input wire2_19_21_23;\n  wire wire2_19_21_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:36.8-36.14\" *)\n  wire wire33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:37.8-37.14\" *)\n  wire wire34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:38.8-38.17\" *)\n  wire wire38_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:39.8-39.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:40.9-40.17\" *)\n  input wire3_31;\n  wire wire3_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:42.8-42.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:44.8-44.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:45.8-45.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:46.8-46.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:48.10-48.18\" *)\n  output wire4_38;\n  wire wire4_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:50.10-50.18\" *)\n  output wire5_37;\n  wire wire5_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:52.10-52.18\" *)\n  output wire6_36;\n  wire wire6_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:54.8-54.22\" *)\n  wire wire7_33_39_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:55.8-55.25\" *)\n  wire wire8_34_40_43_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/19CF7715.v:56.8-56.13\" *)\n  wire wire9;\n  assign _06_ = ~(wire1_18_20_23 ^ wire0_18_20_21);\n  assign _07_ = _06_ ^ wire2_19_21_23;\n  assign wire6_36 = ~(_07_ | wire3_31);\n  assign _00_ = wire1_18_20_23 & wire0_18_20_21;\n  assign _01_ = wire0_18_20_21 & wire2_19_21_23;\n  assign _02_ = _01_ | _00_;\n  assign _03_ = wire1_18_20_23 & wire2_19_21_23;\n  assign _04_ = _03_ | _02_;\n  assign _05_ = wire3_31 & ~(_07_);\n  assign wire5_37 = _05_ ^ _04_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16_37 = wire5_37;\n  assign wire17_29_46 = 1'hx;\n  assign wire25_26_28_31 = wire3_31;\n  assign wire25_36 = wire6_36;\n  assign wire33 = 1'h0;\n  assign wire34 = 1'h1;\n  assign wire38_46 = 1'hx;\n  assign wire39 = 1'h0;\n  assign wire40 = 1'h1;\n  assign wire42 = 1'h0;\n  assign wire43 = 1'hx;\n  assign wire44 = 1'hx;\n  assign wire4_38 = 1'hx;\n  assign wire7_33_39_42 = 1'h0;\n  assign wire8_34_40_43_44 = 1'h1;\n  assign wire9 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:46:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq/src/top.v'.\nSBY  2:46:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] Copy '/tmp/fuzzmount2DDF5D8C/19CF7715.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq/src/19CF7715.v'.\nSBY  2:46:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] Copy '/tmp/fuzzmount2DDF5D8C/19CF7715.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq/src/19CF7715.post.v'.\nSBY  2:46:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: abc pdr\nSBY  2:46:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] base: finished (returncode=0)\nSBY  2:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] aig: finished (returncode=0)\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: Warning: The network has no constraints.\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: finished (returncode=0)\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] engine_0: Status returned by engine: FAIL\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq'.\nSBY  2:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu50x4sgq] DONE (FAIL, rc=2)\n", :err ""}}}